!_TAG_EXTRA_DESCRIPTION	anonymous	/Include tags for non-named objects like lambda/
!_TAG_EXTRA_DESCRIPTION	fileScope	/Include tags of file scope/
!_TAG_EXTRA_DESCRIPTION	pseudo	/Include pseudo tags/
!_TAG_EXTRA_DESCRIPTION	subparser	/Include tags generated by subparsers/
!_TAG_FIELD_DESCRIPTION	epoch	/the last modified time of the input file (only for F\/file kind tag)/
!_TAG_FIELD_DESCRIPTION	file	/File-restricted scoping/
!_TAG_FIELD_DESCRIPTION	input	/input file/
!_TAG_FIELD_DESCRIPTION	language	/Language of input file containing tag/
!_TAG_FIELD_DESCRIPTION	name	/tag name/
!_TAG_FIELD_DESCRIPTION	pattern	/pattern/
!_TAG_FIELD_DESCRIPTION	typeref	/Type and name of a variable or typedef/
!_TAG_FIELD_DESCRIPTION!C++	name	/aliased names/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_KIND_DESCRIPTION!C	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C	m,member	/struct, and union members/
!_TAG_KIND_DESCRIPTION!C	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C	v,variable	/variable definitions/
!_TAG_KIND_DESCRIPTION!C++	M,module	/modules/
!_TAG_KIND_DESCRIPTION!C++	P,partition	/partitions/
!_TAG_KIND_DESCRIPTION!C++	c,class	/classes/
!_TAG_KIND_DESCRIPTION!C++	d,macro	/macro definitions/
!_TAG_KIND_DESCRIPTION!C++	e,enumerator	/enumerators (values inside an enumeration)/
!_TAG_KIND_DESCRIPTION!C++	f,function	/function definitions/
!_TAG_KIND_DESCRIPTION!C++	g,enum	/enumeration names/
!_TAG_KIND_DESCRIPTION!C++	h,header	/included header files/
!_TAG_KIND_DESCRIPTION!C++	m,member	/class, struct, and union members/
!_TAG_KIND_DESCRIPTION!C++	n,namespace	/namespaces/
!_TAG_KIND_DESCRIPTION!C++	s,struct	/structure names/
!_TAG_KIND_DESCRIPTION!C++	t,typedef	/typedefs/
!_TAG_KIND_DESCRIPTION!C++	u,union	/union names/
!_TAG_KIND_DESCRIPTION!C++	v,variable	/variable definitions/
!_TAG_KIND_DESCRIPTION!SystemVerilog	A,assert	/assertions (assert, assume, cover, restrict)/
!_TAG_KIND_DESCRIPTION!SystemVerilog	C,class	/classes/
!_TAG_KIND_DESCRIPTION!SystemVerilog	E,enum	/enumerators/
!_TAG_KIND_DESCRIPTION!SystemVerilog	H,checker	/checkers/
!_TAG_KIND_DESCRIPTION!SystemVerilog	I,interface	/interfaces/
!_TAG_KIND_DESCRIPTION!SystemVerilog	K,package	/packages/
!_TAG_KIND_DESCRIPTION!SystemVerilog	L,clocking	/clocking/
!_TAG_KIND_DESCRIPTION!SystemVerilog	M,modport	/modports/
!_TAG_KIND_DESCRIPTION!SystemVerilog	N,nettype	/nettype declarations/
!_TAG_KIND_DESCRIPTION!SystemVerilog	O,constraint	/constraints/
!_TAG_KIND_DESCRIPTION!SystemVerilog	P,program	/programs/
!_TAG_KIND_DESCRIPTION!SystemVerilog	R,property	/properties/
!_TAG_KIND_DESCRIPTION!SystemVerilog	S,struct	/structs and unions/
!_TAG_KIND_DESCRIPTION!SystemVerilog	T,typedef	/type declarations/
!_TAG_KIND_DESCRIPTION!SystemVerilog	V,covergroup	/covergroups/
!_TAG_KIND_DESCRIPTION!SystemVerilog	b,block	/blocks (begin, fork)/
!_TAG_KIND_DESCRIPTION!SystemVerilog	c,constant	/constants (parameter, specparam, enum values)/
!_TAG_KIND_DESCRIPTION!SystemVerilog	d,define	/text macros/
!_TAG_KIND_DESCRIPTION!SystemVerilog	e,event	/events/
!_TAG_KIND_DESCRIPTION!SystemVerilog	f,function	/functions/
!_TAG_KIND_DESCRIPTION!SystemVerilog	i,instance	/instances of module or interface/
!_TAG_KIND_DESCRIPTION!SystemVerilog	l,ifclass	/interface class/
!_TAG_KIND_DESCRIPTION!SystemVerilog	m,module	/modules/
!_TAG_KIND_DESCRIPTION!SystemVerilog	n,net	/net data types/
!_TAG_KIND_DESCRIPTION!SystemVerilog	p,port	/ports/
!_TAG_KIND_DESCRIPTION!SystemVerilog	q,sequence	/sequences/
!_TAG_KIND_DESCRIPTION!SystemVerilog	r,register	/variable data types/
!_TAG_KIND_DESCRIPTION!SystemVerilog	t,task	/tasks/
!_TAG_KIND_DESCRIPTION!SystemVerilog	w,member	/struct and union members/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_OUTPUT_VERSION	1.1	/current.age/
!_TAG_PARSER_VERSION!C	1.1	/current.age/
!_TAG_PARSER_VERSION!C++	1.1	/current.age/
!_TAG_PARSER_VERSION!SystemVerilog	1.1	/current.age/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/hxxdev/dev/systemverilog/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	6.2.0	/v6.2.0/
!_TAG_ROLE_DESCRIPTION!C!function	foreigndecl	/declared in foreign languages/
!_TAG_ROLE_DESCRIPTION!C!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C!macro	undef	/undefined/
!_TAG_ROLE_DESCRIPTION!C!struct	foreigndecl	/declared in foreign languages/
!_TAG_ROLE_DESCRIPTION!C++!header	exported	/exported with "exported imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!header	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!header	local	/local header/
!_TAG_ROLE_DESCRIPTION!C++!header	system	/system header/
!_TAG_ROLE_DESCRIPTION!C++!macro	undef	/undefined/
!_TAG_ROLE_DESCRIPTION!C++!module	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!C++!module	partOwner	/used for specifying a partition/
!_TAG_ROLE_DESCRIPTION!C++!partition	imported	/imported with "imported ..."/
!_TAG_ROLE_DESCRIPTION!SystemVerilog!module	decl	/declaring instances/
ADDRESS	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
AFTER	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^                                    type AFTER=int,$/;"	c	language:SystemVerilog	class:uvm_algorithmic_comparator
ARGV_STACK_PTR_SIZE	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^#define ARGV_STACK_PTR_SIZE /;"	d	language:C	file:
BASE	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^class uvm_reg_sequence #(type BASE=uvm_sequence #(uvm_reg_item)) extends BASE;$/;"	c	language:SystemVerilog	class:uvm_reg_sequence
BEFORE	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^class uvm_algorithmic_comparator #( type BEFORE=int,$/;"	c	language:SystemVerilog	class:uvm_algorithmic_comparator
BEGIN_REQ	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    BEGIN_REQ,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_phase_e
BEGIN_RESP	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    BEGIN_RESP,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_phase_e
BROAD	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   typedef enum {BROAD, NEARBY}   locality_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem_mam.locality_e
BUSTYPE	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^class uvm_reg_predictor #(type BUSTYPE=int) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_reg_predictor
CAUGHT	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  typedef enum { UNKNOWN_ACTION, THROW, CAUGHT} action_e;$/;"	c	language:SystemVerilog	typedef:uvm_report_catcher.action_e
CB	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callback_iter#(type T = uvm_object, type CB = uvm_callback);$/;"	c	language:SystemVerilog	class:uvm_callback_iter
CB	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callbacks #(type T=uvm_object, type CB=uvm_callback)$/;"	c	language:SystemVerilog	class:uvm_callbacks
CB	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_derived_callbacks#(type T=uvm_object, type ST=uvm_object, type CB=uvm_callback)$/;"	c	language:SystemVerilog	class:uvm_derived_callbacks
Cls	./tb/uvm_test.sv	/^class Cls;$/;"	C	language:SystemVerilog
Complex	./tb/uvm_test.sv	/^class Complex #($/;"	C	language:SystemVerilog
DECR	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
DO_NOT_CATCH	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  const static int DO_NOT_CATCH      = 1; $/;"	r	language:SystemVerilog	class:uvm_report_catcher
DO_NOT_MODIFY	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  const static int DO_NOT_MODIFY     = 2; $/;"	r	language:SystemVerilog	class:uvm_report_catcher
DPI_COMPATIBILITY_VERSION_1800v2005	./uvm-verilator/src/uvm_macros.svh	/^`define DPI_COMPATIBILITY_VERSION_1800v2005$/;"	d	language:SystemVerilog
E	./tb/uvm_test.sv	/^    parameter type E$/;"	c	language:SystemVerilog	class:Complex
E	./tb/uvm_test.sv	/^    parameter type E$/;"	c	language:SystemVerilog	class:Simple
END_REQ	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    END_REQ,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_phase_e
END_RESP	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    END_RESP$/;"	c	language:SystemVerilog	typedef:uvm_tlm_phase_e
FIELD	./uvm-verilator/src/base/uvm_misc.svh	/^class uvm_utils #(type TYPE=int, string FIELD="config");$/;"	c	language:SystemVerilog	class:uvm_utils
FINISHED	./uvm-verilator/src/base/uvm_policy.svh	/^        FINISHED$/;"	c	language:SystemVerilog	typedef:uvm_policy.recursion_state_e
GREEDY	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   typedef enum {GREEDY, THRIFTY} alloc_mode_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem_mam.alloc_mode_e
ID	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  static function this_type ID();$/;"	f	language:SystemVerilog	class:uvm_tlm_extension
IF	./uvm-verilator/src/base/uvm_port_base.svh	/^virtual class uvm_port_base #(type IF=uvm_void) extends IF;$/;"	c	language:SystemVerilog	class:uvm_port_base
IMP	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_analysis_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_get_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_get_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_peek_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_blocking_master_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_peek_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_put_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_put_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_get_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_get_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_get_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_get_peek_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_master_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_get_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_get_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_peek_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_peek_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_put_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_put_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_peek_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_put_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_put_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_slave_imp
IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_transport_imp
IMP	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_imp
IMP	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^                                type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_imp
IMP	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^                                type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_imp
IMP	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^                            type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_transport_imp
IMP	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_target_socket #(type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_tlm_b_target_socket
IMP	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_initiator_socket #(type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket
IMP	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_target_socket #(type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_target_socket
INCR	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
KEY	./uvm-verilator/src/base/uvm_pool.svh	/^class uvm_pool #(type KEY=int, T=uvm_void) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_pool
LOCAL	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  typedef enum { LOCAL, UPSTREAM } seq_parent_e;$/;"	c	language:SystemVerilog	typedef:uvm_reg_sequence.seq_parent_e
MTI_RELEASE_SIGNAL	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^#define MTI_RELEASE_SIGNAL /;"	d	language:C	file:
M_UVM_DEBUG	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_DEBUG = 500;$/;"	v	language:C++	typeref:typename:const int
M_UVM_ERROR	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_ERROR = 2;$/;"	v	language:C++	typeref:typename:const int
M_UVM_FATAL	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_FATAL = 3;$/;"	v	language:C++	typeref:typename:const int
M_UVM_FULL	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_FULL = 400;$/;"	v	language:C++	typeref:typename:const int
M_UVM_HIGH	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_HIGH = 300;$/;"	v	language:C++	typeref:typename:const int
M_UVM_INFO	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_INFO = 0;$/;"	v	language:C++	typeref:typename:const int
M_UVM_LOW	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_LOW = 100;$/;"	v	language:C++	typeref:typename:const int
M_UVM_MEDIUM	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_MEDIUM = 200;$/;"	v	language:C++	typeref:typename:const int
M_UVM_NONE	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_NONE = 0;$/;"	v	language:C++	typeref:typename:const int
M_UVM_OVM_PHASE_WARN_AND_CALL	./uvm-verilator/src/base/uvm_component.svh	/^  `define M_UVM_OVM_PHASE_WARN_AND_CALL(NAME) \\$/;"	d	language:SystemVerilog
M_UVM_WARNING	./uvm-verilator/src/dpi/uvm_dpi.h	/^static const int M_UVM_WARNING = 1;$/;"	v	language:C++	typeref:typename:const int
M__UVM_GET_PACKED	./uvm-verilator/src/base/uvm_packer.svh	/^`define M__UVM_GET_PACKED(T) \\$/;"	d	language:SystemVerilog
M__UVM_SET_PACKED	./uvm-verilator/src/base/uvm_packer.svh	/^`define M__UVM_SET_PACKED(T) \\$/;"	d	language:SystemVerilog
MyUvmSequence	./tb/uvm_test.sv	/^class MyUvmSequence extends uvm_sequence;$/;"	C	language:SystemVerilog
MyUvmTest	./tb/uvm_test.sv	/^class MyUvmTest extends uvm_test;$/;"	C	language:SystemVerilog
N	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_bit_rsrc #(int unsigned N=1) extends uvm_resource #(bit[N-1:0]);$/;"	c	language:SystemVerilog	class:uvm_bit_rsrc
N	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_byte_rsrc #(int unsigned N=1) extends uvm_resource #(bit[7:0][N-1:0]);$/;"	c	language:SystemVerilog	class:uvm_byte_rsrc
NAME_OVERRIDE	./uvm-verilator/src/base/uvm_resource_base.svh	/^                            NAME_OVERRIDE = 2'b10 } override_e;$/;"	c	language:SystemVerilog	typedef:uvm_resource_types.override_e
NEARBY	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   typedef enum {BROAD, NEARBY}   locality_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem_mam.locality_e
NEVER	./uvm-verilator/src/base/uvm_policy.svh	/^        NEVER,$/;"	c	language:SystemVerilog	typedef:uvm_policy.recursion_state_e
NODE	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_visitor#(type NODE=uvm_component) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_visitor
ONES	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
P	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^                                   type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_export
P	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^                                   type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_export
P	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^               type P=uvm_tlm_phase_e);$/;"	c	language:SystemVerilog	class:uvm_tlm_if
P	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^                                type P=uvm_tlm_phase_e,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_imp
P	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^                                type P=uvm_tlm_phase_e,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_imp
P	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^                                 type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_port
P	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^                                 type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_port
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                             type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                          type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                    type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                 type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_target_socket
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                                                  type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket_base
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                                               type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket_base
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                                      type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket_base
P	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                                   type P=uvm_tlm_phase_e)$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_target_socket_base
PORT	./uvm-verilator/src/base/uvm_port_base.svh	/^class uvm_port_component #(type PORT=uvm_object) extends uvm_port_component_base;$/;"	c	language:SystemVerilog	class:uvm_port_component
PRI_HIGH	./uvm-verilator/src/base/uvm_resource_base.svh	/^  typedef enum { PRI_HIGH, PRI_LOW } priority_e;$/;"	c	language:SystemVerilog	typedef:uvm_resource_types.priority_e
PRI_LOW	./uvm-verilator/src/base/uvm_resource_base.svh	/^  typedef enum { PRI_HIGH, PRI_LOW } priority_e;$/;"	c	language:SystemVerilog	typedef:uvm_resource_types.priority_e
QUESTA	./uvm-verilator/src/uvm_macros.svh	/^`define QUESTA$/;"	d	language:SystemVerilog
REQ	./uvm-verilator/src/comps/uvm_driver.svh	/^class uvm_driver #(type REQ=uvm_sequence_item,$/;"	c	language:SystemVerilog	class:uvm_driver
REQ	./uvm-verilator/src/comps/uvm_push_driver.svh	/^class uvm_push_driver #(type REQ=uvm_sequence_item,$/;"	c	language:SystemVerilog	class:uvm_push_driver
REQ	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^class uvm_push_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_push_sequencer
REQ	./uvm-verilator/src/seq/uvm_sequence.svh	/^virtual class uvm_sequence #(type REQ = uvm_sequence_item,$/;"	c	language:SystemVerilog	class:uvm_sequence
REQ	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^class uvm_sequence_library #(type REQ=uvm_sequence_item,RSP=REQ) extends uvm_sequence #(REQ,RSP)/;"	c	language:SystemVerilog	class:uvm_sequence_library
REQ	./uvm-verilator/src/seq/uvm_sequencer.svh	/^class uvm_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_sequencer
REQ	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^ class uvm_sequencer_param_base #(type REQ = uvm_sequence_item,$/;"	c	language:SystemVerilog	class:uvm_sequencer_param_base
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_master_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_master_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_master_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_master_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_master_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_slave_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_slave_export
REQ	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_transport_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_transport_export
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_blocking_master_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_master_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_slave_imp
REQ	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_transport_imp
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_master_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_master_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_master_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_master_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_master_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_slave_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_slave_port
REQ	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_transport_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_transport_port
REQ	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_export
REQ	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_imp
REQ	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_port
REQ	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^class uvm_tlm_req_rsp_channel #(type REQ=int, type RSP=REQ) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
REQ	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^class uvm_tlm_transport_channel #(type REQ=int, type RSP=REQ) $/;"	c	language:SystemVerilog	class:uvm_tlm_transport_channel
REQ_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                                   type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_imp
REQ_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                                  type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_imp
REQ_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                                type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_blocking_master_imp
REQ_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                               type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_imp
REQ_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                       type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_master_imp
REQ_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                      type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_slave_imp
RSP	./uvm-verilator/src/comps/uvm_driver.svh	/^                   type RSP=REQ) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_driver
RSP	./uvm-verilator/src/comps/uvm_push_driver.svh	/^                        type RSP=REQ) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_push_driver
RSP	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^class uvm_push_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_push_sequencer
RSP	./uvm-verilator/src/seq/uvm_sequence.svh	/^                             type RSP = REQ) extends uvm_sequence_base;$/;"	c	language:SystemVerilog	class:uvm_sequence
RSP	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^class uvm_sequence_library #(type REQ=uvm_sequence_item,RSP=REQ) extends uvm_sequence #(REQ,RSP)/;"	c	language:SystemVerilog	class:uvm_sequence_library
RSP	./uvm-verilator/src/seq/uvm_sequencer.svh	/^class uvm_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_sequencer
RSP	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^class uvm_sequencer_analysis_fifo #(type RSP = uvm_sequence_item) extends uvm_tlm_fifo #(RSP);$/;"	c	language:SystemVerilog	class:uvm_sequencer_analysis_fifo
RSP	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^                                 type RSP = REQ) extends uvm_sequencer_base;$/;"	c	language:SystemVerilog	class:uvm_sequencer_param_base
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_master_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_master_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_master_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_master_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_master_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_slave_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_slave_export
RSP	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_transport_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_transport_export
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_blocking_master_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_master_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	c	language:SystemVerilog	class:uvm_slave_imp
RSP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_transport_imp
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_master_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_master_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_blocking_transport_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_master_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_master_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_master_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_transport_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_slave_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_slave_port
RSP	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_transport_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_transport_port
RSP	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_export #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_export
RSP	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_imp
RSP	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_port #(type REQ=int, type RSP=REQ)$/;"	c	language:SystemVerilog	class:uvm_seq_item_pull_port
RSP	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^class uvm_tlm_req_rsp_channel #(type REQ=int, type RSP=REQ) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
RSP	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^class uvm_tlm_transport_channel #(type REQ=int, type RSP=REQ) $/;"	c	language:SystemVerilog	class:uvm_tlm_transport_channel
RSP_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                                   type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_master_imp
RSP_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                                  type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_slave_imp
RSP_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                                type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_blocking_master_imp
RSP_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                               type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_blocking_slave_imp
RSP_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                       type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_master_imp
RSP_IMP	./uvm-verilator/src/tlm1/uvm_imps.svh	/^                      type REQ_IMP=IMP, type RSP_IMP=IMP)$/;"	c	language:SystemVerilog	class:uvm_slave_imp
ReadByName	./tb/uvm_test.sv	/^class ReadByName extends uvm_env;$/;"	C	language:SystemVerilog
SEQ_TYPE_LOCK	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                SEQ_TYPE_LOCK} seq_req_t; $/;"	c	language:SystemVerilog	typedef:uvm_sequencer_base.seq_req_t
SEQ_TYPE_REQ	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  typedef enum {SEQ_TYPE_REQ,$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_base.seq_req_t
ST	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_derived_callbacks#(type T=uvm_object, type ST=uvm_object, type CB=uvm_callback)$/;"	c	language:SystemVerilog	class:uvm_derived_callbacks
STARTED	./uvm-verilator/src/base/uvm_policy.svh	/^        STARTED,$/;"	c	language:SystemVerilog	typedef:uvm_policy.recursion_state_e
STRUCTURE	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_bottom_up_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE/;"	c	language:SystemVerilog	class:uvm_bottom_up_visitor_adapter
STRUCTURE	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_by_level_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE)/;"	c	language:SystemVerilog	class:uvm_by_level_visitor_adapter
STRUCTURE	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_top_down_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE)/;"	c	language:SystemVerilog	class:uvm_top_down_visitor_adapter
STRUCTURE	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_structure_proxy#(type STRUCTURE=uvm_component) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_structure_proxy
STRUCTURE	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE))/;"	c	language:SystemVerilog	class:uvm_visitor_adapter
Simple	./tb/uvm_test.sv	/^class Simple #($/;"	C	language:SystemVerilog
T	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callback_iter#(type T = uvm_object, type CB = uvm_callback);$/;"	c	language:SystemVerilog	class:uvm_callback_iter
T	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callbacks #(type T=uvm_object, type CB=uvm_callback)$/;"	c	language:SystemVerilog	class:uvm_callbacks
T	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_derived_callbacks#(type T=uvm_object, type ST=uvm_object, type CB=uvm_callback)$/;"	c	language:SystemVerilog	class:uvm_derived_callbacks
T	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_typed_callbacks#(type T=uvm_object) extends uvm_callbacks_base;$/;"	c	language:SystemVerilog	class:uvm_typed_callbacks
T	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_typeid#(type T=uvm_object) extends uvm_typeid_base;$/;"	c	language:SystemVerilog	class:uvm_typeid
T	./uvm-verilator/src/base/uvm_config_db.svh	/^class uvm_config_db#(type T=int) extends uvm_resource_db#(T);$/;"	c	language:SystemVerilog	class:uvm_config_db
T	./uvm-verilator/src/base/uvm_event.svh	/^class uvm_event#(type T=uvm_object) extends uvm_event_base;$/;"	c	language:SystemVerilog	class:uvm_event
T	./uvm-verilator/src/base/uvm_event_callback.svh	/^virtual class uvm_event_callback#(type T=uvm_object) extends uvm_callback;$/;"	c	language:SystemVerilog	class:uvm_event_callback
T	./uvm-verilator/src/base/uvm_globals.svh	/^class uvm_enum_wrapper#(type T=uvm_active_passive_enum);$/;"	c	language:SystemVerilog	class:m__uvm_report_dpi.uvm_enum_wrapper
T	./uvm-verilator/src/base/uvm_pool.svh	/^class uvm_object_string_pool #(type T=uvm_object) extends uvm_pool #(string,T);$/;"	c	language:SystemVerilog	class:uvm_object_string_pool
T	./uvm-verilator/src/base/uvm_pool.svh	/^class uvm_pool #(type KEY=int, T=uvm_void) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_pool
T	./uvm-verilator/src/base/uvm_queue.svh	/^class uvm_queue #(type T=int) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_queue
T	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_abstract_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_abstract_component_registry
T	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_abstract_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_abstract_object_registry
T	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_component_registry
T	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_object_registry
T	./uvm-verilator/src/base/uvm_resource.svh	/^class uvm_resource #(type T=int) extends uvm_resource_base;$/;"	c	language:SystemVerilog	class:uvm_resource
T	./uvm-verilator/src/base/uvm_resource_db.svh	/^class uvm_resource_db #(type T=uvm_object);$/;"	c	language:SystemVerilog	class:uvm_resource_db
T	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^class uvm_spell_chkr #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_spell_chkr
T	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  #( type T = int ,$/;"	c	language:SystemVerilog	class:uvm_in_order_comparator
T	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^class uvm_in_order_built_in_comparator #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_in_order_built_in_comparator
T	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^class uvm_in_order_class_comparator #( type T = int )$/;"	c	language:SystemVerilog	class:uvm_in_order_class_comparator
T	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_built_in_clone #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_built_in_clone
T	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_built_in_comp #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_built_in_comp
T	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_built_in_converter #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_built_in_converter
T	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_class_clone #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_class_clone
T	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_class_comp #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_class_comp
T	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_class_converter #(type T=int);$/;"	c	language:SystemVerilog	class:uvm_class_converter
T	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^class uvm_random_stimulus #(type T=uvm_transaction) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_random_stimulus
T	./uvm-verilator/src/comps/uvm_subscriber.svh	/^virtual class uvm_subscriber #(type T=int) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_subscriber
T	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^class uvm_get_to_lock_dap#(type T=int) extends uvm_set_get_dap_base#(T);$/;"	c	language:SystemVerilog	class:uvm_get_to_lock_dap
T	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^class uvm_set_before_get_dap#(type T=int) extends uvm_set_get_dap_base#(T);$/;"	c	language:SystemVerilog	class:uvm_set_before_get_dap
T	./uvm-verilator/src/dap/uvm_set_get_dap_base.svh	/^virtual class uvm_set_get_dap_base#(type T=int) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_set_get_dap_base
T	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^class uvm_simple_lock_dap#(type T=int) extends uvm_set_get_dap_base#(T);$/;"	c	language:SystemVerilog	class:uvm_simple_lock_dap
T	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_analysis_export
T	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_analysis_imp
T	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_port # (type T = int)$/;"	c	language:SystemVerilog	class:uvm_analysis_port
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_get_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_get_peek_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_peek_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_peek_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_peek_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_put_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_put_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_get_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_get_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_get_peek_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_get_peek_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_get_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_get_peek_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_peek_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_peek_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_peek_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_put_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_put_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_peek_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_peek_export
T	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_put_export #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_put_export
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_get_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_get_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_peek_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_peek_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_put_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_put_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_get_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_get_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_get_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_get_peek_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_get_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_get_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_peek_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_peek_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_put_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_put_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_peek_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_peek_imp
T	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_put_imp #(type T=int, type IMP=int)$/;"	c	language:SystemVerilog	class:uvm_put_imp
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_get_peek_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_peek_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_get_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_get_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_peek_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_peek_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_put_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_blocking_put_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_get_peek_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_get_peek_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_get_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_get_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_get_peek_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_peek_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_get_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_get_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_peek_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_peek_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_put_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_nonblocking_put_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_peek_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_peek_port
T	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_put_port #(type T=int)$/;"	c	language:SystemVerilog	class:uvm_put_port
T	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^virtual class uvm_tlm_fifo_base #(type T=int) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_tlm_fifo_base
T	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^class uvm_tlm_analysis_fifo #(type T = int) extends uvm_tlm_fifo #(T);$/;"	c	language:SystemVerilog	class:uvm_tlm_analysis_fifo
T	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^class uvm_tlm_fifo #(type T=int) extends uvm_tlm_fifo_base #(T);$/;"	c	language:SystemVerilog	class:uvm_tlm_fifo
T	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^class uvm_tlm_b_transport_export #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_transport_export
T	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^class uvm_tlm_nb_transport_bw_export #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_export
T	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^class uvm_tlm_nb_transport_fw_export #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_export
T	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^class uvm_tlm_extension #(type T=int) extends uvm_tlm_extension_base;$/;"	c	language:SystemVerilog	class:uvm_tlm_extension
T	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^class uvm_tlm_if #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_if
T	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^class uvm_tlm_b_transport_imp #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_b_transport_imp
T	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^class uvm_tlm_nb_transport_bw_imp #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_imp
T	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^class uvm_tlm_nb_transport_fw_imp #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_imp
T	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^class uvm_tlm_b_transport_port #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_transport_port
T	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^class uvm_tlm_nb_transport_bw_port #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_bw_port
T	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^class uvm_tlm_nb_transport_fw_port #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_transport_fw_port
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                    type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                 type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_target_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^                                type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_target_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_initiator_socket #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_initiator_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_passthrough_initiator_socket #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_passthrough_initiator_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_passthrough_target_socket #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_passthrough_target_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_passthrough_initiator_socket #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_passthrough_target_socket #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_initiator_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_initiator_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_passthrough_initiator_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_passthrough_initiator_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_passthrough_target_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_passthrough_target_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_target_socket_base #(type T=uvm_tlm_generic_payload)$/;"	c	language:SystemVerilog	class:uvm_tlm_b_target_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_initiator_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_passthrough_initiator_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_passthrough_target_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket_base
T	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_target_socket_base #(type T=uvm_tlm_generic_payload,$/;"	c	language:SystemVerilog	class:uvm_tlm_nb_target_socket_base
T1	./uvm-verilator/src/comps/uvm_pair.svh	/^class uvm_built_in_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_built_in_pair
T1	./uvm-verilator/src/comps/uvm_pair.svh	/^class uvm_class_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_class_pair
T1	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^virtual class uvm_sqr_if_base #(type T1=uvm_object, T2=T1);$/;"	c	language:SystemVerilog	class:uvm_sqr_if_base
T1	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^virtual class uvm_tlm_if_base #(type T1=int, type T2=int);$/;"	c	language:SystemVerilog	class:uvm_tlm_if_base
T2	./uvm-verilator/src/comps/uvm_pair.svh	/^class uvm_built_in_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_built_in_pair
T2	./uvm-verilator/src/comps/uvm_pair.svh	/^class uvm_class_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	c	language:SystemVerilog	class:uvm_class_pair
T2	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^virtual class uvm_sqr_if_base #(type T1=uvm_object, T2=T1);$/;"	c	language:SystemVerilog	class:uvm_sqr_if_base
T2	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^virtual class uvm_tlm_if_base #(type T1=int, type T2=int);$/;"	c	language:SystemVerilog	class:uvm_tlm_if_base
THRIFTY	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   typedef enum {GREEDY, THRIFTY} alloc_mode_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem_mam.alloc_mode_e
THROW	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  typedef enum { UNKNOWN_ACTION, THROW, CAUGHT} action_e;$/;"	c	language:SystemVerilog	typedef:uvm_report_catcher.action_e
TRANSFORMER	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^                                    type TRANSFORMER=int) extends uvm_component;$/;"	c	language:SystemVerilog	class:uvm_algorithmic_comparator
TYPE	./uvm-verilator/src/base/uvm_misc.svh	/^class uvm_utils #(type TYPE=int, string FIELD="config");$/;"	c	language:SystemVerilog	class:uvm_utils
TYPE_OVERRIDE	./uvm-verilator/src/base/uvm_resource_base.svh	/^  typedef enum override_t { TYPE_OVERRIDE = 2'b01,$/;"	c	language:SystemVerilog	typedef:uvm_resource_types.override_e
Tcreated	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_registry_common #( type Tregistry=int, type Tcreator=int, type Tcreated=int, string Tn/;"	c	language:SystemVerilog	class:uvm_registry_common
Tcreator	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_registry_common #( type Tregistry=int, type Tcreator=int, type Tcreated=int, string Tn/;"	c	language:SystemVerilog	class:uvm_registry_common
Tname	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_abstract_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_abstract_component_registry
Tname	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_abstract_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_abstract_object_registry
Tname	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_component_registry
Tname	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	c	language:SystemVerilog	class:uvm_object_registry
Tname	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_registry_common #( type Tregistry=int, type Tcreator=int, type Tcreated=int, string Tn/;"	c	language:SystemVerilog	class:uvm_registry_common
Tregistry	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_registry_common #( type Tregistry=int, type Tcreator=int, type Tcreated=int, string Tn/;"	c	language:SystemVerilog	class:uvm_registry_common
UNINITIALIZED_PHASE	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    UNINITIALIZED_PHASE,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_phase_e
UNKNOWNS	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
UNKNOWN_ACTION	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  typedef enum { UNKNOWN_ACTION, THROW, CAUGHT} action_e;$/;"	c	language:SystemVerilog	typedef:uvm_report_catcher.action_e
UPSTREAM	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  typedef enum { LOCAL, UPSTREAM } seq_parent_e;$/;"	c	language:SystemVerilog	typedef:uvm_reg_sequence.seq_parent_e
UVM_ABSTRACT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_ABSTRACT     = (1<<14);$/;"	c	language:SystemVerilog
UVM_ACTIVE	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef enum bit { UVM_PASSIVE=0, UVM_ACTIVE=1 } uvm_active_passive_enum;$/;"	c	language:SystemVerilog	typedef:uvm_active_passive_enum
UVM_ALL_ACTIVE	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  UVM_ALL_ACTIVE,$/;"	c	language:SystemVerilog	typedef:uvm_heartbeat_modes
UVM_ALL_DROPPED	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_ALL_DROPPED = 'h04$/;"	c	language:SystemVerilog	typedef:uvm_objection_event
UVM_ALL_ON	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_ALL_ON      = 'b000000101010101;$/;"	c	language:SystemVerilog
UVM_ANY_ACTIVE	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  UVM_ANY_ACTIVE,$/;"	c	language:SystemVerilog	typedef:uvm_heartbeat_modes
UVM_APPEND	./uvm-verilator/src/base/uvm_misc.svh	/^typedef enum {UVM_APPEND, UVM_PREPEND} uvm_apprepend;$/;"	c	language:SystemVerilog	typedef:uvm_apprepend
UVM_BACKDOOR	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_BACKDOOR,$/;"	c	language:SystemVerilog	typedef:uvm_door_e
UVM_BASE_SVH	./uvm-verilator/src/base/uvm_base.svh	/^`define UVM_BASE_SVH$/;"	d	language:SystemVerilog
UVM_BIG_ENDIAN	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_BIG_ENDIAN,$/;"	c	language:SystemVerilog	typedef:uvm_endianness_e
UVM_BIG_FIFO	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_BIG_FIFO$/;"	c	language:SystemVerilog	typedef:uvm_endianness_e
UVM_BIN	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_BIN       = 'h1000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_BLOCKING_GET_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_BLOCKING_GET_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_GET_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_BLOCKING_GET_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_GET_PEEK_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_BLOCKING_GET_PEEK_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_PEEK_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_BLOCKING_PEEK_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_PEEK_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_BLOCKING_PEEK_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_PUT_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_BLOCKING_PUT_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_PUT_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_BLOCKING_PUT_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_TRANSPORT_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_BLOCKING_TRANSPORT_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d	language:SystemVerilog
UVM_BLOCKING_TRANSPORT_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_BLOCKING_TRANSPORT_IMP_SFX(SFX, imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d	language:SystemVerilog
UVM_BODY	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_BODY      = 8,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_BURST_READ	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_BURST_READ,$/;"	c	language:SystemVerilog	typedef:uvm_access_e
UVM_BURST_WRITE	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_BURST_WRITE$/;"	c	language:SystemVerilog	typedef:uvm_access_e
UVM_CALL_HOOK	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_CALL_HOOK = 'b0010000,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_CB_MACROS_SVH	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define UVM_CB_MACROS_SVH$/;"	d	language:SystemVerilog
UVM_CHECK	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_CHECK$/;"	c	language:SystemVerilog	typedef:uvm_check_e
UVM_CHECK_FIELDS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_CHECK_FIELDS  = UVM_MACRO_EXTRAS+2;$/;"	c	language:SystemVerilog
UVM_CMDLINE_NO_DPI	./uvm-verilator/src/dpi/uvm_dpi.svh	/^  `define UVM_CMDLINE_NO_DPI$/;"	d	language:SystemVerilog
UVM_COMPARE	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_COMPARE      = (1<<2);$/;"	c	language:SystemVerilog
UVM_COMPARER_DEFINES_SVH	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^ `define UVM_COMPARER_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_COPIER_DEFINES_SVH	./uvm-verilator/src/macros/uvm_copier_defines.svh	/^ `define UVM_COPIER_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_COPY	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_COPY         = (1<<0);$/;"	c	language:SystemVerilog
UVM_CORE_ABORTED	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_ABORTED	$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_FINISHED	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_FINISHED,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_INITIALIZED	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_INITIALIZED, \/\/ UVM_CORE_POST_INIT$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_INITIALIZING	./uvm-verilator/src/base/uvm_object_globals.svh	/^        UVM_CORE_INITIALIZING,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_POST_INIT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_core_state UVM_CORE_POST_INIT = UVM_CORE_INITIALIZED;$/;"	c	language:SystemVerilog
UVM_CORE_POST_RUN	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_POST_RUN,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_PRE_ABORT	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_PRE_ABORT,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_PRE_INIT	./uvm-verilator/src/base/uvm_object_globals.svh	/^        UVM_CORE_PRE_INIT,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_PRE_RUN	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_PRE_RUN,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_RUNNING	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_RUNNING,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_CORE_UNINITIALIZED	./uvm-verilator/src/base/uvm_object_globals.svh	/^	UVM_CORE_UNINITIALIZED,$/;"	c	language:SystemVerilog	typedef:uvm_core_state
UVM_COUNT	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_COUNT     = 'b0000100,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_CREATED	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_CREATED   = 1,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_CVR_ADDR_MAP	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_CVR_ADDR_MAP     = 'h0002,$/;"	c	language:SystemVerilog	typedef:uvm_coverage_model_e
UVM_CVR_ALL	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_CVR_ALL          = -1$/;"	c	language:SystemVerilog	typedef:uvm_coverage_model_e
UVM_CVR_FIELD_VALS	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_CVR_FIELD_VALS   = 'h0004,$/;"	c	language:SystemVerilog	typedef:uvm_coverage_model_e
UVM_CVR_REG_BITS	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_CVR_REG_BITS     = 'h0001,$/;"	c	language:SystemVerilog	typedef:uvm_coverage_model_e
UVM_DAP_SVH	./uvm-verilator/src/dap/uvm_dap.svh	/^ `define UVM_DAP_SVH$/;"	d	language:SystemVerilog
UVM_DEBUG	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_DEBUG  = 500$/;"	c	language:SystemVerilog	typedef:uvm_verbosity
UVM_DEC	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_DEC       = 'h2000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_DEEP	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_DEEP           = (1<<16), $/;"	c	language:SystemVerilog	typedef:uvm_recursion_policy_enum
UVM_DEFAULT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_DEFAULT     = 'b000010101010101;$/;"	c	language:SystemVerilog
UVM_DEFAULT_DOOR	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_DEFAULT_DOOR$/;"	c	language:SystemVerilog	typedef:uvm_door_e
UVM_DEFAULT_PATH	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   parameter uvm_path_e UVM_DEFAULT_PATH = UVM_DEFAULT_DOOR;$/;"	c	language:SystemVerilog
UVM_DEFAULT_POLICY	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_DEFAULT_POLICY = 0, $/;"	c	language:SystemVerilog	typedef:uvm_recursion_policy_enum
UVM_DEFAULT_TIMEOUT	./uvm-verilator/src/macros/uvm_global_defines.svh	/^`define UVM_DEFAULT_TIMEOUT 9200s$/;"	d	language:SystemVerilog
UVM_DISABLE_AUTO_ITEM_RECORDING	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^   `define UVM_DISABLE_AUTO_ITEM_RECORDING$/;"	d	language:SystemVerilog
UVM_DISPLAY	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_DISPLAY   = 'b0000001,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_DO_ALL_REG_MEM_TESTS	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_ALL_REG_MEM_TESTS = 64'hffff_ffff_ffff_ffff $/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DO_MEM_ACCESS	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_MEM_ACCESS        = 64'h0000_0000_0000_0008,$/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DO_MEM_WALK	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_MEM_WALK          = 64'h0000_0000_0000_0020,$/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DO_REG_ACCESS	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_REG_ACCESS        = 64'h0000_0000_0000_0004,$/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DO_REG_BIT_BASH	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_REG_BIT_BASH      = 64'h0000_0000_0000_0002,$/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DO_REG_HW_RESET	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_REG_HW_RESET      = 64'h0000_0000_0000_0001,$/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DO_SHARED_ACCESS	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  UVM_DO_SHARED_ACCESS     = 64'h0000_0000_0000_0010,$/;"	c	language:SystemVerilog	typedef:uvm_reg_mem_tests_e
UVM_DPI_SVH	./uvm-verilator/src/dpi/uvm_dpi.svh	/^`define UVM_DPI_SVH$/;"	d	language:SystemVerilog
UVM_DPI__H	./uvm-verilator/src/dpi/uvm_dpi.h	/^#define UVM_DPI__H$/;"	d	language:C++
UVM_DROPPED	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_DROPPED     = 'h02,$/;"	c	language:SystemVerilog	typedef:uvm_objection_event
UVM_ENDED	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_ENDED     = 64,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_END_DATA_EXTRA	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_END_DATA_EXTRA = UVM_MACRO_EXTRAS+3;$/;"	c	language:SystemVerilog
UVM_END_FUNCS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_END_FUNCS     = UVM_START_FUNCS+1;$/;"	c	language:SystemVerilog
UVM_ENUM	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_ENUM      = 'ha000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_EQ	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_EQ,$/;"	c	language:SystemVerilog	typedef:uvm_wait_op
UVM_ERROR	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_ERROR,$/;"	c	language:SystemVerilog	typedef:uvm_severity
UVM_EXIT	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_EXIT      = 'b0001000,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_EXPORT	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_EXPORT ,$/;"	c	language:SystemVerilog	typedef:uvm_port_type_e
UVM_EXPORT_COMMON	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_EXPORT_COMMON(MASK,TYPE_NAME) \\$/;"	d	language:SystemVerilog
UVM_FATAL	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_FATAL$/;"	c	language:SystemVerilog	typedef:uvm_severity
UVM_FIELD	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_FIELD,$/;"	c	language:SystemVerilog	typedef:uvm_elem_kind_e
UVM_FIELD_FLAG_RESERVED_BITS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_FIELD_FLAG_RESERVED_BITS = 28;$/;"	c	language:SystemVerilog
UVM_FIELD_FLAG_SIZE	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^  `define UVM_FIELD_FLAG_SIZE  UVM_FIELD_FLAG_RESERVED_BITS$/;"	d	language:SystemVerilog
UVM_FIELD_FLAG_SIZE	./uvm-verilator/src/macros/uvm_object_defines.svh	/^  `define UVM_FIELD_FLAG_SIZE  UVM_FIELD_FLAG_RESERVED_BITS$/;"	d	language:SystemVerilog
UVM_FILE	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef int UVM_FILE;$/;"	T	language:SystemVerilog
UVM_FINISHED	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_FINISHED  = 256$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_FLAGS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_FLAGS         = UVM_MACRO_EXTRAS+1;$/;"	c	language:SystemVerilog
UVM_FLAGS_OFF	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_FLAGS_OFF   = 0;$/;"	c	language:SystemVerilog
UVM_FLAGS_ON	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_FLAGS_ON    = 'b000000101010101;$/;"	c	language:SystemVerilog
UVM_FRONTDOOR	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_FRONTDOOR,$/;"	c	language:SystemVerilog	typedef:uvm_door_e
UVM_FULL	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_FULL   = 400,$/;"	c	language:SystemVerilog	typedef:uvm_verbosity
UVM_FUNCTION_ERROR	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^`define UVM_FUNCTION_ERROR "UVM TLM interface function not implemented"$/;"	d	language:SystemVerilog
UVM_GET_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_GET_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_GET_PEEK_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_GET_PEEK_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_GLOBAL_DEFINES_SVH	./uvm-verilator/src/macros/uvm_global_defines.svh	/^`define UVM_GLOBAL_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_GT	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_GT,$/;"	c	language:SystemVerilog	typedef:uvm_wait_op
UVM_GTE	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_GTE$/;"	c	language:SystemVerilog	typedef:uvm_wait_op
UVM_HAS_X	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_HAS_X$/;"	c	language:SystemVerilog	typedef:uvm_status_e
UVM_HDL_MAX_WIDTH	./uvm-verilator/src/dpi/uvm_hdl.svh	/^`define UVM_HDL_MAX_WIDTH 1024$/;"	d	language:SystemVerilog
UVM_HDL_MAX_WIDTH	./uvm-verilator/src/dpi/uvm_hdl.svh	/^parameter int UVM_HDL_MAX_WIDTH = `UVM_HDL_MAX_WIDTH;$/;"	c	language:SystemVerilog
UVM_HDL_MAX_WIDTH	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int UVM_HDL_MAX_WIDTH = 0;$/;"	v	language:C	typeref:typename:int	file:
UVM_HDL_NO_DPI	./uvm-verilator/src/dpi/uvm_dpi.svh	/^  `define UVM_HDL_NO_DPI$/;"	d	language:SystemVerilog
UVM_HDL__SVH	./uvm-verilator/src/dpi/uvm_hdl.svh	/^`define UVM_HDL__SVH$/;"	d	language:SystemVerilog
UVM_HEARTBEAT_SVH	./uvm-verilator/src/base/uvm_heartbeat.svh	/^`define UVM_HEARTBEAT_SVH$/;"	d	language:SystemVerilog
UVM_HEX	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_HEX       = 'h7000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_HIER	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_HIER$/;"	c	language:SystemVerilog	typedef:uvm_hier_e
UVM_HIGH	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_HIGH   = 300,$/;"	c	language:SystemVerilog	typedef:uvm_verbosity
UVM_IMPLEMENTATION	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_IMPLEMENTATION$/;"	c	language:SystemVerilog	typedef:uvm_port_type_e
UVM_IMP_COMMON	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_IMP_COMMON(MASK,TYPE_NAME,IMP) \\$/;"	d	language:SystemVerilog
UVM_INFO	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_INFO,$/;"	c	language:SystemVerilog	typedef:uvm_severity
UVM_IS_OK	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_IS_OK,$/;"	c	language:SystemVerilog	typedef:uvm_status_e
UVM_LARGE_STRING	./uvm-verilator/src/base/uvm_globals.svh	/^parameter UVM_LARGE_STRING = UVM_LINE_WIDTH*UVM_NUM_LINES*8-1;$/;"	c	language:SystemVerilog	function:m__uvm_report_dpi
UVM_LINE_WIDTH	./uvm-verilator/src/base/uvm_globals.svh	/^parameter UVM_LINE_WIDTH = `UVM_LINE_WIDTH;$/;"	c	language:SystemVerilog	function:m__uvm_report_dpi
UVM_LINE_WIDTH	./uvm-verilator/src/macros/uvm_message_defines.svh	/^  `define UVM_LINE_WIDTH 120$/;"	d	language:SystemVerilog
UVM_LITTLE_ENDIAN	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_LITTLE_ENDIAN,$/;"	c	language:SystemVerilog	typedef:uvm_endianness_e
UVM_LITTLE_FIFO	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_LITTLE_FIFO,$/;"	c	language:SystemVerilog	typedef:uvm_endianness_e
UVM_LOG	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_LOG       = 'b0000010,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_LOW	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_LOW    = 100,$/;"	c	language:SystemVerilog	typedef:uvm_verbosity
UVM_LT	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef enum { UVM_LT,$/;"	c	language:SystemVerilog	typedef:uvm_wait_op
UVM_LTE	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_LTE,$/;"	c	language:SystemVerilog	typedef:uvm_wait_op
UVM_MACROS_SVH	./uvm-verilator/src/uvm_macros.svh	/^`define UVM_MACROS_SVH$/;"	d	language:SystemVerilog
UVM_MACRO_EXTRAS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_MACRO_EXTRAS  = (1<<UVM_MACRO_NUMFLAGS);$/;"	c	language:SystemVerilog
UVM_MACRO_NUMFLAGS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_MACRO_NUMFLAGS    = 19;$/;"	c	language:SystemVerilog
UVM_MAX_STREAMBITS	./uvm-verilator/src/macros/uvm_global_defines.svh	/^ `define UVM_MAX_STREAMBITS 4096$/;"	d	language:SystemVerilog
UVM_MEDIUM	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_MEDIUM = 200,$/;"	c	language:SystemVerilog	typedef:uvm_verbosity
UVM_MEM	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_MEM$/;"	c	language:SystemVerilog	typedef:uvm_elem_kind_e
UVM_MEM_MAM__SV	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^`define UVM_MEM_MAM__SV$/;"	d	language:SystemVerilog
UVM_MESSAGE_DEFINES_SVH	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define UVM_MESSAGE_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_MS_IMP_COMMON	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_MS_IMP_COMMON(MASK,TYPE_NAME) \\$/;"	d	language:SystemVerilog
UVM_NE	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_NE,$/;"	c	language:SystemVerilog	typedef:uvm_wait_op
UVM_NOCOMPARE	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NOCOMPARE    = (1<<3);$/;"	c	language:SystemVerilog
UVM_NOCOPY	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NOCOPY       = (1<<1);$/;"	c	language:SystemVerilog
UVM_NODEFPRINT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NODEFPRINT   = (1<<15); \/\/??$/;"	c	language:SystemVerilog
UVM_NONBLOCKING_GET_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_GET_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_GET_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_GET_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_GET_PEEK_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_GET_PEEK_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_PEEK_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_PEEK_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_PEEK_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_PEEK_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_PUT_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_PUT_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_PUT_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_PUT_IMP_SFX(SFX, imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_TRANSPORT_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_NONBLOCKING_TRANSPORT_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d	language:SystemVerilog
UVM_NONBLOCKING_TRANSPORT_IMP_SFX	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_NONBLOCKING_TRANSPORT_IMP_SFX(SFX, imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d	language:SystemVerilog
UVM_NONE	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_NONE   = 0,$/;"	c	language:SystemVerilog	typedef:uvm_verbosity
UVM_NOPACK	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NOPACK       = (1<<9);$/;"	c	language:SystemVerilog
UVM_NOPRINT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NOPRINT      = (1<<5);$/;"	c	language:SystemVerilog
UVM_NORADIX	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_NORADIX   = 0$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_NORECORD	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NORECORD     = (1<<7);$/;"	c	language:SystemVerilog
UVM_NOSET	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NOSET        = (1<<12);$/;"	c	language:SystemVerilog
UVM_NOT_OK	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_NOT_OK,$/;"	c	language:SystemVerilog	typedef:uvm_status_e
UVM_NOUNPACK	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_NOUNPACK     = UVM_NOPACK;$/;"	c	language:SystemVerilog
UVM_NO_ACTION	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_NO_ACTION = 'b0000000,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_NO_CHECK	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_NO_CHECK,$/;"	c	language:SystemVerilog	typedef:uvm_check_e
UVM_NO_COVERAGE	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_NO_COVERAGE      = 'h0000,$/;"	c	language:SystemVerilog	typedef:uvm_coverage_model_e
UVM_NO_ENDIAN	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_NO_ENDIAN,$/;"	c	language:SystemVerilog	typedef:uvm_endianness_e
UVM_NO_HB_MODE	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  UVM_NO_HB_MODE$/;"	c	language:SystemVerilog	typedef:uvm_heartbeat_modes
UVM_NO_HIER	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_NO_HIER,$/;"	c	language:SystemVerilog	typedef:uvm_hier_e
UVM_NUM_LINES	./uvm-verilator/src/base/uvm_globals.svh	/^parameter UVM_NUM_LINES = `UVM_NUM_LINES;$/;"	c	language:SystemVerilog	function:m__uvm_report_dpi
UVM_NUM_LINES	./uvm-verilator/src/macros/uvm_message_defines.svh	/^  `define UVM_NUM_LINES 120$/;"	d	language:SystemVerilog
UVM_OBJECTION_SVH	./uvm-verilator/src/base/uvm_objection.svh	/^`define UVM_OBJECTION_SVH$/;"	d	language:SystemVerilog
UVM_OBJECT_DEFINES_SVH	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define UVM_OBJECT_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_OBJECT_DEFINES_SVH	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define UVM_OBJECT_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_OCT	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_OCT       = 'h6000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_ONE_ACTIVE	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  UVM_ONE_ACTIVE,$/;"	c	language:SystemVerilog	typedef:uvm_heartbeat_modes
UVM_PACK	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_PACK         = (1<<8);$/;"	c	language:SystemVerilog
UVM_PACKER_DEFINES_SVH	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^ `define UVM_PACKER_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_PACKER_MAX_BYTES	./uvm-verilator/src/macros/uvm_global_defines.svh	/^ `define UVM_PACKER_MAX_BYTES `UVM_MAX_STREAMBITS$/;"	d	language:SystemVerilog
UVM_PASSIVE	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef enum bit { UVM_PASSIVE=0, UVM_ACTIVE=1 } uvm_active_passive_enum;$/;"	c	language:SystemVerilog	typedef:uvm_active_passive_enum
UVM_PEEK_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_PEEK_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_PHASE_CLEANUP	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_CLEANUP      = 128,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_DEFINES_SVH	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define UVM_PHASE_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_PHASE_DOMAIN	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_PHASE_DOMAIN,$/;"	c	language:SystemVerilog	typedef:uvm_phase_type
UVM_PHASE_DONE	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_DONE         = 256,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_DORMANT	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_DORMANT      = 1,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_ENDED	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_ENDED        = 64,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_EXECUTING	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_EXECUTING    = 16,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_GLOBAL	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_PHASE_GLOBAL$/;"	c	language:SystemVerilog	typedef:uvm_phase_type
UVM_PHASE_IMP	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef enum { UVM_PHASE_IMP,$/;"	c	language:SystemVerilog	typedef:uvm_phase_type
UVM_PHASE_JUMPING	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_JUMPING      = 512$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_NODE	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_PHASE_NODE,$/;"	c	language:SystemVerilog	typedef:uvm_phase_type
UVM_PHASE_READY_TO_END	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_READY_TO_END = 32,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_SCHEDULE	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_PHASE_SCHEDULE,$/;"	c	language:SystemVerilog	typedef:uvm_phase_type
UVM_PHASE_SCHEDULED	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_SCHEDULED    = 2,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_STARTED	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_STARTED      = 8,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_SYNCING	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  UVM_PHASE_SYNCING      = 4,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHASE_TERMINAL	./uvm-verilator/src/base/uvm_object_globals.svh	/^               UVM_PHASE_TERMINAL,$/;"	c	language:SystemVerilog	typedef:uvm_phase_type
UVM_PHASE_UNINITIALIZED	./uvm-verilator/src/base/uvm_object_globals.svh	/^   typedef enum { UVM_PHASE_UNINITIALIZED = 0,$/;"	c	language:SystemVerilog	typedef:uvm_phase_state
UVM_PHYSICAL	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_PHYSICAL     = (1<<13);$/;"	c	language:SystemVerilog
UVM_PH_TRACE	./uvm-verilator/src/base/uvm_phase.svh	/^`define UVM_PH_TRACE(ID,MSG,PH,VERB) \\$/;"	d	language:SystemVerilog
UVM_PKG_SV	./uvm-verilator/src/uvm_pkg.sv	/^`define UVM_PKG_SV$/;"	d	language:SystemVerilog
UVM_PORT	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_PORT ,$/;"	c	language:SystemVerilog	typedef:uvm_port_type_e
UVM_PORT_COMMON	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_PORT_COMMON(MASK,TYPE_NAME) \\$/;"	d	language:SystemVerilog
UVM_POST_BODY	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_POST_BODY = 16,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_POST_START	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_POST_START= 32,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_POST_VERSION_1_1	./uvm-verilator/src/macros/uvm_version_defines.svh	/^`define UVM_POST_VERSION_1_1$/;"	d	language:SystemVerilog
UVM_PREDICT	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_PREDICT,$/;"	c	language:SystemVerilog	typedef:uvm_door_e
UVM_PREDICT_DIRECT	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_PREDICT_DIRECT,$/;"	c	language:SystemVerilog	typedef:uvm_predict_e
UVM_PREDICT_READ	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_PREDICT_READ,$/;"	c	language:SystemVerilog	typedef:uvm_predict_e
UVM_PREDICT_WRITE	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_PREDICT_WRITE$/;"	c	language:SystemVerilog	typedef:uvm_predict_e
UVM_PREPEND	./uvm-verilator/src/base/uvm_misc.svh	/^typedef enum {UVM_APPEND, UVM_PREPEND} uvm_apprepend;$/;"	c	language:SystemVerilog	typedef:uvm_apprepend
UVM_PRE_BODY	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_PRE_BODY  = 4,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_PRE_START	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_PRE_START = 2,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_PRINT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_PRINT        = (1<<4);$/;"	c	language:SystemVerilog
UVM_PRINTER_DEFINES_SVH	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define UVM_PRINTER_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_PUT_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_PUT_IMP(imp, TYPE, arg) \\$/;"	d	language:SystemVerilog
UVM_QUEUE_SVH	./uvm-verilator/src/base/uvm_queue.svh	/^`define UVM_QUEUE_SVH$/;"	d	language:SystemVerilog
UVM_RADIX	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_RADIX = 'hf000000; \/\/4 bits setting the radix$/;"	c	language:SystemVerilog
UVM_RAISED	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef enum { UVM_RAISED      = 'h01, $/;"	c	language:SystemVerilog	typedef:uvm_objection_event
UVM_READ	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_READ,$/;"	c	language:SystemVerilog	typedef:uvm_access_e
UVM_READONLY	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_READONLY     = UVM_NOSET;$/;"	c	language:SystemVerilog
UVM_REAL	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_REAL      = 'hb000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_REAL_DEC	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_REAL_DEC  = 'hc000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_REAL_EXP	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_REAL_EXP  = 'hd000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_RECORD	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_RECORD       = (1<<6);$/;"	c	language:SystemVerilog
UVM_RECORDER_DEFINES_SVH	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define UVM_RECORDER_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_RECURSION	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_RECURSION = (UVM_DEEP|UVM_SHALLOW|UVM_REFERENCE);$/;"	c	language:SystemVerilog
UVM_REFERENCE	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_REFERENCE      = (1<<18)$/;"	c	language:SystemVerilog	typedef:uvm_recursion_policy_enum
UVM_REG	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_REG,$/;"	c	language:SystemVerilog	typedef:uvm_elem_kind_e
UVM_REGEX_NO_DPI	./uvm-verilator/src/dpi/uvm_dpi.svh	/^  `define UVM_REGEX_NO_DPI$/;"	d	language:SystemVerilog
UVM_REGISTRY_SVH	./uvm-verilator/src/base/uvm_registry.svh	/^`define UVM_REGISTRY_SVH$/;"	d	language:SystemVerilog
UVM_REG_ADDR_WIDTH	./uvm-verilator/src/macros/uvm_reg_defines.svh	/^ `define UVM_REG_ADDR_WIDTH 64$/;"	d	language:SystemVerilog
UVM_REG_BYTENABLE_WIDTH	./uvm-verilator/src/macros/uvm_reg_defines.svh	/^  `define UVM_REG_BYTENABLE_WIDTH ((`UVM_REG_DATA_WIDTH-1)\/8+1) $/;"	d	language:SystemVerilog
UVM_REG_CVR_WIDTH	./uvm-verilator/src/macros/uvm_reg_defines.svh	/^ `define UVM_REG_CVR_WIDTH 32$/;"	d	language:SystemVerilog
UVM_REG_DATA_WIDTH	./uvm-verilator/src/macros/uvm_reg_defines.svh	/^ `define UVM_REG_DATA_WIDTH 64$/;"	d	language:SystemVerilog
UVM_REG_MODEL__SV	./uvm-verilator/src/reg/uvm_reg_model.svh	/^`define UVM_REG_MODEL__SV$/;"	d	language:SystemVerilog
UVM_REPORT_CATCHER_SVH	./uvm-verilator/src/base/uvm_report_catcher.svh	/^`define UVM_REPORT_CATCHER_SVH$/;"	d	language:SystemVerilog
UVM_REPORT_CLIENT_SVH	./uvm-verilator/src/base/uvm_report_object.svh	/^`define UVM_REPORT_CLIENT_SVH$/;"	d	language:SystemVerilog
UVM_REPORT_DISABLE_FILE	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define UVM_REPORT_DISABLE_FILE$/;"	d	language:SystemVerilog
UVM_REPORT_DISABLE_LINE	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define UVM_REPORT_DISABLE_LINE$/;"	d	language:SystemVerilog
UVM_REPORT_HANDLER_SVH	./uvm-verilator/src/base/uvm_report_handler.svh	/^`define UVM_REPORT_HANDLER_SVH$/;"	d	language:SystemVerilog
UVM_REPORT_MESSAGE_SVH	./uvm-verilator/src/base/uvm_report_message.svh	/^`define UVM_REPORT_MESSAGE_SVH$/;"	d	language:SystemVerilog
UVM_REPORT_SERVER_SVH	./uvm-verilator/src/base/uvm_report_server.svh	/^`define UVM_REPORT_SERVER_SVH$/;"	d	language:SystemVerilog
UVM_RESOURCE_DEFINES_SVH	./uvm-verilator/src/macros/uvm_resource_defines.svh	/^`define UVM_RESOURCE_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_RESOURCE_GET_FCNS	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^`define UVM_RESOURCE_GET_FCNS(base_type)                                               \\$/;"	d	language:SystemVerilog
UVM_RM_RECORD	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_RM_RECORD = 'b1000000$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_SEQ_ARB_FIFO	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_ARB_FIFO,$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_arb_mode
UVM_SEQ_ARB_RANDOM	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_ARB_RANDOM,$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_arb_mode
UVM_SEQ_ARB_STRICT_FIFO	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_ARB_STRICT_FIFO,$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_arb_mode
UVM_SEQ_ARB_STRICT_RANDOM	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_ARB_STRICT_RANDOM,$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_arb_mode
UVM_SEQ_ARB_TYPE	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef uvm_sequencer_arb_mode UVM_SEQ_ARB_TYPE; \/\/ backward compat$/;"	T	language:SystemVerilog
UVM_SEQ_ARB_USER	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_ARB_USER$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_arb_mode
UVM_SEQ_ARB_WEIGHTED	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_ARB_WEIGHTED,$/;"	c	language:SystemVerilog	typedef:uvm_sequencer_arb_mode
UVM_SEQ_ITEM_FUNCTION_ERROR	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^`define UVM_SEQ_ITEM_FUNCTION_ERROR "Sequencer interface function not implemented"$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_GET_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_GET_MASK                 (1<<7)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK       (1<<0)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_HAS_DO_AVAILABLE_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_HAS_DO_AVAILABLE_MASK    (1<<3)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_ITEM_DONE_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_ITEM_DONE_MASK           (1<<2)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PEEK_MASK                (1<<8)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_PULL_IMP	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PULL_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_PULL_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PULL_MASK  (`UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK | `UVM_SEQ_ITEM_TRY_NEXT_ITEM_/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_PUSH_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PUSH_MASK  (`UVM_SEQ_ITEM_PUT_MASK)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_PUT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PUT_MASK                 (1<<6)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_PUT_RESPONSE_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_PUT_RESPONSE_MASK        (1<<5)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_TASK_ERROR	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^`define UVM_SEQ_ITEM_TASK_ERROR "Sequencer interface task not implemented"$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_TRY_NEXT_ITEM_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_TRY_NEXT_ITEM_MASK       (1<<1)$/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_UNI_PULL_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_UNI_PULL_MASK (`UVM_SEQ_ITEM_GET_NEXT_ITEM_MASK | `UVM_SEQ_ITEM_TRY_NEXT_IT/;"	d	language:SystemVerilog
UVM_SEQ_ITEM_WAIT_FOR_SEQUENCES_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_SEQ_ITEM_WAIT_FOR_SEQUENCES_MASK  (1<<4)$/;"	d	language:SystemVerilog
UVM_SEQ_LIB_ITEM	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_LIB_ITEM,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_lib_mode
UVM_SEQ_LIB_RAND	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_LIB_RAND,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_lib_mode
UVM_SEQ_LIB_RANDC	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_LIB_RANDC,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_lib_mode
UVM_SEQ_LIB_USER	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SEQ_LIB_USER$/;"	c	language:SystemVerilog	typedef:uvm_sequence_lib_mode
UVM_SEQ_PORT	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_SEQ_PORT(MASK,TYPE_NAME) \\$/;"	d	language:SystemVerilog
UVM_SET	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_SET          = (1<<11);$/;"	c	language:SystemVerilog
UVM_SHALLOW	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_SHALLOW        = (1<<17), $/;"	c	language:SystemVerilog	typedef:uvm_recursion_policy_enum
UVM_SMALL_STRING	./uvm-verilator/src/base/uvm_globals.svh	/^parameter UVM_SMALL_STRING = UVM_LINE_WIDTH*8-1;$/;"	c	language:SystemVerilog	function:m__uvm_report_dpi
UVM_START_FUNCS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_START_FUNCS   = UVM_END_DATA_EXTRA+1;$/;"	c	language:SystemVerilog
UVM_STDERR	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_FILE UVM_STDERR = 32'h8000_0002;$/;"	c	language:SystemVerilog
UVM_STDIN	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_FILE UVM_STDIN  = 32'h8000_0000;$/;"	c	language:SystemVerilog
UVM_STDOUT	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_FILE UVM_STDOUT = 32'h8000_0001;$/;"	c	language:SystemVerilog
UVM_STOP	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_STOP      = 'b0100000,$/;"	c	language:SystemVerilog	typedef:uvm_action_type
UVM_STOPPED	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_STOPPED   = 128,$/;"	c	language:SystemVerilog	typedef:uvm_sequence_state
UVM_STREAMBITS	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter UVM_STREAMBITS = `UVM_MAX_STREAMBITS; $/;"	c	language:SystemVerilog
UVM_STRING	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_STRING    = 'h8000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_STRING_QUEUE_STREAMING_PACK	./uvm-verilator/src/uvm_macros.svh	/^  `define UVM_STRING_QUEUE_STREAMING_PACK(q) uvm_pkg::m_uvm_string_queue_join(q)$/;"	d	language:SystemVerilog
UVM_STR_CRC_POLYNOMIAL	./uvm-verilator/src/base/uvm_misc.svh	/^parameter UVM_STR_CRC_POLYNOMIAL = 32'h04c11db6;$/;"	c	language:SystemVerilog
UVM_TASK_ERROR	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^`define UVM_TASK_ERROR "UVM TLM interface task not implemented"$/;"	d	language:SystemVerilog
UVM_TIME	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_TIME      = 'h9000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_TLM_ACCEPTED	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    UVM_TLM_ACCEPTED,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_sync_e
UVM_TLM_ADDRESS_ERROR_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_ADDRESS_ERROR_RESPONSE = -2,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_ANALYSIS_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_ANALYSIS_MASK              (1<<8)$/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_GET_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_GET_MASK          (1<<1)$/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_GET_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_GET_PEEK_MASK    (`UVM_TLM_BLOCKING_GET_MASK    | `UVM_TLM_BLOCKING_PEE/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_MASTER_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_MASTER_MASK      (`UVM_TLM_BLOCKING_PUT_MASK       | `UVM_TLM_BLOCKING_/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_PEEK_MASK         (1<<2)$/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_PUT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_PUT_MASK          (1<<0)$/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_SLAVE_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_SLAVE_MASK       (`UVM_TLM_BLOCKING_PUT_MASK       | `UVM_TLM_BLOCKING_/;"	d	language:SystemVerilog
UVM_TLM_BLOCKING_TRANSPORT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_BLOCKING_TRANSPORT_MASK    (1<<3)$/;"	d	language:SystemVerilog
UVM_TLM_BURST_ERROR_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_BURST_ERROR_RESPONSE = -4,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_BYTE_ENABLE_ERROR_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_BYTE_ENABLE_ERROR_RESPONSE = -5$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_B_MASK	./uvm-verilator/src/tlm2/uvm_tlm2_defines.svh	/^`define UVM_TLM_B_MASK      (1<<2)$/;"	d	language:SystemVerilog
UVM_TLM_B_TRANSPORT_IMP	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^`define UVM_TLM_B_TRANSPORT_IMP(imp, T, t, delay)                        \\$/;"	d	language:SystemVerilog
UVM_TLM_COMMAND_ERROR_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_COMMAND_ERROR_RESPONSE = -3,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_COMPLETED	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    UVM_TLM_COMPLETED$/;"	c	language:SystemVerilog	typedef:uvm_tlm_sync_e
UVM_TLM_FIFO_FUNCTION_ERROR	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^`define UVM_TLM_FIFO_FUNCTION_ERROR "fifo channel function not implemented"$/;"	d	language:SystemVerilog
UVM_TLM_FIFO_TASK_ERROR	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^`define UVM_TLM_FIFO_TASK_ERROR "fifo channel task not implemented"$/;"	d	language:SystemVerilog
UVM_TLM_FUNCTION_ERROR	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^`define UVM_TLM_FUNCTION_ERROR "UVM TLM 2 interface function not implemented"$/;"	d	language:SystemVerilog
UVM_TLM_GENERIC_ERROR_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_GENERIC_ERROR_RESPONSE = -1,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_GET_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_GET_MASK                  (`UVM_TLM_BLOCKING_GET_MASK    | `UVM_TLM_NONBLOCKING_/;"	d	language:SystemVerilog
UVM_TLM_GET_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_GET_PEEK_MASK             (`UVM_TLM_GET_MASK | `UVM_TLM_PEEK_MASK)$/;"	d	language:SystemVerilog
UVM_TLM_GET_TYPE_NAME	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_TLM_GET_TYPE_NAME(NAME) \\$/;"	d	language:SystemVerilog
UVM_TLM_IGNORE_COMMAND	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_IGNORE_COMMAND$/;"	c	language:SystemVerilog	typedef:uvm_tlm_command_e
UVM_TLM_IMPS_SVH	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_TLM_IMPS_SVH$/;"	d	language:SystemVerilog
UVM_TLM_INCOMPLETE_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_INCOMPLETE_RESPONSE = 0,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_MASTER_BIT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_MASTER_BIT_MASK            (1<<9)$/;"	d	language:SystemVerilog
UVM_TLM_MASTER_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_MASTER_MASK               (`UVM_TLM_BLOCKING_MASTER_MASK    | `UVM_TLM_NONBLOCKI/;"	d	language:SystemVerilog
UVM_TLM_NB_BW_MASK	./uvm-verilator/src/tlm2/uvm_tlm2_defines.svh	/^`define UVM_TLM_NB_BW_MASK  (1<<1)$/;"	d	language:SystemVerilog
UVM_TLM_NB_FW_MASK	./uvm-verilator/src/tlm2/uvm_tlm2_defines.svh	/^`define UVM_TLM_NB_FW_MASK  (1<<0)$/;"	d	language:SystemVerilog
UVM_TLM_NB_TRANSPORT_BW_IMP	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^`define UVM_TLM_NB_TRANSPORT_BW_IMP(imp, T, P, t, p, delay) \\$/;"	d	language:SystemVerilog
UVM_TLM_NB_TRANSPORT_FW_IMP	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^`define UVM_TLM_NB_TRANSPORT_FW_IMP(imp, T, P, t, p, delay)              \\$/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_GET_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_GET_MASK       (1<<5)$/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_GET_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_GET_PEEK_MASK (`UVM_TLM_NONBLOCKING_GET_MASK | `UVM_TLM_NONBLOCKING_/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_MASTER_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_MASTER_MASK   (`UVM_TLM_NONBLOCKING_PUT_MASK    | `UVM_TLM_NONBLOCKI/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_PEEK_MASK      (1<<6)$/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_PUT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_PUT_MASK       (1<<4)$/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_SLAVE_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_SLAVE_MASK    (`UVM_TLM_NONBLOCKING_PUT_MASK    | `UVM_TLM_NONBLOCKI/;"	d	language:SystemVerilog
UVM_TLM_NONBLOCKING_TRANSPORT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_NONBLOCKING_TRANSPORT_MASK (1<<7)$/;"	d	language:SystemVerilog
UVM_TLM_OK_RESPONSE	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_OK_RESPONSE = 1,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_response_status_e
UVM_TLM_PEEK_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_PEEK_MASK                 (`UVM_TLM_BLOCKING_PEEK_MASK   | `UVM_TLM_NONBLOCKING_/;"	d	language:SystemVerilog
UVM_TLM_PUT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_PUT_MASK                  (`UVM_TLM_BLOCKING_PUT_MASK    | `UVM_TLM_NONBLOCKING_/;"	d	language:SystemVerilog
UVM_TLM_READ_COMMAND	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_READ_COMMAND,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_command_e
UVM_TLM_SLAVE_BIT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_SLAVE_BIT_MASK             (1<<10)$/;"	d	language:SystemVerilog
UVM_TLM_SLAVE_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_SLAVE_MASK                (`UVM_TLM_BLOCKING_SLAVE_MASK    | `UVM_TLM_NONBLOCKIN/;"	d	language:SystemVerilog
UVM_TLM_TASK_ERROR	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^`define UVM_TLM_TASK_ERROR "TLM-2 interface task not implemented"$/;"	d	language:SystemVerilog
UVM_TLM_TRANSPORT_MASK	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define UVM_TLM_TRANSPORT_MASK            (`UVM_TLM_BLOCKING_TRANSPORT_MASK | `UVM_TLM_NONBLOCKI/;"	d	language:SystemVerilog
UVM_TLM_UPDATED	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^    UVM_TLM_UPDATED,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_sync_e
UVM_TLM_WRITE_COMMAND	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    UVM_TLM_WRITE_COMMAND,$/;"	c	language:SystemVerilog	typedef:uvm_tlm_command_e
UVM_TRANSPORT_IMP	./uvm-verilator/src/tlm1/uvm_tlm_imps.svh	/^`define UVM_TRANSPORT_IMP(imp, REQ, RSP, req_arg, rsp_arg) \\$/;"	d	language:SystemVerilog
UVM_UNBOUNDED_CONNECTIONS	./uvm-verilator/src/base/uvm_port_base.svh	/^const int UVM_UNBOUNDED_CONNECTIONS = -1;$/;"	r	language:SystemVerilog
UVM_UNFORMAT2	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_UNFORMAT2 = 'h4000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_UNFORMAT4	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_UNFORMAT4 = 'h5000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_UNPACK	./uvm-verilator/src/base/uvm_object_globals.svh	/^parameter uvm_field_flag_t UVM_UNPACK       = (1<<10);$/;"	c	language:SystemVerilog
UVM_UNSIGNED	./uvm-verilator/src/base/uvm_object_globals.svh	/^   UVM_UNSIGNED  = 'h3000000,$/;"	c	language:SystemVerilog	typedef:uvm_radix_enum
UVM_USE_PROCESS_CONTAINER	./uvm-verilator/src/uvm_macros.svh	/^`define UVM_USE_PROCESS_CONTAINER$/;"	d	language:SystemVerilog
UVM_VERSION	./uvm-verilator/src/macros/uvm_version_defines.svh	/^`define UVM_VERSION 2016$/;"	d	language:SystemVerilog
UVM_VERSION_DEFINES_SVH	./uvm-verilator/src/macros/uvm_version_defines.svh	/^`define UVM_VERSION_DEFINES_SVH$/;"	d	language:SystemVerilog
UVM_VERSION_STRING	./uvm-verilator/src/base/uvm_version.svh	/^parameter string UVM_VERSION_STRING = "Accellera:1800.2-2017:UVM:1.0";$/;"	c	language:SystemVerilog
UVM_VERSION_SVH	./uvm-verilator/src/base/uvm_version.svh	/^`define UVM_VERSION_SVH$/;"	d	language:SystemVerilog
UVM_WARNING	./uvm-verilator/src/base/uvm_object_globals.svh	/^  UVM_WARNING,$/;"	c	language:SystemVerilog	typedef:uvm_severity
UVM_WRITE	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      UVM_WRITE,$/;"	c	language:SystemVerilog	typedef:uvm_access_e
UVM_XCELIUM	./uvm-verilator/src/uvm_macros.svh	/^`define UVM_XCELIUM$/;"	d	language:SystemVerilog
VALUE	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
VISITOR	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_bottom_up_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE/;"	c	language:SystemVerilog	class:uvm_bottom_up_visitor_adapter
VISITOR	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_by_level_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE)/;"	c	language:SystemVerilog	class:uvm_by_level_visitor_adapter
VISITOR	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_top_down_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE)/;"	c	language:SystemVerilog	class:uvm_top_down_visitor_adapter
VISITOR	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE))/;"	c	language:SystemVerilog	class:uvm_visitor_adapter
Xadd_vregX	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::Xadd_vregX(uvm_vreg vreg);$/;"	f	language:SystemVerilog	class:uvm_mem
XatomicX	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::XatomicX(bit on);$/;"	t	language:SystemVerilog	class:uvm_reg
XatomicX	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::XatomicX(bit on);$/;"	t	language:SystemVerilog	class:uvm_vreg
Xcheck_accessX	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::Xcheck_accessX(input uvm_reg_item rw,$/;"	f	language:SystemVerilog	class:uvm_mem
Xcheck_accessX	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::Xcheck_accessX (input uvm_reg_item rw,$/;"	f	language:SystemVerilog	class:uvm_reg
Xcheck_accessX	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::Xcheck_accessX(input uvm_reg_item rw,$/;"	f	language:SystemVerilog	class:uvm_reg_field
Xdelete_vregX	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::Xdelete_vregX(uvm_vreg vreg);$/;"	f	language:SystemVerilog	class:uvm_mem
Xend_offsetX	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   \/*local*\/ bit [63:0] Xend_offsetX;    \/\/ calls not supported in constraints$/;"	r	language:SystemVerilog	class:uvm_mem_region
Xget_bus_infoX	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::Xget_bus_infoX(uvm_reg_item rw,$/;"	f	language:SystemVerilog	class:uvm_reg_map
Xget_fields_accessX	./uvm-verilator/src/reg/uvm_reg.svh	/^function string uvm_reg::Xget_fields_accessX(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg
Xinit_address_mapX	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::Xinit_address_mapX();$/;"	f	language:SystemVerilog	class:uvm_reg_map
Xinit_address_mapsX	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::Xinit_address_mapsX();$/;"	f	language:SystemVerilog	class:uvm_reg_block
Xis_locked_by_fieldX	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::Xis_locked_by_fieldX();$/;"	f	language:SystemVerilog	class:uvm_reg
Xlock_modelX	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::Xlock_modelX();$/;"	f	language:SystemVerilog	class:uvm_mem
Xlock_modelX	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::Xlock_modelX();$/;"	f	language:SystemVerilog	class:uvm_reg
Xlock_modelX	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::Xlock_modelX();$/;"	f	language:SystemVerilog	class:uvm_vreg
XpredictX	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t uvm_reg_field::XpredictX (uvm_reg_data_t cur_val,$/;"	f	language:SystemVerilog	class:uvm_reg_field
XreadX	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::XreadX(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg
XsampleX	./uvm-verilator/src/reg/uvm_mem.svh	/^   \/*local*\/ function void XsampleX(uvm_reg_addr_t addr,$/;"	f	language:SystemVerilog	class:uvm_mem
XsampleX	./uvm-verilator/src/reg/uvm_reg.svh	/^   \/*local*\/ function void XsampleX(uvm_reg_data_t  data,$/;"	f	language:SystemVerilog	class:uvm_reg
XsampleX	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::XsampleX(uvm_reg_addr_t addr,$/;"	f	language:SystemVerilog	class:uvm_reg_block
Xset_busyX	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::Xset_busyX(bit busy);$/;"	f	language:SystemVerilog	class:uvm_reg
Xstart_offsetX	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   \/*local*\/ bit [63:0] Xstart_offsetX;  \/\/ Can't be local since function$/;"	r	language:SystemVerilog	class:uvm_mem_region
XupdateX	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::XupdateX();$/;"	f	language:SystemVerilog	class:uvm_reg_field
Xverify_map_configX	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::Xverify_map_configX();$/;"	f	language:SystemVerilog	class:uvm_reg_map
XvregX	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   \/*local*\/ uvm_vreg XvregX;$/;"	r	language:SystemVerilog	class:uvm_mem_region
ZEROES	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	c	language:SystemVerilog	typedef:uvm_mem.init_e
__deferred_init	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit __deferred_init();$/;"	f	language:SystemVerilog	class:uvm_registry_common
__m_uvm_field_automation	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::__m_uvm_field_automation (uvm_object tmp_data__,$/;"	f	language:SystemVerilog	class:uvm_object
__wrapper	./uvm-verilator/src/base/uvm_packer.svh	/^    uvm_object_wrapper __wrapper = unpack_object_wrapper();$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_object_with_meta
_action	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected uvm_action _action;$/;"	r	language:SystemVerilog	class:uvm_report_message_element_base
_action	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_action _action; $/;"	r	language:SystemVerilog	class:uvm_report_message
_context_name	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected string _context_name;$/;"	r	language:SystemVerilog	class:uvm_report_message
_count	./uvm-verilator/src/base/uvm_objection.svh	/^    int _count = m_source_count.exists(obj) ? m_source_count[obj] : 0;$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
_file	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected UVM_FILE _file;$/;"	r	language:SystemVerilog	class:uvm_report_message
_filename	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected string _filename;$/;"	r	language:SystemVerilog	class:uvm_report_message
_id	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected string _id;$/;"	r	language:SystemVerilog	class:uvm_report_message
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_line_printer.get_separators
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_line_printer.set_separators
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_table_printer.get_indent
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_table_printer.set_indent
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_tree_printer.get_indent
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_tree_printer.get_separators
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_tree_printer.set_indent
_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^   m_uvm_printer_knobs _knobs = get_knobs();$/;"	r	language:SystemVerilog	function:uvm_tree_printer.set_separators
_line	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected int _line;$/;"	r	language:SystemVerilog	class:uvm_report_message
_message	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected string _message;$/;"	r	language:SystemVerilog	class:uvm_report_message
_name	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected string          _name;$/;"	r	language:SystemVerilog	class:uvm_report_message_element_base
_radix	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected uvm_radix_enum  _radix;$/;"	r	language:SystemVerilog	class:uvm_report_message_int_element
_report_handler	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_report_handler _report_handler;$/;"	r	language:SystemVerilog	class:uvm_report_message
_report_message_element_container	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_report_message_element_container _report_message_element_container;$/;"	r	language:SystemVerilog	class:uvm_report_message
_report_object	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_report_object _report_object;$/;"	r	language:SystemVerilog	class:uvm_report_message
_report_server	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_report_server _report_server;$/;"	r	language:SystemVerilog	class:uvm_report_message
_rhs	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_objection _rhs;$/;"	r	language:SystemVerilog	function:uvm_objection.do_copy
_rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^      this_type _rhs;$/;"	r	language:SystemVerilog	function:uvm_report_message_int_element.do_copy
_rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^      this_type _rhs;$/;"	r	language:SystemVerilog	function:uvm_report_message_object_element.do_copy
_rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^      this_type _rhs;$/;"	r	language:SystemVerilog	function:uvm_report_message_string_element.do_copy
_root	./uvm-verilator/src/base/uvm_traversal.svh	/^  local uvm_root _root;$/;"	r	language:SystemVerilog	class:uvm_component_name_check_visitor
_severity	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_severity _severity; $/;"	r	language:SystemVerilog	class:uvm_report_message
_size	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected int             _size;$/;"	r	language:SystemVerilog	class:uvm_report_message_int_element
_t	./uvm-verilator/src/base/uvm_misc.svh	/^	  uvm_bitstream_t _t;$/;"	r	language:SystemVerilog	function:uvm_bitstream_to_string
_t	./uvm-verilator/src/base/uvm_misc.svh	/^	  uvm_integral_t _t;$/;"	r	language:SystemVerilog	function:uvm_integral_to_string
_total	./uvm-verilator/src/base/uvm_objection.svh	/^    int _total = m_total_count.exists(obj) ? m_total_count[obj] : 0;$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
_total_cnt	./uvm-verilator/src/base/uvm_report_handler.svh	/^      int _total_cnt;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
_val	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected string  _val;$/;"	r	language:SystemVerilog	class:uvm_report_message_string_element
_val	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected uvm_bitstream_t _val;$/;"	r	language:SystemVerilog	class:uvm_report_message_int_element
_val	./uvm-verilator/src/base/uvm_report_message.svh	/^   protected uvm_object _val;$/;"	r	language:SystemVerilog	class:uvm_report_message_object_element
_verbosity	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected int _verbosity;$/;"	r	language:SystemVerilog	class:uvm_report_message
_visitor	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_visitor#(uvm_component) _visitor;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
a	./uvm-verilator/src/base/uvm_report_catcher.svh	/^     uvm_action a = ro.get_report_action(msg.get_severity(), msg.get_id());$/;"	r	language:SystemVerilog	function:uvm_report_catcher.uvm_process_report_message
a	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::access_t a;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
a	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int minimum(int a, int b, int c);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.minimum
a	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^    T a;$/;"	r	language:SystemVerilog	task:uvm_in_order_comparator.run_phase
a	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function bit comp(T a, T b);$/;"	p	language:SystemVerilog	function:uvm_built_in_comp.comp
a	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function bit comp(input T a, input T b);$/;"	p	language:SystemVerilog	function:uvm_class_comp.comp
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                     string a;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                    string a;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                  string a,b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                 string a,b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^               string a;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^             string a,b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^           string a;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
a	./uvm-verilator/src/reg/uvm_reg_map.svh	/^local function automatic int unsigned ceil(int unsigned a, int unsigned b);$/;"	p	language:SystemVerilog	function:uvm_reg_map.ceil
aa	./uvm-verilator/src/base/uvm_phase.svh	/^  local function string m_aa2string(bit aa[uvm_phase]); \/\/ TBD tidy$/;"	p	language:SystemVerilog	function:uvm_phase.m_aa2string
abstract	./uvm-verilator/src/base/uvm_comparer.svh	/^  bit abstract = 1;$/;"	r	language:SystemVerilog	class:uvm_comparer
abstract	./uvm-verilator/src/base/uvm_packer.svh	/^  bit abstract;$/;"	r	language:SystemVerilog	class:uvm_packer
abstract	./uvm-verilator/src/base/uvm_recorder.svh	/^  bit abstract = 1;$/;"	r	language:SystemVerilog	class:uvm_recorder
abstractions	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    string abstractions[$];$/;"	r	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
ac	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_data_t ac;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
acc	./uvm-verilator/src/reg/uvm_reg.svh	/^               string acc = m_fields[i].get_access(rw.local_map);$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
acc	./uvm-verilator/src/reg/uvm_reg.svh	/^      string acc = m_fields[i].get_access(map);$/;"	r	language:SystemVerilog	function:uvm_reg.do_check
acc	./uvm-verilator/src/reg/uvm_reg_field.svh	/^            string acc = get_access(rw.map);$/;"	r	language:SystemVerilog	function:uvm_reg_field.do_predict
acc	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   string acc = get_access(map);$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_known_access
accept	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	f	language:SystemVerilog	class:uvm_bottom_up_visitor_adapter
accept	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	f	language:SystemVerilog	class:uvm_by_level_visitor_adapter
accept	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	f	language:SystemVerilog	class:uvm_top_down_visitor_adapter
accept_time	./uvm-verilator/src/base/uvm_component.svh	/^                                        time accept_time=0);$/;"	p	language:SystemVerilog	function:uvm_component.accept_tr
accept_time	./uvm-verilator/src/base/uvm_transaction.svh	/^  local time    accept_time=-1;$/;"	r	language:SystemVerilog	class:uvm_transaction
accept_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::accept_tr (time accept_time = 0);$/;"	p	language:SystemVerilog	function:uvm_transaction.accept_tr
accept_tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::accept_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
accept_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::accept_tr (time accept_time = 0);$/;"	f	language:SystemVerilog	class:uvm_transaction
access	./uvm-verilator/src/base/uvm_resource_base.svh	/^  uvm_resource_types::access_t access[string];$/;"	r	language:SystemVerilog	class:uvm_resource_base
access	./uvm-verilator/src/reg/uvm_mem.svh	/^                       string           access = "RW",$/;"	p	language:SystemVerilog	function:uvm_mem.new
access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       string         access,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
access_record	./uvm-verilator/src/base/uvm_resource_base.svh	/^        uvm_resource_types::access_t access_record;$/;"	r	language:SystemVerilog	function:uvm_resource_base.record_write_access
access_record	./uvm-verilator/src/base/uvm_resource_base.svh	/^    uvm_resource_types::access_t access_record;$/;"	r	language:SystemVerilog	function:uvm_resource_base.print_accessors
access_record	./uvm-verilator/src/base/uvm_resource_base.svh	/^    uvm_resource_types::access_t access_record;$/;"	r	language:SystemVerilog	function:uvm_resource_base.record_read_access
access_record	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void init_access_record (inout uvm_resource_types::access_t access_record);$/;"	p	language:SystemVerilog	function:uvm_resource_base.init_access_record
access_t	./uvm-verilator/src/base/uvm_resource_base.svh	/^  } access_t;$/;"	T	language:SystemVerilog	class:uvm_resource_types
accesses	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_bus_op    accesses[$];$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
accesses	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::perform_accesses(ref uvm_reg_bus_op    accesses[$],$/;"	p	language:SystemVerilog	task:uvm_reg_map.perform_accesses
accessor	./uvm-verilator/src/base/uvm_resource.svh	/^  function T read(uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource.read
accessor	./uvm-verilator/src/base/uvm_resource.svh	/^  function void write(T t, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource.write
accessor	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void record_read_access(uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_base.record_read_access
accessor	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void record_write_access(uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_base.record_write_access
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                         T val, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_type
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                     T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_anonymous
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                    T val, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                    input T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_name
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                    input T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_type
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                   inout T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_name
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                   input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_type
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                  T val, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_name
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^                           T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set
accessor	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input uvm_object accessor,$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
accessor	./uvm-verilator/src/reg/uvm_reg.svh	/^                                        uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_reg.include_coverage
accessor	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                                 input uvm_object    accessor = null);$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_block
accessor	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                        input uvm_object    accessor = null);$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_blocks
act	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    action_e act;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_report_catcher
act	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_action(uvm_action act);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_action
action	./uvm-verilator/src/base/uvm_component.svh	/^                                                                 uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_action_hier
action	./uvm-verilator/src/base/uvm_component.svh	/^                                                           uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_action_hier
action	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_action action;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
action	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_action_hier( string id, uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_id_action_hier
action	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic bit uvm_string_to_action (string action_str, output uvm_action action);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_string_to_action
action	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, s/;"	p	language:SystemVerilog	function:uvm_objection.m_report
action	./uvm-verilator/src/base/uvm_phase.svh	/^                                               string action);$/;"	p	language:SystemVerilog	function:uvm_phase.m_report_null_objection
action	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				  uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_int
action	./uvm-verilator/src/base/uvm_report_catcher.svh	/^                                     uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_object
action	./uvm-verilator/src/base/uvm_report_catcher.svh	/^                                     uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_string
action	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_action(uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.set_action
action	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                       uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_action
action	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                    input uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_action
action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_action(input string id, input uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_id_action
action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  static function string format_action(uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_handler.format_action
action	./uvm-verilator/src/base/uvm_report_message.svh	/^			        uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_int
action	./uvm-verilator/src/base/uvm_report_message.svh	/^                                   uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_message.add_object
action	./uvm-verilator/src/base/uvm_report_message.svh	/^                                   uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_message.add_string
action	./uvm-verilator/src/base/uvm_report_message.svh	/^                                   uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_object
action	./uvm-verilator/src/base/uvm_report_message.svh	/^                                   uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_string
action	./uvm-verilator/src/base/uvm_report_message.svh	/^                                uvm_action action = (UVM_LOG|UVM_RM_RECORD));$/;"	p	language:SystemVerilog	function:uvm_report_message.add_int
action	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_action(uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_base.set_action
action	./uvm-verilator/src/base/uvm_report_object.svh	/^                                               string id, uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_action
action	./uvm-verilator/src/base/uvm_report_object.svh	/^                                            uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_action
action	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_action (string id, uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_id_action
action	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input string action,$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
action_e	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  typedef enum { UNKNOWN_ACTION, THROW, CAUGHT} action_e;$/;"	T	language:SystemVerilog	class:uvm_report_catcher
action_str	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic bit uvm_string_to_action (string action_str, output uvm_action action);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_string_to_action
actions	./uvm-verilator/src/base/uvm_globals.svh	/^  string actions[$];$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_string_to_action
active	./uvm-verilator/src/comps/uvm_agent.svh	/^     int active;$/;"	r	language:SystemVerilog	function:uvm_agent.build_phase
actual	./uvm-verilator/src/base/uvm_globals.svh	/^      uvm_coreservice_t actual;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_init
actual	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^               uvm_reg_data_t  actual, exp;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
actual	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            uvm_reg_data_t  actual, exp;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
actual	./uvm-verilator/src/reg/uvm_reg.svh	/^                               input uvm_reg_data_t actual,$/;"	p	language:SystemVerilog	function:uvm_reg.do_check
ad	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_addr_t ad;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
adapter	./uvm-verilator/src/base/uvm_root.svh	/^		uvm_top_down_visitor_adapter#(uvm_component) adapter = new("adapter");$/;"	r	language:SystemVerilog	function:uvm_root.end_of_elaboration_phase
adapter	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_adapter adapter = system_map.get_adapter();$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		input uvm_reg_adapter adapter,$/;"	p	language:SystemVerilog	task:uvm_reg_map.perform_accesses
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                         uvm_reg_adapter adapter=null);$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_sequencer
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                uvm_reg_adapter adapter);$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_write
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                               uvm_reg_adapter adapter);$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_access
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                               uvm_reg_adapter adapter);$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_read
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_adapter adapter = system_map.get_adapter();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_adapter adapter = system_map.get_adapter();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
adapter	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  uvm_reg_adapter adapter;$/;"	r	language:SystemVerilog	class:uvm_reg_predictor
adapter	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  uvm_reg_adapter adapter;$/;"	r	language:SystemVerilog	class:uvm_reg_sequence
add	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void add(T obj, uvm_callback cb, uvm_apprepend ordering=UVM_APPEND);$/;"	f	language:SystemVerilog	class:uvm_callbacks
add	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void add (uvm_component comp);$/;"	f	language:SystemVerilog	class:uvm_heartbeat
add	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::add(uvm_phase phase,$/;"	f	language:SystemVerilog	class:uvm_phase
add	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void add (KEY key, T item);$/;"	f	language:SystemVerilog	class:uvm_pool
add	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function bit uvm_run_test_callback::add( uvm_run_test_callback cb );$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
add	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void add(uvm_reg rg);$/;"	f	language:SystemVerilog	class:uvm_reg_read_only_cbs
add	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void add(uvm_reg rg);$/;"	f	language:SystemVerilog	class:uvm_reg_write_only_cbs
add_block	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_block (uvm_reg_block blk);$/;"	f	language:SystemVerilog	class:uvm_reg_block
add_by_name	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void add_by_name(string name,$/;"	f	language:SystemVerilog	class:uvm_callbacks
add_callback	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void add_callback (uvm_event_callback#(T) cb, bit append=1);$/;"	f	language:SystemVerilog	class:uvm_event
add_child	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::add_child(uvm_printer_element child) ;$/;"	f	language:SystemVerilog	class:uvm_printer_element
add_coverage	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_mem
add_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_reg
add_coverage	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_reg_block
add_field	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_field(uvm_reg_field field);$/;"	f	language:SystemVerilog	class:uvm_reg
add_field	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void add_field  (uvm_reg_field field);$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
add_field	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::add_field(uvm_vreg_field field);$/;"	f	language:SystemVerilog	class:uvm_vreg
add_frontdoors	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   local function void add_frontdoors(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
add_hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_hdl_path(uvm_hdl_path_slice slices[], string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_mem
add_hdl_path	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_hdl_path(uvm_hdl_path_slice slices[],$/;"	f	language:SystemVerilog	class:uvm_reg
add_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_hdl_path(string path, string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_reg_block
add_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::add_hdl_path(string path, string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_reg_file
add_hdl_path_slice	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_hdl_path_slice(string name,$/;"	f	language:SystemVerilog	class:uvm_mem
add_hdl_path_slice	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_hdl_path_slice(string name,$/;"	f	language:SystemVerilog	class:uvm_reg
add_int	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void add_int(string name,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
add_int	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_int(string name, uvm_bitstream_t value, $/;"	f	language:SystemVerilog	class:uvm_report_message
add_int	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_int(string name, uvm_bitstream_t value, $/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
add_map	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_mem
add_map	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg
add_map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg_block
add_map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   \/*local*\/ virtual function void add_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
add_mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_mem(uvm_mem mem);$/;"	f	language:SystemVerilog	class:uvm_reg_block
add_mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_mem(uvm_mem mem,$/;"	f	language:SystemVerilog	class:uvm_reg_map
add_object	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void add_object(string name,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
add_object	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_object(string name, uvm_object obj, $/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
add_object	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_object(string name, uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_report_message
add_parent_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_parent_map(uvm_reg_map parent_map, uvm_reg_addr_t offset);$/;"	f	language:SystemVerilog	class:uvm_reg_map
add_path	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   function void add_path(string path,$/;"	f	language:SystemVerilog	class:uvm_hdl_path_concat
add_reg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_reg(uvm_reg rg);$/;"	f	language:SystemVerilog	class:uvm_reg_block
add_reg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_reg(uvm_reg rg, $/;"	f	language:SystemVerilog	class:uvm_reg_map
add_sequence	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_sequence(uvm_object_wrapper seq_type);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
add_sequences	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_sequences(uvm_object_wrapper seq_types[$]);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
add_slice	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   function void add_slice(uvm_hdl_path_slice slice);$/;"	f	language:SystemVerilog	class:uvm_hdl_path_concat
add_string	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void add_string(string name,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
add_string	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_string(string name, string value, $/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
add_string	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_string(string name, string value,$/;"	f	language:SystemVerilog	class:uvm_report_message
add_submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_submap (uvm_reg_map child_map,$/;"	f	language:SystemVerilog	class:uvm_reg_map
add_typewide_sequence	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_typewide_sequence(uvm_object_wrapper seq_type);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
add_typewide_sequences	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_typewide_sequences(uvm_object_wrapper seq_types[$]);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
add_uvm_phases	./uvm-verilator/src/base/uvm_domain.svh	/^  static function void add_uvm_phases(uvm_phase schedule);$/;"	f	language:SystemVerilog	class:uvm_domain
add_vreg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_vreg(uvm_vreg vreg);$/;"	f	language:SystemVerilog	class:uvm_reg_block
addr	./tb/my_transaction.sv	/^  rand bit [7:0] addr;$/;"	r	language:SystemVerilog	class:my_transaction
addr	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    ref uvm_reg_addr_t addr[]);$/;"	p	language:SystemVerilog	function:uvm_mem.get_addresses
addr	./uvm-verilator/src/reg/uvm_mem.svh	/^   \/*local*\/ function void XsampleX(uvm_reg_addr_t addr,$/;"	p	language:SystemVerilog	function:uvm_mem.XsampleX
addr	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_addr_t  addr[];$/;"	r	language:SystemVerilog	function:uvm_mem.get_address
addr	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_addr_t  addr[];$/;"	r	language:SystemVerilog	function:uvm_reg.get_address
addr	./uvm-verilator/src/reg/uvm_reg.svh	/^function int uvm_reg::get_addresses(uvm_reg_map map=null, ref uvm_reg_addr_t addr[]);$/;"	p	language:SystemVerilog	function:uvm_reg.get_addresses
addr	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^     uvm_reg_addr_t addr=rw.addr;$/;"	r	language:SystemVerilog	function:uvm_reg_tlm_adapter.reg2bus
addr	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::XsampleX(uvm_reg_addr_t addr,$/;"	p	language:SystemVerilog	function:uvm_reg_block.XsampleX
addr	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_reg_addr_t addr;$/;"	w	language:SystemVerilog	typedef:uvm_reg_bus_op
addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		ref uvm_reg_addr_t addr[]);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses
addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		ref uvm_reg_addr_t addr[], \/\/ out: set of addresses required for memory stream in local map /;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^               uvm_reg_addr_t addr = addrs[i];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^         uvm_reg_addr_t addr = addrs[i];$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_addr_t         addr[];$/;"	r	language:SystemVerilog	class:uvm_reg_map_info
addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  int unsigned addr;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_size
addr	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^   bit addr[uvm_reg_addr_t];$/;"	r	language:SystemVerilog	class:uvm_predict_s
addr	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_addr_t  addr;$/;"	r	language:SystemVerilog	task:uvm_vreg.peek
addr	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_addr_t  addr;$/;"	r	language:SystemVerilog	task:uvm_vreg.poke
addr	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_addr_t  addr;$/;"	r	language:SystemVerilog	task:uvm_vreg.read
addr	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_addr_t  addr;$/;"	r	language:SystemVerilog	task:uvm_vreg.write
addr	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_address(bit [63:0] addr);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_address
addr0	./uvm-verilator/src/reg/uvm_vreg.svh	/^        uvm_reg_addr_t  addr0 = this.get_address(0, maps[i]);$/;"	r	language:SystemVerilog	function:uvm_vreg.convert2string
addr_reg	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   function new(uvm_reg addr_reg,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_ftdr_seq.new
addr_skip	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                          output int addr_skip);$/;"	p	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
addrs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_addr_t     addrs[$];$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
addrs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg_addr_t addrs[],addrs_max[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
addrs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t addrs[],addrs_max[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
addrs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t addrs[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
addrs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_addr_t   addrs[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
addrs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_addr_t   addrs[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
addrs_max	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg_addr_t addrs[],addrs_max[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
addrs_max	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t addrs[],addrs_max[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
adjust_name	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::adjust_name(string id, byte scope_separator=".");$/;"	f	language:SystemVerilog	class:uvm_printer
adr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_addr_t adr[];$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
after_export	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  uvm_analysis_export #(AFTER) after_export;$/;"	r	language:SystemVerilog	class:uvm_algorithmic_comparator
after_export	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  uvm_analysis_export #(T) after_export;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
after_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                             uvm_phase after_phase=null,$/;"	p	language:SystemVerilog	function:uvm_phase.add
alias_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.set_type_alias
alias_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.set_type_alias
alias_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	p	language:SystemVerilog	function:uvm_component_registry.set_type_alias
alias_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	p	language:SystemVerilog	function:uvm_object_registry.set_type_alias
alias_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_alias(string alias_name);$/;"	p	language:SystemVerilog	function:uvm_registry_common.set_type_alias
alias_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^    string alias_type_name;$/;"	w	language:SystemVerilog	typedef:uvm_default_factory.m_inst_typename_alias_t
alias_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_inst_alias(string alias_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_alias
alias_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_type_alias(string alias_type_name, $/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_alias
all	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t all[int];$/;"	r	language:SystemVerilog	function:uvm_resource_pool.sort_by_precedence
all_args	./uvm-verilator/src/base/uvm_root.svh	/^	string all_args[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_dump_args
all_callbacks	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void get_all ( ref CB all_callbacks[$], input T obj=null );$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_all
all_descendent_elements	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element all_descendent_elements[$] ;$/;"	r	language:SystemVerilog	function:uvm_printer.flush
all_dropped	./uvm-verilator/src/base/uvm_component.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object source_obj, $/;"	t	language:SystemVerilog	class:uvm_component
all_dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  event all_dropped;$/;"	e	language:SystemVerilog	class:uvm_objection_events
all_dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual task all_dropped (uvm_object obj,$/;"	t	language:SystemVerilog	class:uvm_objection
all_dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object obj, $/;"	t	language:SystemVerilog	class:uvm_objection_callback
all_sequencer_insts	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  static uvm_sequencer_base all_sequencer_insts[int unsigned];$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
all_types	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::print (int all_types=1);$/;"	p	language:SystemVerilog	function:uvm_default_factory.print
alloc	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                                uvm_mem_mam_policy    alloc = null,$/;"	p	language:SystemVerilog	function:uvm_mem_mam.request_region
alloc	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                           uvm_mem_mam_policy alloc=null);$/;"	p	language:SystemVerilog	function:uvm_vreg.allocate
alloc_mode_e	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   typedef enum {GREEDY, THRIFTY} alloc_mode_e;$/;"	T	language:SystemVerilog	class:uvm_mem_mam
allocate	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_mem_region uvm_vreg::allocate(longint unsigned   n,$/;"	f	language:SystemVerilog	class:uvm_vreg
analysis_export	./uvm-verilator/src/comps/uvm_subscriber.svh	/^  uvm_analysis_imp #(T, this_type) analysis_export;$/;"	r	language:SystemVerilog	class:uvm_subscriber
analysis_export	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  uvm_analysis_imp #(RSP, uvm_sequencer_analysis_fifo #(RSP)) analysis_export;$/;"	r	language:SystemVerilog	class:uvm_sequencer_analysis_fifo
analysis_export	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  uvm_analysis_imp #(T, uvm_tlm_analysis_fifo #(T)) analysis_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_analysis_fifo
analysis_write	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::analysis_write(uvm_sequence_item t);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
analysis_write	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::analysis_write(uvm_sequence_item t);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
apo_name	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^     string apo_name = $sformatf("%s.automatic_phase_objection", get_full_name());$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_init_phase_daps
append	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void add_callback (uvm_event_callback#(T) cb, bit append=1);$/;"	p	language:SystemVerilog	function:uvm_event.add_callback
apply_config_settings	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::apply_config_settings (bit verbose=0);$/;"	f	language:SystemVerilog	class:uvm_component
arb_completed	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected bit                 arb_completed[int];$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
arb_sequence_q	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected uvm_sequence_request arb_sequence_q[$];$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
arb_time	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  time arb_time;$/;"	r	language:SystemVerilog	task:uvm_sequencer.try_next_item
arg	./uvm-verilator/src/base/uvm_component.svh	/^	string arg;$/;"	w	language:SystemVerilog	typedef:uvm_component.uvm_cmdline_parsed_arg_t
arg	./uvm-verilator/src/base/uvm_misc.svh	/^function automatic bit uvm_has_wildcard (string arg);$/;"	p	language:SystemVerilog	function:uvm_has_wildcard
arg	./uvm-verilator/src/base/uvm_misc.svh	/^function bit uvm_is_array(string arg);$/;"	p	language:SystemVerilog	function:uvm_is_array
arg	./uvm-verilator/src/base/uvm_misc.svh	/^function int uvm_get_array_index_int(string arg, output bit is_wildcard);$/;"	p	language:SystemVerilog	function:uvm_get_array_index_int
arg	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_get_array_index_string(string arg, output bit is_wildcard);$/;"	p	language:SystemVerilog	function:uvm_get_array_index_string
argc_total	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^int argc_total;$/;"	v	language:C	typeref:typename:int
args	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_matches (string match, ref string args[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_matches
args	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function void get_args (output string args[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_args
args	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function void get_plusargs (output string args[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_plusargs
args	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function void get_uvm_args (output string args[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_uvm_args
args	./uvm-verilator/src/base/uvm_component.svh	/^		string args[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
args	./uvm-verilator/src/base/uvm_component.svh	/^		string args[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
args	./uvm-verilator/src/base/uvm_component.svh	/^	string args[$] = m_uvm_applied_cl_action[i].args;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
args	./uvm-verilator/src/base/uvm_component.svh	/^	string args[$];$/;"	w	language:SystemVerilog	typedef:uvm_component.uvm_cmdline_parsed_arg_t
args	./uvm-verilator/src/base/uvm_component.svh	/^  	string args[$]=m_uvm_applied_cl_sev[i].args;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
args	./uvm-verilator/src/base/uvm_component.svh	/^  string args[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
args	./uvm-verilator/src/base/uvm_root.svh	/^	string args[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_config_settings
args	./uvm-verilator/src/base/uvm_root.svh	/^	string args[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_factory_settings
args	./uvm-verilator/src/base/uvm_root.svh	/^	string args[$];$/;"	r	language:SystemVerilog	function:uvm_root.report_header
argv_ptr	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^char ** argv_ptr=NULL;$/;"	v	language:C	typeref:typename:char **
argv_stack	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^char** argv_stack=NULL;$/;"	v	language:C	typeref:typename:char **
arr	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_sev_override_array arr;$/;"	r	language:SystemVerilog	function:uvm_report_handler.set_severity_id_override
array	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_id_actions_array array;$/;"	r	language:SystemVerilog	function:uvm_report_handler.get_action
array	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_id_file_array array;$/;"	r	language:SystemVerilog	function:uvm_report_handler.get_severity_id_file
array	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_id_verbosities_array array;$/;"	r	language:SystemVerilog	function:uvm_report_handler.get_verbosity_level
arraytype	./uvm-verilator/src/base/uvm_printer.svh	/^                                               string arraytype="array",$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_header
at_threshold	./uvm-verilator/src/base/uvm_barrier.svh	/^  local  bit       at_threshold;$/;"	r	language:SystemVerilog	class:uvm_barrier
atomic	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local semaphore atomic;   \/\/ Field RMW operations must be atomic$/;"	r	language:SystemVerilog	class:uvm_vreg
audit	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config(bit recurse = 0, audit = 0);$/;"	p	language:SystemVerilog	function:uvm_component.print_config
audit	./uvm-verilator/src/base/uvm_resource.svh	/^                                  bit audit = 0);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.m_print_resources
audit	./uvm-verilator/src/base/uvm_resource.svh	/^  function void dump(bit audit = 0, uvm_printer printer = null);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.dump
audit	./uvm-verilator/src/base/uvm_resource.svh	/^  function void print_resources(uvm_resource_types::rsrc_q_t rq, bit audit = 0);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.print_resources
auditing	./uvm-verilator/src/base/uvm_resource_base.svh	/^  static local bit auditing = 1;$/;"	r	language:SystemVerilog	class:uvm_resource_options
auto_reset	./uvm-verilator/src/base/uvm_barrier.svh	/^  local  bit       auto_reset;$/;"	r	language:SystemVerilog	class:uvm_barrier
avail_sequence_count	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int avail_sequence_count;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
avail_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int avail_sequences[$];$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
avail_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::user_priority_arbitration(int avail_sequences[$]);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.user_priority_arbitration
b	./uvm-verilator/src/base/uvm_barrier.svh	/^    uvm_barrier b;$/;"	r	language:SystemVerilog	function:uvm_barrier.do_copy
b	./uvm-verilator/src/base/uvm_packer.svh	/^  byte b;$/;"	r	language:SystemVerilog	function:uvm_packer.pack_string
b	./uvm-verilator/src/base/uvm_packer.svh	/^  byte b;$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_string
b	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int minimum(int a, int b, int c);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.minimum
b	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  function void write( input BEFORE b );$/;"	p	language:SystemVerilog	function:uvm_algorithmic_comparator.write
b	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^    T b;$/;"	r	language:SystemVerilog	task:uvm_in_order_comparator.run_phase
b	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function bit comp(T a, T b);$/;"	p	language:SystemVerilog	function:uvm_built_in_comp.comp
b	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function bit comp(input T a, input T b);$/;"	p	language:SystemVerilog	function:uvm_class_comp.comp
b	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block b[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.find_blocks
b	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block b = i;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
b	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_block b = get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
b	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                  string a,b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
b	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                 string a,b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
b	./uvm-verilator/src/reg/uvm_reg_map.svh	/^             string a,b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
b	./uvm-verilator/src/reg/uvm_reg_map.svh	/^local function automatic int unsigned ceil(int unsigned a, int unsigned b);$/;"	p	language:SystemVerilog	function:uvm_reg_map.ceil
b_obj	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_object b_obj = obj;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete
b_transport	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual task b_transport(T t, uvm_tlm_time delay);$/;"	t	language:SystemVerilog	class:uvm_tlm_if
backdoor	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local uvm_reg_backdoor backdoor;$/;"	r	language:SystemVerilog	class:uvm_reg_block
backdoor	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   static function uvm_reg_map backdoor();$/;"	f	language:SystemVerilog	class:uvm_reg_map
backdoor_read	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::backdoor_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_mem
backdoor_read	./uvm-verilator/src/reg/uvm_reg.svh	/^task  uvm_reg::backdoor_read (uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg
backdoor_read_func	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_status_e uvm_mem::backdoor_read_func(uvm_reg_item rw);$/;"	f	language:SystemVerilog	class:uvm_mem
backdoor_read_func	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_status_e uvm_reg::backdoor_read_func(uvm_reg_item rw);$/;"	f	language:SystemVerilog	class:uvm_reg
backdoor_watch	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task  backdoor_watch(); endtask$/;"	t	language:SystemVerilog	class:uvm_reg
backdoor_write	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::backdoor_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_mem
backdoor_write	./uvm-verilator/src/reg/uvm_reg.svh	/^task  uvm_reg::backdoor_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg
bad_side_effect	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   bit bad_side_effect;$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_read
bad_side_effect	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   bit bad_side_effect;$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_write
banner	./uvm-verilator/src/base/uvm_factory.svh	/^    bit banner;$/;"	r	language:SystemVerilog	function:uvm_default_factory.print
base	./uvm-verilator/src/base/uvm_root.svh	/^			string base, extval;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_config
base_addr	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                               uvm_reg_addr_t base_addr,$/;"	p	language:SystemVerilog	function:uvm_reg_block.create_map
base_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		uvm_reg_addr_t     base_addr, \/\/ in terms of the local map aub$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
base_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                     uvm_reg_addr_t   base_addr,$/;"	p	language:SystemVerilog	function:uvm_reg_map.configure
base_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int uvm_reg_map::get_physical_addresses(uvm_reg_addr_t     base_addr,$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses
base_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function string base_type_name();  return "component"; endfunction$/;"	f	language:SystemVerilog	class:uvm_registry_component_creator
base_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function string base_type_name();  return "object"; endfunction$/;"	f	language:SystemVerilog	class:uvm_registry_object_creator
bash_kth_bit	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   task bash_kth_bit(uvm_reg         rg,$/;"	t	language:SystemVerilog	class:uvm_reg_single_bit_bash_seq
bd_kind	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  string bd_kind;$/;"	r	language:SystemVerilog	class:uvm_reg_item
be	./uvm-verilator/src/reg/uvm_reg.svh	/^                                  uvm_reg_byte_en_t be = -1);$/;"	p	language:SystemVerilog	function:uvm_reg.do_predict
be	./uvm-verilator/src/reg/uvm_reg.svh	/^                               uvm_reg_byte_en_t be = -1,$/;"	p	language:SystemVerilog	function:uvm_reg.predict
be	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                        uvm_reg_byte_en_t be = -1);$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_predict
be	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                     uvm_reg_byte_en_t be = -1,$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
be	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                                     uvm_reg_byte_en_t be = -1);$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.do_predict
be	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                                     uvm_reg_byte_en_t be = -1);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.do_predict
be	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		bit be[$];$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
be	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^        byte unsigned be;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
be	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    byte unsigned be;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_print
before_export	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  uvm_analysis_imp #(BEFORE, this_type) before_export;$/;"	r	language:SystemVerilog	class:uvm_algorithmic_comparator
before_export	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  uvm_analysis_export #(T) before_export;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
before_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                             uvm_phase before_phase=null,$/;"	p	language:SystemVerilog	function:uvm_phase.add
begin_child_tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::begin_child_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
begin_child_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::begin_child_tr (time begin_time=0,$/;"	f	language:SystemVerilog	class:uvm_transaction
begin_elements	./uvm-verilator/src/base/uvm_printer.svh	/^  int begin_elements = 5;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
begin_event	./uvm-verilator/src/base/uvm_transaction.svh	/^      uvm_event#(uvm_object) begin_event ;$/;"	r	language:SystemVerilog	function:uvm_transaction.m_begin_tr
begin_event	./uvm-verilator/src/base/uvm_transaction.svh	/^  uvm_event#(uvm_object) begin_event;$/;"	r	language:SystemVerilog	class:uvm_transaction
begin_node	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase new_node, begin_node, end_node, tmp_node;$/;"	r	language:SystemVerilog	function:uvm_phase.add
begin_time	./uvm-verilator/src/base/uvm_component.svh	/^                                                time begin_time=0);$/;"	p	language:SystemVerilog	function:uvm_component.begin_child_tr
begin_time	./uvm-verilator/src/base/uvm_component.svh	/^                                            time begin_time=0);$/;"	p	language:SystemVerilog	function:uvm_component.m_begin_tr
begin_time	./uvm-verilator/src/base/uvm_component.svh	/^                                          time begin_time=0,$/;"	p	language:SystemVerilog	function:uvm_component.begin_tr
begin_time	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     time begin_time=0);$/;"	p	language:SystemVerilog	function:uvm_recorder.begin_tr
begin_time	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     time begin_time=0);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.begin_tr
begin_time	./uvm-verilator/src/base/uvm_transaction.svh	/^  local time    begin_time=-1;$/;"	r	language:SystemVerilog	class:uvm_transaction
begin_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::begin_child_tr (time begin_time=0,$/;"	p	language:SystemVerilog	function:uvm_transaction.begin_child_tr
begin_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::begin_tr (time begin_time=0); $/;"	p	language:SystemVerilog	function:uvm_transaction.begin_tr
begin_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::m_begin_tr (time begin_time=0, $/;"	p	language:SystemVerilog	function:uvm_transaction.m_begin_tr
begin_tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::begin_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
begin_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int begin_tr(string txtype,$/;"	f	language:SystemVerilog	class:uvm_recorder
begin_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int begin_tr(string txtype,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
begin_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::begin_tr (time begin_time=0); $/;"	f	language:SystemVerilog	class:uvm_transaction
begin_v	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void begin_v(); $/;"	f	language:SystemVerilog	class:uvm_component_name_check_visitor
begin_v	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void begin_v(); endfunction$/;"	f	language:SystemVerilog	class:uvm_visitor
big_endian	./uvm-verilator/src/base/uvm_packer.svh	/^  bit big_endian = 0;$/;"	r	language:SystemVerilog	class:uvm_packer
bin_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  string bin_radix = "'b";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
bit_shift	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned bit_shift;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
bit_size	./uvm-verilator/src/base/uvm_packer.svh	/^  int bit_size;$/;"	r	language:SystemVerilog	function:uvm_packer.set_packed_bits
bit_val	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      bit bit_val;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
bits	./uvm-verilator/src/base/uvm_object.svh	/^        uvm_bitstream_t bits;$/;"	r	language:SystemVerilog	function:uvm_object.set_local
bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_bits( ref bit bits [] ); get_packed_bits(bits); endfunction$/;"	p	language:SystemVerilog	function:uvm_packer.get_bits
bitstream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack (ref bit bitstream [],$/;"	p	language:SystemVerilog	function:uvm_object.pack
bitstream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack (ref    bit        bitstream [],$/;"	p	language:SystemVerilog	function:uvm_object.unpack
bitstream	./uvm-verilator/src/base/uvm_packer.svh	/^  static bit bitstream[];   \/\/ local bits for (un)pack_bytes$/;"	r	language:SystemVerilog	class:uvm_packer
bitstream	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::put_bits( ref bit bitstream [] ); set_packed_bits(bitstream); endfunct/;"	p	language:SystemVerilog	function:uvm_packer.put_bits
bkdr	./uvm-verilator/src/reg/uvm_mem.svh	/^         uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
bkdr	./uvm-verilator/src/reg/uvm_mem.svh	/^         uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
bkdr	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_backdoor bkdr;$/;"	r	language:SystemVerilog	function:uvm_mem.get_backdoor
bkdr	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_mem.peek
bkdr	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_mem.poke
bkdr	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_backdoor(uvm_reg_backdoor bkdr,$/;"	p	language:SystemVerilog	function:uvm_mem.set_backdoor
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_backdoor bkdr;$/;"	r	language:SystemVerilog	function:uvm_reg.get_backdoor
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_reg.mirror
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_reg.peek
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_backdoor bkdr = get_backdoor();$/;"	r	language:SystemVerilog	task:uvm_reg.poke
bkdr	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_backdoor(uvm_reg_backdoor bkdr,$/;"	p	language:SystemVerilog	function:uvm_reg.set_backdoor
bkdr	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_backdoor bkdr = blk.get_backdoor();$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_backdoor
bkdr	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_backdoor(uvm_reg_backdoor bkdr,$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_backdoor
bkdr_map	./uvm-verilator/src/reg/uvm_reg.svh	/^        uvm_reg_map  bkdr_map = get_default_map();$/;"	r	language:SystemVerilog	function:uvm_reg.Xcheck_accessX
blank	./uvm-verilator/src/base/uvm_objection.svh	/^    static string blank="                                                                       /;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
blanks	./uvm-verilator/src/base/uvm_callback.svh	/^    string blanks = "                             ";$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
bld	./uvm-verilator/src/base/uvm_component.svh	/^    uvm_phase bld;$/;"	r	language:SystemVerilog	function:uvm_component.new
blk	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_mem_access_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_mem_access_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_mem_walk_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_mem_walk_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_access_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_access_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_mem_access_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_bit_bash_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_bit_bash_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_hw_reset_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    protected virtual function void do_block(uvm_reg_block blk,$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_mem_hdl_paths_seq.reset_blk
blk	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_mem_shared_access_seq.do_block
blk	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	p	language:SystemVerilog	task:uvm_reg_mem_shared_access_seq.reset_blk
blk	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_block blk = get_parent();$/;"	r	language:SystemVerilog	function:uvm_mem.get_backdoor
blk	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_block blk = map.get_parent();$/;"	r	language:SystemVerilog	function:uvm_mem.get_default_map
blk	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_block blk = get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg.get_backdoor
blk	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_block blk = map.get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg.get_default_map
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_fields
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_memories
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_registers
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_virtual_fields
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_virtual_registers
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_block_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_field_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_mem_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_reg_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vfield_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vreg_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.sample_values
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	task:uvm_reg_block.mirror
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block blk=blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.lock_model
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_block_by_name
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_blocks
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.reset
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.set_coverage
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk = blk_;$/;"	r	language:SystemVerilog	task:uvm_reg_block.update
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk = get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_backdoor
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_block blk =blk_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.needs_update
blk	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_block (uvm_reg_block blk);$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_block
blk	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_block blk = m_parent.get_block();$/;"	r	language:SystemVerilog	function:uvm_reg_field.Xcheck_accessX
blk	./uvm-verilator/src/reg/uvm_reg_file.svh	/^   uvm_reg_block blk;$/;"	r	language:SystemVerilog	function:uvm_reg_file.get_full_name
blk	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^         uvm_reg_block blk = get_parent();$/;"	r	language:SystemVerilog	task:uvm_reg_indirect_data.read
blk	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^         uvm_reg_block blk = get_parent();$/;"	r	language:SystemVerilog	task:uvm_reg_indirect_data.write
blk	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_block    blk     = get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
blk	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_block    blk     = get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
blk	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^                 uvm_reg_block blk = rg.get_parent();$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
blk	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_block blk;$/;"	r	language:SystemVerilog	function:uvm_vreg.get_full_name
blk	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^      uvm_reg_block blk = this.parent.get_block();$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
blk	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^      uvm_reg_block blk = this.parent.get_block();$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
blk_maps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   string blk_maps[];$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
blk_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::configure (uvm_reg_block blk_parent,$/;"	p	language:SystemVerilog	function:uvm_reg.configure
blk_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_parent(uvm_reg_block blk_parent,$/;"	p	language:SystemVerilog	function:uvm_reg.set_parent
blk_parent	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::configure(uvm_reg_block blk_parent, uvm_reg_file regfile_parent, str/;"	p	language:SystemVerilog	function:uvm_reg_file.configure
blk_parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                            uvm_reg_block blk_parent,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.configure
blks	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^         uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	task:uvm_mem_access_seq.do_block
blks	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^         uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	task:uvm_mem_walk_seq.do_block
blks	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^         uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	task:uvm_reg_access_seq.do_block
blks	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^         uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	task:uvm_reg_bit_bash_seq.do_block
blks	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^         uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
blks	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^          uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.do_block
blks	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	task:uvm_reg_mem_shared_access_seq.do_block
blks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                        ref   uvm_reg_block blks[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_blocks
blks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int unsigned   blks[uvm_reg_block];$/;"	r	language:SystemVerilog	class:uvm_reg_block
blks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_reg_block blks[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.find_block
blks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_blocks(ref uvm_reg_block blks[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_blocks
blks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_root_blocks(ref uvm_reg_block blks[$]);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_root_blocks
blocking_get_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) blocking_get_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
blocking_get_peek_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) blocking_get_peek_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
blocking_get_peek_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_get_peek_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_get_peek_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_get_peek_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_get_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_get_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_get_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_get_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_master_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_master_export, $/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_peek_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) blocking_peek_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
blocking_peek_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_peek_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_peek_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_peek_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_put_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_put_imp      #(T, this_type) blocking_put_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
blocking_put_port	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  uvm_blocking_put_port #(T) blocking_put_port;$/;"	r	language:SystemVerilog	class:uvm_random_stimulus
blocking_put_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_put_export      #(REQ) blocking_put_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_put_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_put_export      #(RSP) blocking_put_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
blocking_slave_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             blocking_slave_export, $/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
bmatches	./uvm-verilator/src/base/uvm_misc.svh	/^  int  bmatches;$/;"	r	language:SystemVerilog	function:uvm_leaf_scope
bo	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	   int unsigned bo;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
bobj	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_object bobj = obj;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
body	./tb/uvm_test.sv	/^  virtual task body();$/;"	t	language:SystemVerilog	class:MyUvmSequence
body	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_mem_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_mem_single_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_mem_single_walk_seq
body	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_mem_walk_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_mem_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_single_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_bit_bash_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_single_bit_bash_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_hw_reset_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_mem_built_in_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_mem_shared_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_mem_shared_access_seq
body	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_shared_access_seq
body	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_ftdr_seq
body	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  virtual task body();$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
body	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task body();$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
body	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^task uvm_sequence_library::body();$/;"	t	language:SystemVerilog	class:uvm_sequence_library
bracket_match	./uvm-verilator/src/base/uvm_misc.svh	/^  byte bracket_match;$/;"	r	language:SystemVerilog	function:uvm_leaf_scope
build	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::build();$/;"	f	language:SystemVerilog	class:uvm_component
build	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function void build();$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
build	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void build();$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
build_coverage	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_cvr_t uvm_mem::build_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_mem
build_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_cvr_t uvm_reg::build_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_reg
build_coverage	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_cvr_t uvm_reg_block::build_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_reg_block
build_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase build_ph;$/;"	r	language:SystemVerilog
build_phase	./tb/uvm_test.sv	/^  virtual function void build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
build_phase	./tb/uvm_test.sv	/^  virtual function void build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:MyUvmTest
build_phase	./tb/uvm_test.sv	/^  virtual function void build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:ReadByName
build_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
build_phase	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_root
build_phase	./uvm-verilator/src/comps/uvm_agent.svh	/^  function void build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_agent
build_phase	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::build_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
built_in_frontdoor	./uvm-verilator/src/reg/uvm_reg.svh	/^         else begin : built_in_frontdoor$/;"	b	language:SystemVerilog	task:uvm_reg.do_write
burst_read	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::burst_read(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem
burst_read	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::burst_read(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem_region
burst_write	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::burst_write(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem
burst_write	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::burst_write(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem_region
bus2reg	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function void bus2reg(uvm_sequence_item bus_item,$/;"	f	language:SystemVerilog	class:uvm_reg_tlm_adapter
bus_in	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  uvm_analysis_imp #(BUSTYPE, uvm_reg_predictor #(BUSTYPE)) bus_in;$/;"	r	language:SystemVerilog	class:uvm_reg_predictor
bus_item	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function void bus2reg(uvm_sequence_item bus_item,$/;"	p	language:SystemVerilog	function:uvm_reg_tlm_adapter.bus2reg
bus_req	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_sequence_item bus_req;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
bus_rsp	./uvm-verilator/src/reg/uvm_reg_map.svh	/^        uvm_sequence_item bus_rsp;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
bus_sz	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int bus_sz = bus_width*8;$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
bus_width	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     int bus_width = local_map.get_n_bytes();$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
bus_width	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int bus_width = get_n_bytes(UVM_NO_HIER);$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
bus_width	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned       bus_width  = get_n_bytes();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
bus_width	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   int unsigned bus_width;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
busy	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::Xset_busyX(bit busy);$/;"	p	language:SystemVerilog	function:uvm_reg.Xset_busyX
bw_export	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  uvm_tlm_nb_transport_bw_export #(T,P) bw_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket_base
bw_imp	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  uvm_tlm_nb_transport_bw_imp #(T,P,IMP) bw_imp;$/;"	r	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket
bw_port	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  uvm_tlm_nb_transport_bw_port #(T,P) bw_port;$/;"	r	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket_base
bw_port	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  uvm_tlm_nb_transport_bw_port #(T,P) bw_port;$/;"	r	language:SystemVerilog	class:uvm_tlm_nb_target_socket_base
byte_addressing	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                               bit byte_addressing=1);$/;"	p	language:SystemVerilog	function:uvm_reg_block.create_map
byte_addressing	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                     bit              byte_addressing=1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.configure
byte_en	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          uvm_reg_data_t  byte_en,$/;"	p	language:SystemVerilog	function:uvm_reg.sample
byte_en	./uvm-verilator/src/reg/uvm_reg.svh	/^                                    uvm_reg_data_t  byte_en,$/;"	p	language:SystemVerilog	function:uvm_reg.XsampleX
byte_en	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_reg_byte_en_t byte_en;$/;"	w	language:SystemVerilog	typedef:uvm_reg_bus_op
byte_en	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_byte_en_t  byte_en    = -1;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
byte_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		ref int unsigned byte_offset, \/\/ leading byte offset (due to shifting within address words)$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
byte_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned byte_offset;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
byte_size	./uvm-verilator/src/base/uvm_packer.svh	/^  byte  byte_size     = 8;  \/\/set up bytesize for endianess$/;"	r	language:SystemVerilog	class:uvm_packer
bytes	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_bytes( ref byte unsigned bytes [] ); get_packed_bytes(bytes); endf/;"	p	language:SystemVerilog	function:uvm_packer.get_bytes
bytes_per_value	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned bytes_per_value;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
bytestream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack_bytes (ref byte unsigned bytestream [],$/;"	p	language:SystemVerilog	function:uvm_object.pack_bytes
bytestream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack_bytes (ref    byte unsigned bytestream [],$/;"	p	language:SystemVerilog	function:uvm_object.unpack_bytes
bytestream	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::put_bytes( ref byte unsigned bytestream [] ); set_packed_bytes(bytestr/;"	p	language:SystemVerilog	function:uvm_packer.put_bytes
c	./uvm-verilator/src/base/uvm_component.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_component.print_config
c	./uvm-verilator/src/base/uvm_heartbeat.svh	/^    uvm_object c = comp;$/;"	r	language:SystemVerilog	function:uvm_heartbeat.add
c	./uvm-verilator/src/base/uvm_heartbeat.svh	/^    uvm_object c = comp;$/;"	r	language:SystemVerilog	function:uvm_heartbeat.remove
c	./uvm-verilator/src/base/uvm_heartbeat.svh	/^    uvm_object c;$/;"	r	language:SystemVerilog	function:uvm_heartbeat.set_heartbeat
c	./uvm-verilator/src/base/uvm_misc.svh	/^  byte c;$/;"	r	language:SystemVerilog	function:uvm_instance_scope
c	./uvm-verilator/src/base/uvm_objection.svh	/^			process_container_c c = new(process::self());$/;"	r	language:SystemVerilog	block:uvm_objection.m_execute_scheduled_forks.guard
c	./uvm-verilator/src/base/uvm_objection.svh	/^          uvm_objection_context_object c;$/;"	r	language:SystemVerilog	task:uvm_objection.m_execute_scheduled_forks
c	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_test_done_objection.qualify
c	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int minimum(int a, int b, int c);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.minimum
c	./uvm-verilator/src/base/uvm_traversal.svh	/^    STRUCTURE c[$];$/;"	r	language:SystemVerilog	function:uvm_bottom_up_visitor_adapter.accept
c	./uvm-verilator/src/base/uvm_traversal.svh	/^    STRUCTURE c[$];$/;"	r	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
c	./uvm-verilator/src/base/uvm_traversal.svh	/^    STRUCTURE c[$];$/;"	r	language:SystemVerilog	function:uvm_top_down_visitor_adapter.accept
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_target_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_target_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket.connect
c	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_component c;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_target_socket.connect
c_addr_range_	./tb/my_transaction.sv	/^  constraint c_addr_range_ {addr inside {[8'h00 : 8'hFF]};}$/;"	O	language:SystemVerilog	class:my_transaction
c_data_range_	./tb/my_transaction.sv	/^  constraint c_data_range_ {data inside {[8'h00 : 8'hFF]};}$/;"	O	language:SystemVerilog	class:my_transaction
c_prec	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned c_prec;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_highest_precedence
call_pre_post	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                      bit call_pre_post = 1);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start
callback_mode	./uvm-verilator/src/base/uvm_callback.svh	/^  function bit callback_mode(int on=-1);$/;"	f	language:SystemVerilog	class:uvm_callback
callbacks_to_append	./uvm-verilator/src/base/uvm_callback.svh	/^    CB callbacks_to_append[$];$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_all
can_get	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit can_get();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
can_get	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit can_get();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
can_get	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit can_get();$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
can_peek	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit can_peek();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
can_peek	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit can_peek();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
can_peek	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit can_peek();$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
can_put	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit can_put();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
can_put	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit can_put();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
can_put	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit can_put();$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
cancel	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void cancel ();$/;"	f	language:SystemVerilog	class:uvm_barrier
cancel	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void cancel ();$/;"	f	language:SystemVerilog	class:uvm_event_base
capacity	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function int unsigned capacity();$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
casted_obj	./uvm-verilator/src/base/uvm_callback.svh	/^    T casted_obj;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_am_i_a
catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^	  uvm_report_catcher catcher;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.print_catcher
catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    uvm_report_catcher catcher;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
cb	./uvm-verilator/src/base/uvm_callback.svh	/^                                   uvm_callback cb,$/;"	p	language:SystemVerilog	function:uvm_callbacks.add_by_name
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    CB cb;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_all
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    CB cb;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_first
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    CB cb;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_last
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    CB cb;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_next
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    CB cb;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_prev
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_callback cb;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
cb	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_callback cb;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_cb_find_name
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  function bit check_registration(uvm_object obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.check_registration
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find(uvm_queue#(uvm_callback) q, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_cb_find
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void add(T obj, uvm_callback cb, uvm_apprepend ordering=UVM_APPEND);$/;"	p	language:SystemVerilog	function:uvm_callbacks.add
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void delete(T obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks.delete
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void delete_by_name(string name, uvm_callback cb,$/;"	p	language:SystemVerilog	function:uvm_callbacks.delete_by_name
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_delete_tw_cbs(uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_delete_tw_cbs
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_delete_tw_cbs(uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_delete_tw_cbs
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_for_me(uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_is_for_me
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_for_me(uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_is_for_me
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_is_registered
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_is_registered
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_add_tw_cbs
cb	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
cb	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void add_callback (uvm_event_callback#(T) cb, bit append=1);$/;"	p	language:SystemVerilog	function:uvm_event.add_callback
cb	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void delete_callback (uvm_event_callback#(T) cb);$/;"	p	language:SystemVerilog	function:uvm_event.delete_callback
cb	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function bit uvm_run_test_callback::add( uvm_run_test_callback cb );$/;"	p	language:SystemVerilog	function:uvm_run_test_callback.add
cb	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function bit uvm_run_test_callback::delete( uvm_run_test_callback cb );$/;"	p	language:SystemVerilog	function:uvm_run_test_callback.delete
cb_base_type	./uvm-verilator/src/base/uvm_callback.svh	/^      uvm_typeid_base cb_base_type;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get
cb_idxs	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  int cb_idxs[$];$/;"	r	language:SystemVerilog	function:uvm_run_test_callback.delete
cb_pair	./uvm-verilator/src/base/uvm_callback.svh	/^    super_type cb_pair;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
cb_pair	./uvm-verilator/src/base/uvm_callback.svh	/^    super_type cb_pair;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_delete_tw_cbs
cb_q	./uvm-verilator/src/base/uvm_event.svh	/^	        cb_type cb_q[$];$/;"	r	language:SystemVerilog	function:uvm_event.trigger
cb_q	./uvm-verilator/src/base/uvm_event.svh	/^	   cb_type cb_q[$];$/;"	r	language:SystemVerilog	function:uvm_event.do_copy
cb_q	./uvm-verilator/src/base/uvm_event.svh	/^	   cb_type cb_q[$];$/;"	r	language:SystemVerilog	function:uvm_event.do_print
cb_type	./uvm-verilator/src/base/uvm_event.svh	/^        typedef uvm_event_callback#(T) cb_type;$/;"	T	language:SystemVerilog	class:uvm_event
cbname	./uvm-verilator/src/base/uvm_callback.svh	/^  static function bit m_register_pair(string tname="", cbname="");$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_register_pair
cbq	./uvm-verilator/src/base/uvm_callback.svh	/^    string cbq[$];$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
cbs	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_mem_cb_iter  cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
cbs	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_mem_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
cbs	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_field_cb_iter cbs = new(m_fields[i]);$/;"	r	language:SystemVerilog	block:uvm_reg.do_write.pre_write_callbacks
cbs	./uvm-verilator/src/reg/uvm_reg.svh	/^      uvm_reg_field_cb_iter cbs = new(m_fields[i]);$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
cbs	./uvm-verilator/src/reg/uvm_reg.svh	/^      uvm_reg_field_cb_iter cbs = new(m_fields[i]);$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
cbs	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_cb_iter  cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
cbs	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_cb_iter  cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
cbs	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      uvm_reg_cb_iter cbs = new(rg);$/;"	r	language:SystemVerilog	function:uvm_reg_read_only_cbs.remove
cbs	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      uvm_reg_cb_iter cbs = new(rg);$/;"	r	language:SystemVerilog	function:uvm_reg_write_only_cbs.remove
cbs	./uvm-verilator/src/reg/uvm_reg_field.svh	/^         uvm_reg_field_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	function:uvm_reg_field.do_predict
cbs	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_field_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_read
cbs	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_field_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_write
cbs	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_vreg_field_cb_iter cbs = new(fields[i]);$/;"	r	language:SystemVerilog	task:uvm_vreg.read
cbs	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_vreg_field_cb_iter cbs = new(fields[i]);$/;"	r	language:SystemVerilog	task:uvm_vreg.write
cbs	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_vreg_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_vreg.read
cbs	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_vreg_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_vreg.write
cbs	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_vreg_field_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
cbs	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_vreg_field_cb_iter cbs = new(this);$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
cbs_type	./uvm-verilator/src/base/uvm_event.svh	/^        typedef uvm_callbacks#(this_type, cb_type) cbs_type;$/;"	T	language:SystemVerilog	class:uvm_event
cc	./uvm-verilator/src/base/uvm_object.svh	/^      uvm_object cc  = value.clone();$/;"	r	language:SystemVerilog	function:uvm_object.set_object_local
ceil	./uvm-verilator/src/reg/uvm_reg_map.svh	/^local function automatic int unsigned ceil(int unsigned a, int unsigned b);$/;"	f	language:SystemVerilog	class:uvm_reg_map
cfg	./uvm-verilator/src/base/uvm_misc.svh	/^    TYPE cfg;$/;"	r	language:SystemVerilog	function:uvm_utils.get_config
cfg	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_config(string cfg, bit is_int);$/;"	p	language:SystemVerilog	function:uvm_root.m_process_config
cfg	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_default_sequence(string cfg);$/;"	p	language:SystemVerilog	function:uvm_root.m_process_default_sequence
cfg	./uvm-verilator/src/reg/uvm_mem.svh	/^      uvm_mem_mam_cfg cfg = new;$/;"	r	language:SystemVerilog	function:uvm_mem.configure
cfg	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                      uvm_mem_mam_cfg cfg,$/;"	p	language:SystemVerilog	function:uvm_mem_mam.new
cfg	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local uvm_mem_mam_cfg cfg;$/;"	r	language:SystemVerilog	class:uvm_mem_mam
cfg	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_mam_cfg uvm_mem_mam::reconfigure(uvm_mem_mam_cfg cfg = null);$/;"	p	language:SystemVerilog	function:uvm_mem_mam.reconfigure
cfg	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_sequence_library_cfg cfg;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_get_config
change	./uvm-verilator/src/base/uvm_phase.svh	/^                                           uvm_phase_state_change change);$/;"	p	language:SystemVerilog	function:uvm_phase_cb.phase_state_change
chars	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    int chars = match.len();$/;"	r	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_value
chars	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    int chars = match.len();$/;"	r	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_values
check	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::check();               return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
check	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static function bit check ( \/* const *\/ ref tab_t strtab, input string s);$/;"	f	language:SystemVerilog	class:uvm_spell_chkr
check	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_check_e        check = UVM_NO_CHECK,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
check	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_check_e        check = UVM_NO_CHECK,$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
check	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  uvm_check_e       check = UVM_NO_CHECK,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
check	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set_compare(uvm_check_e check=UVM_CHECK);$/;"	p	language:SystemVerilog	function:uvm_reg_field.set_compare
check	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function void set_compare(uvm_check_e check=UVM_CHECK);$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.set_compare
check	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input uvm_check_e        check  = UVM_NO_CHECK,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
check	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_check_e   check  = UVM_NO_CHECK,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
check_config_usage	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::check_config_usage ( bit recurse=1 );$/;"	f	language:SystemVerilog	class:uvm_component
check_data_width	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::check_data_width(int unsigned width);$/;"	f	language:SystemVerilog	class:uvm_reg_block
check_handle_kind	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int check_handle_kind (string htype, int handle);$/;"	f	language:SystemVerilog	class:uvm_recorder
check_handle_kind	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int check_handle_kind (string htype, int handle);$/;"	f	language:SystemVerilog	class:uvm_text_recorder
check_inst_override_exists	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::check_inst_override_exists (uvm_object_wrapper original_type,$/;"	f	language:SystemVerilog	class:uvm_default_factory
check_mem	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    protected virtual function void check_mem(uvm_mem m,$/;"	f	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
check_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase check_ph;$/;"	r	language:SystemVerilog
check_phase	./tb/uvm_test.sv	/^  virtual function void check_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
check_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::check_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
check_phase	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function void check_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_reg_predictor
check_port_connections	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  function void check_port_connections();$/;"	f	language:SystemVerilog	class:uvm_push_driver
check_reg	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    protected virtual function void check_reg(uvm_reg r,$/;"	f	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
check_registration	./uvm-verilator/src/base/uvm_callback.svh	/^  function bit check_registration(uvm_object obj, uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
check_type	./uvm-verilator/src/base/uvm_comparer.svh	/^  bit check_type = 1;$/;"	r	language:SystemVerilog	class:uvm_comparer
check_type	./uvm-verilator/src/base/uvm_comparer.svh	/^  local bit check_type = 1;$/;"	r	language:SystemVerilog	class:uvm_comparer
check_type	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^   static int (*check_type)(vpiHandle) = &vector_compat_type;$/;"	v	language:C	typeref:typename:int (*)(vpiHandle)	file:
check_type	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^   static int (*check_type)(vpiHandle) = &vector_compat_type_stub;$/;"	v	language:C	typeref:typename:int (*)(vpiHandle)	file:
child	./uvm-verilator/src/base/uvm_component.svh	/^function bit uvm_component::m_add_child(uvm_component child);$/;"	p	language:SystemVerilog	function:uvm_component.m_add_child
child	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::add_child(uvm_printer_element child) ;$/;"	p	language:SystemVerilog	function:uvm_printer_element.add_child
child	./uvm-verilator/src/base/uvm_root.svh	/^function bit uvm_root::m_add_child (uvm_component child);$/;"	p	language:SystemVerilog	function:uvm_root.m_add_child
child	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_map child = this;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_base_addr
child	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                           uvm_sequence_base child);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.is_child
child_comp	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_component comp, child_comp;$/;"	r	language:SystemVerilog	function:uvm_printer.print_object
child_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_submap (uvm_reg_map child_map,$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_submap
child_parent	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_base child_parent;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.is_child
children	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::get_children(ref uvm_component children[$]);$/;"	p	language:SystemVerilog	function:uvm_component.get_children
children	./uvm-verilator/src/base/uvm_printer.svh	/^                                                                ref uvm_printer_element children/;"	p	language:SystemVerilog	function:uvm_printer_element_proxy.get_immediate_children
children	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::get_children(ref uvm_printer_element children[$], input bit r/;"	p	language:SystemVerilog	function:uvm_printer_element.get_children
children	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void get_immediate_children(STRUCTURE s, ref STRUCTURE children[$]);   $/;"	p	language:SystemVerilog	function:uvm_component_proxy.get_immediate_children
children_array	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected bit children_array[uvm_sequence_base];$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
clean_exit_sequence	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^   function void clean_exit_sequence();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
clear	./uvm-verilator/src/base/uvm_objection.svh	/^    function void clear();$/;"	f	language:SystemVerilog	class:uvm_objection_context_object
clear	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void clear(uvm_object obj=null);$/;"	f	language:SystemVerilog	class:uvm_objection
clear	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::clear(uvm_phase_state state = UVM_PHASE_DORMANT);$/;"	f	language:SystemVerilog	class:uvm_phase
clear_children	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::clear_children() ;$/;"	f	language:SystemVerilog	class:uvm_printer_element
clear_extension	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function void clear_extension( uvm_object_wrapper ext_type );$/;"	f	language:SystemVerilog	class:uvm_policy
clear_extension	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void clear_extension(uvm_tlm_extension_base ext_handle);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
clear_extensions	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function void clear_extensions();$/;"	f	language:SystemVerilog	class:uvm_policy
clear_extensions	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void clear_extensions();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
clear_hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::clear_hdl_path(string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_mem
clear_hdl_path	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::clear_hdl_path(string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_reg
clear_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::clear_hdl_path(string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_reg_block
clear_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::clear_hdl_path(string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_reg_file
clear_response_queue	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void clear_response_queue();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
clear_successors	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::clear_successors(uvm_phase_state state = UVM_PHASE_DORMANT, $/;"	f	language:SystemVerilog	class:uvm_phase
clear_value	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static void clear_value(p_vpi_vecval value) {$/;"	f	language:C	typeref:typename:void	file:
client	./uvm-verilator/src/base/uvm_report_handler.svh	/^      uvm_report_object client=null$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
clk	./rtl/counter.sv	/^    input  logic       clk,   \/\/ Clock input$/;"	p	language:SystemVerilog	module:counter
clone	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_object  uvm_component::clone ();$/;"	f	language:SystemVerilog	class:uvm_component
clone	./uvm-verilator/src/base/uvm_object.svh	/^                                             bit        clone=1,$/;"	p	language:SystemVerilog	function:uvm_object.set_object_local
clone	./uvm-verilator/src/base/uvm_object.svh	/^function uvm_object uvm_object::clone();$/;"	f	language:SystemVerilog	class:uvm_object
clone	./uvm-verilator/src/base/uvm_report_message.svh	/^   function uvm_report_message_element_base clone();$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
clone	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function T clone(input T from);$/;"	f	language:SystemVerilog	class:uvm_built_in_clone
clone	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function uvm_object clone(input T from);$/;"	f	language:SystemVerilog	class:uvm_class_clone
clone	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_object uvm_mem::clone();$/;"	f	language:SystemVerilog	class:uvm_mem
clone	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_object uvm_reg::clone();$/;"	f	language:SystemVerilog	class:uvm_reg
clone	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_object uvm_reg_block::clone();$/;"	f	language:SystemVerilog	class:uvm_reg_block
clone	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_object uvm_reg_field::clone();$/;"	f	language:SystemVerilog	class:uvm_reg_field
clone	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function uvm_object uvm_reg_file::clone();$/;"	f	language:SystemVerilog	class:uvm_reg_file
clone	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_object uvm_reg_map::clone();$/;"	f	language:SystemVerilog	class:uvm_reg_map
clone	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_object uvm_vreg::clone();$/;"	f	language:SystemVerilog	class:uvm_vreg
clone	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function uvm_object uvm_vreg_field::clone();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
clone_and_update	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	virtual function uvm_reg_map clone_and_update(string rights);$/;"	f	language:SystemVerilog	class:uvm_reg_map
close	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void close(time close_time = 0);$/;"	f	language:SystemVerilog	class:uvm_recorder
close	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function void close();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
close_db	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function bit close_db();$/;"	f	language:SystemVerilog	class:uvm_tr_database
close_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void close(time close_time = 0);$/;"	p	language:SystemVerilog	function:uvm_recorder.close
close_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void free(time close_time = 0);$/;"	p	language:SystemVerilog	function:uvm_recorder.free
close_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_close(time close_time);$/;"	p	language:SystemVerilog	function:uvm_recorder.do_close
close_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_close(time close_time);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_close
clp	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_cmdline_processor clp = uvm_cmdline_processor::get_inst();$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
clp	./uvm-verilator/src/base/uvm_config_db.svh	/^     uvm_cmdline_processor clp;$/;"	r	language:SystemVerilog	function:uvm_config_db_options.init
clp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_cmdline_processor clp;$/;"	r	language:SystemVerilog	function:uvm_objection.new
clp	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_cmdline_processor clp = uvm_cmdline_processor::get_inst();$/;"	r	language:SystemVerilog	function:uvm_phase.new
clp	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^     uvm_cmdline_processor clp;$/;"	r	language:SystemVerilog	function:uvm_resource_db_options.init
clp	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_cmdline_processor clp;$/;"	r	language:SystemVerilog	class:uvm_root
clp	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_cmdline_processor clp;$/;"	r	language:SystemVerilog	function:uvm_root.report_header
cn	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_context(string cn);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_context
cnt	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  int  cnt [uvm_object];$/;"	r	language:SystemVerilog	class:uvm_heartbeat_callback
cnt	./uvm-verilator/src/base/uvm_pool.svh	/^    int cnt;$/;"	r	language:SystemVerilog	function:uvm_pool.do_print
cntxt	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function bit exists(uvm_component cntxt, string inst_name,$/;"	p	language:SystemVerilog	function:uvm_config_db.exists
cntxt	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function bit get(uvm_component cntxt,$/;"	p	language:SystemVerilog	function:uvm_config_db.get
cntxt	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function void set(uvm_component cntxt,$/;"	p	language:SystemVerilog	function:uvm_config_db.set
cntxt	./uvm-verilator/src/base/uvm_config_db.svh	/^  static task wait_modified(uvm_component cntxt, string inst_name,$/;"	p	language:SystemVerilog	task:uvm_config_db.wait_modified
cntxt	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_component cntxt, uvm_objection objection=null);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.new
command	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_command(uvm_tlm_command_e command);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_command
common	./uvm-verilator/src/base/uvm_component.svh	/^    uvm_domain common;$/;"	r	language:SystemVerilog	function:uvm_component.define_domain
common	./uvm-verilator/src/base/uvm_component.svh	/^    uvm_domain common;$/;"	r	language:SystemVerilog	function:uvm_component.new
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_abstract_component_registry.get_type_name
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_abstract_component_registry.initialize
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_abstract_object_registry.get_type_name
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_abstract_object_registry.initialize
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_component_registry.get_type_name
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_component_registry.initialize
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_object_registry.get_type_name
common	./uvm-verilator/src/base/uvm_registry.svh	/^     common_type common = common_type::get();$/;"	r	language:SystemVerilog	function:uvm_object_registry.initialize
common_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_registry_common#( this_type, uvm_registry_component_creator, T, Tname ) common_typ/;"	T	language:SystemVerilog	class:uvm_abstract_component_registry
common_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_registry_common#( this_type, uvm_registry_component_creator, T, Tname ) common_typ/;"	T	language:SystemVerilog	class:uvm_component_registry
common_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_registry_common#( this_type, uvm_registry_object_creator, T, Tname ) common_type;$/;"	T	language:SystemVerilog	class:uvm_abstract_object_registry
common_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_registry_common#( this_type, uvm_registry_object_creator, T, Tname ) common_type;$/;"	T	language:SystemVerilog	class:uvm_object_registry
comp	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_bottomup_phase.execute
comp	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_bottomup_phase.traverse
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_build_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_check_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_connect_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_end_of_elaboration_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_extract_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_final_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_report_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_start_of_simulation_phase.exec_func
comp	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_run_phase.exec_task
comp	./uvm-verilator/src/base/uvm_component.svh	/^                                                    uvm_component comp=null,$/;"	p	language:SystemVerilog	function:uvm_component.print_config_settings
comp	./uvm-verilator/src/base/uvm_component.svh	/^    string comp;$/;"	w	language:SystemVerilog	typedef:uvm_component.m_verbosity_setting
comp	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_component comp;$/;"	r	language:SystemVerilog	function:uvm_component.lookup
comp	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void add (uvm_component comp);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.add
comp	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void remove (uvm_component comp);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.remove
comp	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE get_config(uvm_component comp, bit is_fatal);$/;"	p	language:SystemVerilog	function:uvm_utils.get_config
comp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_component comp;$/;"	r	language:SystemVerilog	function:uvm_objection.dropped
comp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_component comp;$/;"	r	language:SystemVerilog	function:uvm_objection.m_get_parent
comp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_component comp;$/;"	r	language:SystemVerilog	function:uvm_objection.raised
comp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_component comp;$/;"	r	language:SystemVerilog	task:uvm_objection.all_dropped
comp	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void exec_func(uvm_component comp, uvm_phase phase); endfunction$/;"	p	language:SystemVerilog	function:uvm_phase.exec_func
comp	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_phase.execute
comp	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_phase.traverse
comp	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual task exec_task(uvm_component comp, uvm_phase phase); endtask$/;"	p	language:SystemVerilog	task:uvm_phase.exec_task
comp	./uvm-verilator/src/base/uvm_port_base.svh	/^    uvm_component comp;$/;"	r	language:SystemVerilog	function:uvm_port_base.new
comp	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_component comp, child_comp;$/;"	r	language:SystemVerilog	function:uvm_printer.print_object
comp	./uvm-verilator/src/base/uvm_resource_base.svh	/^    uvm_component comp;$/;"	r	language:SystemVerilog	function:uvm_resource_base.print_accessors
comp	./uvm-verilator/src/base/uvm_root.svh	/^		input uvm_component comp=null);$/;"	p	language:SystemVerilog	function:uvm_root.find_all
comp	./uvm-verilator/src/base/uvm_root.svh	/^		input uvm_component comp=null);$/;"	p	language:SystemVerilog	function:uvm_root.m_find_all_recurse
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_configure_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_main_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_configure_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_main_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_reset_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_shutdown_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_configure_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_main_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_reset_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_shutdown_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_reset_phase.exec_task
comp	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_shutdown_phase.exec_task
comp	./uvm-verilator/src/base/uvm_task_phase.svh	/^  function void m_traverse(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_task_phase.m_traverse
comp	./uvm-verilator/src/base/uvm_task_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_task_phase.execute
comp	./uvm-verilator/src/base/uvm_task_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_task_phase.traverse
comp	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_topdown_phase.execute
comp	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	p	language:SystemVerilog	function:uvm_topdown_phase.traverse
comp	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  local uvm_in_order_class_comparator #(AFTER) comp;$/;"	r	language:SystemVerilog	class:uvm_algorithmic_comparator
comp	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function bit comp(T a, T b);$/;"	f	language:SystemVerilog	class:uvm_built_in_comp
comp	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function bit comp(input T a, input T b);$/;"	f	language:SystemVerilog	class:uvm_class_comp
comp_domain	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^    uvm_domain comp_domain = comp.get_domain();$/;"	r	language:SystemVerilog	function:uvm_bottomup_phase.traverse
comp_domain	./uvm-verilator/src/base/uvm_task_phase.svh	/^    uvm_domain comp_domain = comp.get_domain();$/;"	r	language:SystemVerilog	function:uvm_task_phase.m_traverse
comp_domain	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^    uvm_domain comp_domain = comp.get_domain();$/;"	r	language:SystemVerilog	function:uvm_topdown_phase.traverse
comp_list	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_component comp_list[$];$/;"	r	language:SystemVerilog	function:uvm_root.find
comp_match	./uvm-verilator/src/base/uvm_root.svh	/^function uvm_component uvm_root::find (string comp_match);$/;"	p	language:SystemVerilog	function:uvm_root.find
comp_match	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::find_all(string comp_match, ref uvm_component comps[$],$/;"	p	language:SystemVerilog	function:uvm_root.find_all
comp_match	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_find_all_recurse(string comp_match, ref uvm_component comps[$],$/;"	p	language:SystemVerilog	function:uvm_root.m_find_all_recurse
comp_path	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  string comp_path;$/;"	r	language:SystemVerilog	class:uvm_cmd_line_verb
comp_type	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^     type comp_type = uvm_built_in_comp #( T ) ,$/;"	c	language:SystemVerilog	class:uvm_in_order_comparator
compare	./uvm-verilator/src/base/uvm_object.svh	/^function bit  uvm_object::compare (uvm_object rhs,$/;"	f	language:SystemVerilog	class:uvm_object
compare_field	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_field (string name, $/;"	f	language:SystemVerilog	class:uvm_comparer
compare_field_int	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_field_int (string name, $/;"	f	language:SystemVerilog	class:uvm_comparer
compare_field_real	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_field_real (string name, $/;"	f	language:SystemVerilog	class:uvm_comparer
compare_map	./uvm-verilator/src/base/uvm_comparer.svh	/^  bit compare_map[uvm_object][uvm_object];$/;"	r	language:SystemVerilog	class:uvm_comparer
compare_object	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_object (string name,$/;"	f	language:SystemVerilog	class:uvm_comparer
compare_string	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_string (string name,$/;"	f	language:SystemVerilog	class:uvm_comparer
comparer	./tb/my_transaction.sv	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:my_transaction.do_compare
comparer	./uvm-verilator/src/base/uvm_comparer.svh	/^  static function void set_default (uvm_comparer comparer) ;$/;"	p	language:SystemVerilog	function:uvm_comparer.set_default
comparer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_comparer(uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_default_comparer
comparer	./uvm-verilator/src/base/uvm_object.svh	/^                                      uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_object.do_compare
comparer	./uvm-verilator/src/base/uvm_object.svh	/^                                   uvm_comparer comparer=null);$/;"	p	language:SystemVerilog	function:uvm_object.compare
comparer	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_built_in_pair.do_compare
comparer	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_class_pair.do_compare
comparer	./uvm-verilator/src/reg/uvm_mem.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_mem.do_compare
comparer	./uvm-verilator/src/reg/uvm_reg.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_reg.do_compare
comparer	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_reg_block.do_compare
comparer	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_compare
comparer	./uvm-verilator/src/reg/uvm_reg_file.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_reg_file.do_compare
comparer	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_vreg.do_compare
comparer	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                                        uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.do_compare
comparer	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
compose_report_message	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function string compose_report_message(uvm_report_message report_message,$/;"	f	language:SystemVerilog	class:uvm_default_report_server
composed_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^       string composed_message;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.uvm_process_report_message
composed_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^     string composed_message;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.issue
composed_message	./uvm-verilator/src/base/uvm_report_server.svh	/^                                               string composed_message);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
comps	./uvm-verilator/src/base/uvm_component.svh	/^        uvm_component comps[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
comps	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void set_heartbeat (uvm_event#(uvm_object) e, ref uvm_component comps[$]);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.set_heartbeat
comps	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::find_all(string comp_match, ref uvm_component comps[$],$/;"	p	language:SystemVerilog	function:uvm_root.find_all
comps	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_find_all_recurse(string comp_match, ref uvm_component comps[$],$/;"	p	language:SystemVerilog	function:uvm_root.m_find_all_recurse
concat	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_hdl_path_concat concat = new();$/;"	r	language:SystemVerilog	function:uvm_mem.add_hdl_path
concat	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_hdl_path_concat concat;$/;"	r	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
concat	./uvm-verilator/src/reg/uvm_reg.svh	/^    uvm_hdl_path_concat concat = new();$/;"	r	language:SystemVerilog	function:uvm_reg.add_hdl_path
concat	./uvm-verilator/src/reg/uvm_reg.svh	/^    uvm_hdl_path_concat concat;$/;"	r	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
concat	./uvm-verilator/src/reg/uvm_reg_model.svh	/^function automatic string uvm_hdl_concat2string(uvm_hdl_path_concat concat);$/;"	p	language:SystemVerilog	function:uvm_hdl_concat2string
configure	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::configure(uvm_reg_block  parent,$/;"	f	language:SystemVerilog	class:uvm_mem
configure	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::configure (uvm_reg_block blk_parent,$/;"	f	language:SystemVerilog	class:uvm_reg
configure	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::configure(uvm_reg_block parent=null, string hdl_path="");$/;"	f	language:SystemVerilog	class:uvm_reg_block
configure	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::configure(uvm_reg        parent,$/;"	f	language:SystemVerilog	class:uvm_reg_field
configure	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::configure(uvm_reg_block blk_parent, uvm_reg_file regfile_parent, str/;"	f	language:SystemVerilog	class:uvm_reg_file
configure	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   function void configure (uvm_reg idx,$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
configure	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::configure(uvm_reg_block    parent,$/;"	f	language:SystemVerilog	class:uvm_reg_map
configure	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::configure(uvm_reg_block      parent,$/;"	f	language:SystemVerilog	class:uvm_vreg
configure	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::configure(uvm_vreg  parent,$/;"	f	language:SystemVerilog	class:uvm_vreg_field
configure_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::configure_phase(uvm_phase phase);      return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
connect	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::connect();             return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
connect	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function void connect (this_type provider);$/;"	f	language:SystemVerilog	class:uvm_port_base
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^   function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_initiator_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_passthrough_initiator_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_passthrough_target_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_target_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket
connect	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_target_socket
connect_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase connect_ph;$/;"	r	language:SystemVerilog
connect_phase	./tb/uvm_test.sv	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
connect_phase	./tb/uvm_test.sv	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:MyUvmTest
connect_phase	./tb/uvm_test.sv	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:ReadByName
connect_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
connect_phase	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_algorithmic_comparator
connect_phase	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_in_order_comparator
connect_phase	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
connect_phase	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
context_name	./uvm-verilator/src/base/uvm_globals.svh	/^                                 string context_name = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
context_name	./uvm-verilator/src/base/uvm_globals.svh	/^                               string context_name = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
context_name	./uvm-verilator/src/base/uvm_globals.svh	/^                               string context_name = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
context_name	./uvm-verilator/src/base/uvm_globals.svh	/^                              string context_name = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
context_name	./uvm-verilator/src/base/uvm_globals.svh	/^                          string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report
context_name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					      string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
context_name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
context_name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
context_name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					   string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
context_name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
context_name	./uvm-verilator/src/base/uvm_report_message.svh	/^					   string context_name);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
context_name	./uvm-verilator/src/base/uvm_report_object.svh	/^   					  string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
context_name	./uvm-verilator/src/base/uvm_report_object.svh	/^   					  string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
context_name	./uvm-verilator/src/base/uvm_report_object.svh	/^    					    string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
context_name	./uvm-verilator/src/base/uvm_report_object.svh	/^    					 string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
context_name	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
context_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					    string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
context_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					  string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
context_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					  string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
context_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					 string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
context_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    string context_name = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
context_str	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    string context_str;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.get_context
context_str	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_context(string context_str);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.set_context
context_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string context_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
contxt	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE create_type_by_name(string type_name, string contxt);$/;"	p	language:SystemVerilog	function:uvm_utils.create_type_by_name
contxt	./uvm-verilator/src/base/uvm_objection.svh	/^                                                string contxt="");$/;"	p	language:SystemVerilog	function:uvm_objection.type_id_create
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^                            string contxt="");$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.create
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^                            string contxt="");$/;"	p	language:SystemVerilog	function:uvm_object_registry.create
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^    string contxt,$/;"	p	language:SystemVerilog	function:uvm_registry_component_creator.create_by_type
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^    string contxt,$/;"	p	language:SystemVerilog	function:uvm_registry_object_creator.create_by_type
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.create
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	p	language:SystemVerilog	function:uvm_component_registry.create
contxt	./uvm-verilator/src/base/uvm_registry.svh	/^  static function Tcreated create(string name, uvm_component parent, string contxt);$/;"	p	language:SystemVerilog	function:uvm_registry_common.create
convert	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^     type convert = uvm_built_in_converter #( T ) , $/;"	c	language:SystemVerilog	class:uvm_in_order_comparator
convert2string	./uvm-verilator/src/base/uvm_object.svh	/^function string uvm_object::convert2string();$/;"	f	language:SystemVerilog	class:uvm_object
convert2string	./uvm-verilator/src/base/uvm_objection.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_objection
convert2string	./uvm-verilator/src/base/uvm_phase.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_phase
convert2string	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_queue
convert2string	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_resource_base
convert2string	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_bit_rsrc
convert2string	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_byte_rsrc
convert2string	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_int_rsrc
convert2string	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_string_rsrc
convert2string	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function string convert2string;$/;"	f	language:SystemVerilog	class:uvm_built_in_pair
convert2string	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function string convert2string;$/;"	f	language:SystemVerilog	class:uvm_class_pair
convert2string	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function string convert2string(input T t);$/;"	f	language:SystemVerilog	class:uvm_built_in_converter
convert2string	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function string convert2string(input T t);$/;"	f	language:SystemVerilog	class:uvm_class_converter
convert2string	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
convert2string	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
convert2string	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
convert2string	./uvm-verilator/src/reg/uvm_mem.svh	/^function string uvm_mem::convert2string();$/;"	f	language:SystemVerilog	class:uvm_mem
convert2string	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function string uvm_mem_mam::convert2string();$/;"	f	language:SystemVerilog	class:uvm_mem_mam
convert2string	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function string uvm_mem_region::convert2string();$/;"	f	language:SystemVerilog	class:uvm_mem_region
convert2string	./uvm-verilator/src/reg/uvm_reg.svh	/^function string uvm_reg::convert2string();$/;"	f	language:SystemVerilog	class:uvm_reg
convert2string	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function string uvm_reg_block::convert2string();$/;"	f	language:SystemVerilog	class:uvm_reg_block
convert2string	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function string uvm_reg_field::convert2string();$/;"	f	language:SystemVerilog	class:uvm_reg_field
convert2string	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function string uvm_reg_file::convert2string();$/;"	f	language:SystemVerilog	class:uvm_reg_file
convert2string	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  virtual function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_reg_item
convert2string	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function string uvm_reg_map::convert2string();$/;"	f	language:SystemVerilog	class:uvm_reg_map
convert2string	./uvm-verilator/src/reg/uvm_vreg.svh	/^function string uvm_vreg::convert2string();$/;"	f	language:SystemVerilog	class:uvm_vreg
convert2string	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function string uvm_vreg_field::convert2string();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
convert2string	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function string uvm_sequencer_base::convert2string();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
convert2string	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function string convert2string();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
copier	./uvm-verilator/src/base/uvm_copier.svh	/^static function void set_default (uvm_copier copier) ;$/;"	p	language:SystemVerilog	function:uvm_copier.set_default
copier	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_copier(uvm_copier copier);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_default_copier
copier	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::copy (uvm_object rhs, uvm_copier copier=null);$/;"	p	language:SystemVerilog	function:uvm_object.copy
copy	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::copy (uvm_object rhs, uvm_copier copier=null);$/;"	f	language:SystemVerilog	class:uvm_object
copy	./uvm-verilator/src/base/uvm_report_message.svh	/^   function void copy(uvm_report_message_element_base rhs);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
copy_object	./uvm-verilator/src/base/uvm_copier.svh	/^  virtual function void copy_object ($/;"	f	language:SystemVerilog	class:uvm_copier
coreservice	./uvm-verilator/src/base/uvm_comparer.svh	/^     uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_comparer.get_default
coreservice	./uvm-verilator/src/base/uvm_comparer.svh	/^     uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_comparer.set_default
coreservice	./uvm-verilator/src/base/uvm_copier.svh	/^     uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_copier.get_default
coreservice	./uvm-verilator/src/base/uvm_copier.svh	/^     uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_copier.set_default
coreservice	./uvm-verilator/src/base/uvm_object.svh	/^uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_object.copy
coreservice	./uvm-verilator/src/base/uvm_packer.svh	/^     uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_packer.get_default
coreservice	./uvm-verilator/src/base/uvm_packer.svh	/^     uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_packer.set_default
coreservice	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_printer.get_default
coreservice	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_coreservice_t coreservice ;$/;"	r	language:SystemVerilog	function:uvm_printer.set_default
cost	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
count	./rtl/counter.sv	/^    output logic [3:0] count  \/\/ 4-bit output$/;"	p	language:SystemVerilog	module:counter
count	./uvm-verilator/src/base/uvm_component.svh	/^      string description, int count);$/;"	p	language:SystemVerilog	function:uvm_component.dropped
count	./uvm-verilator/src/base/uvm_component.svh	/^      string description, int count);$/;"	p	language:SystemVerilog	function:uvm_component.raised
count	./uvm-verilator/src/base/uvm_component.svh	/^      string description, int count);$/;"	p	language:SystemVerilog	task:uvm_component.all_dropped
count	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                 int count);$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.dropped
count	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                int count);$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.raised
count	./uvm-verilator/src/base/uvm_misc.svh	/^  int unsigned count [string];$/;"	r	language:SystemVerilog	class:uvm_seed_map
count	./uvm-verilator/src/base/uvm_objection.svh	/^                                         int count=1);$/;"	p	language:SystemVerilog	function:uvm_objection.raise_objection
count	./uvm-verilator/src/base/uvm_objection.svh	/^                                        int count=1);$/;"	p	language:SystemVerilog	function:uvm_objection.drop_objection
count	./uvm-verilator/src/base/uvm_objection.svh	/^                                 int count);$/;"	p	language:SystemVerilog	function:uvm_objection.dropped
count	./uvm-verilator/src/base/uvm_objection.svh	/^                                int count);$/;"	p	language:SystemVerilog	function:uvm_objection.raised
count	./uvm-verilator/src/base/uvm_objection.svh	/^                             int count,$/;"	p	language:SystemVerilog	function:uvm_objection.m_propagate
count	./uvm-verilator/src/base/uvm_objection.svh	/^                            int count);$/;"	p	language:SystemVerilog	task:uvm_objection.all_dropped
count	./uvm-verilator/src/base/uvm_objection.svh	/^                         int count=1);$/;"	p	language:SystemVerilog	function:uvm_objection.m_raise
count	./uvm-verilator/src/base/uvm_objection.svh	/^                        int count=1,$/;"	p	language:SystemVerilog	function:uvm_objection.m_drop
count	./uvm-verilator/src/base/uvm_objection.svh	/^                       int count=1,$/;"	p	language:SystemVerilog	task:uvm_objection.m_forked_drain
count	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.dropped
count	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.raised
count	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	task:uvm_objection_callback.all_dropped
count	./uvm-verilator/src/base/uvm_objection.svh	/^    int    count;$/;"	r	language:SystemVerilog	class:uvm_objection_context_object
count	./uvm-verilator/src/base/uvm_objection.svh	/^   task wait_for_total_count(uvm_object obj=null, int count=0);$/;"	p	language:SystemVerilog	task:uvm_objection.wait_for_total_count
count	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, s/;"	p	language:SystemVerilog	function:uvm_objection.m_report
count	./uvm-verilator/src/base/uvm_phase.svh	/^                                                   int count=1);$/;"	p	language:SystemVerilog	function:uvm_phase.raise_objection
count	./uvm-verilator/src/base/uvm_phase.svh	/^                                                  int count=1);$/;"	p	language:SystemVerilog	function:uvm_phase.drop_objection
count	./uvm-verilator/src/base/uvm_phase.svh	/^                                               int count,$/;"	p	language:SystemVerilog	function:uvm_phase.m_report_null_objection
count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_id_count(string id, int count);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_id_count
count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_max_quit_count(int count, bit overridable = 1);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_max_quit_count
count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_severity_count(uvm_severity severity, int count);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_severity_count
count	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                                            int count = 1);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_safe_raise_starting_phase
count	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                                           int count = 1);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_safe_drop_starting_phase
counter	./rtl/counter.sv	/^module counter ($/;"	m	language:SystemVerilog
counter	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  static int unsigned counter;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.select_sequence
cover_on	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int            cover_on;$/;"	r	language:SystemVerilog	class:uvm_reg_block
cpath	./uvm-verilator/src/base/uvm_objection.svh	/^      int cpath = 0, last_dot=0;$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
cq	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_component cq[$];$/;"	r	language:SystemVerilog	function:uvm_callbacks.add_by_name
cq	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_component cq[$];$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete_by_name
crc1	./uvm-verilator/src/base/uvm_misc.svh	/^  bit [31:0]   crc1;$/;"	r	language:SystemVerilog	function:uvm_oneway_hash
create	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_object  uvm_component::create (string name =""); $/;"	f	language:SystemVerilog	class:uvm_component
create	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function uvm_object create (string name=""); $/;"	f	language:SystemVerilog	class:uvm_event_callback
create	./uvm-verilator/src/base/uvm_object.svh	/^  virtual function uvm_object create (string name=""); return null; endfunction$/;"	f	language:SystemVerilog	class:uvm_object
create	./uvm-verilator/src/base/uvm_objection.svh	/^  function uvm_object create (string name="");$/;"	f	language:SystemVerilog	class:uvm_objection
create	./uvm-verilator/src/base/uvm_objection.svh	/^  function uvm_object create (string name="");$/;"	f	language:SystemVerilog	class:uvm_test_done_objection
create	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
create	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	f	language:SystemVerilog	class:uvm_object_registry
create	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
create	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	f	language:SystemVerilog	class:uvm_component_registry
create	./uvm-verilator/src/base/uvm_registry.svh	/^  static function Tcreated create(string name, uvm_component parent, string contxt);$/;"	f	language:SystemVerilog	class:uvm_registry_common
create	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function uvm_object create (string name="");$/;"	f	language:SystemVerilog	class:uvm_resource
create	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_init_phase_daps(bit create);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_init_phase_daps
create	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_object create (string name="");$/;"	f	language:SystemVerilog	class:uvm_tlm_extension
create	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_object create (string name="");$/;"	f	language:SystemVerilog	class:uvm_tlm_extension_base
create_aliased_exports	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function void create_aliased_exports();$/;"	f	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
create_by_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function uvm_component create_by_type($/;"	f	language:SystemVerilog	class:uvm_registry_component_creator
create_by_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function uvm_object create_by_type($/;"	f	language:SystemVerilog	class:uvm_registry_object_creator
create_component	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::create_component (string requested_type_name,$/;"	f	language:SystemVerilog	class:uvm_component
create_component	./uvm-verilator/src/base/uvm_factory.svh	/^  virtual function uvm_component create_component (string name, $/;"	f	language:SystemVerilog	class:uvm_object_wrapper
create_component	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_component create_component (string name,$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
create_component	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_component create_component (string name,$/;"	f	language:SystemVerilog	class:uvm_component_registry
create_component_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_component uvm_default_factory::create_component_by_name (string requested_type_name/;"	f	language:SystemVerilog	class:uvm_default_factory
create_component_by_type	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_component uvm_default_factory::create_component_by_type (uvm_object_wrapper request/;"	f	language:SystemVerilog	class:uvm_default_factory
create_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected function uvm_sequence_item create_item(uvm_object_wrapper type_var,$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
create_map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::create_map(string name,$/;"	f	language:SystemVerilog	class:uvm_reg_block
create_object	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_object uvm_component::create_object (string requested_type_name,$/;"	f	language:SystemVerilog	class:uvm_component
create_object	./uvm-verilator/src/base/uvm_factory.svh	/^  virtual function uvm_object create_object (string name="");$/;"	f	language:SystemVerilog	class:uvm_object_wrapper
create_object	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_object create_object(string name="");$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
create_object	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_object create_object(string name="");$/;"	f	language:SystemVerilog	class:uvm_object_registry
create_object_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object uvm_default_factory::create_object_by_name (string requested_type_name,  $/;"	f	language:SystemVerilog	class:uvm_default_factory
create_object_by_type	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object uvm_default_factory::create_object_by_type (uvm_object_wrapper requested_typ/;"	f	language:SystemVerilog	class:uvm_default_factory
create_stream	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int create_stream (string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
create_stream	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int create_stream (string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
create_type_by_name	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE create_type_by_name(string type_name, string contxt);$/;"	f	language:SystemVerilog	class:uvm_utils
cs	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_callbacks.add_by_name
cs	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete_by_name
cs	./uvm-verilator/src/base/uvm_component.svh	/^       uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_component.get_tr_database
cs	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_coreservice_t cs = uvm_coreservice_t::get();                                             /;"	r	language:SystemVerilog	function:uvm_component.set_type_override
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_component.create_component
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_component.create_object
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_component.print_override_info
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_component.set_inst_override
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_component.set_inst_override_by_type
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_component.set_type_override_by_type
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_component.lookup
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
cs	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_component.new
cs	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_config_db.exists
cs	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_config_db.get
cs	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_config_db.set
cs	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	task:uvm_config_db.wait_modified
cs	./uvm-verilator/src/base/uvm_coreservice.svh	/^	static function void set(uvm_coreservice_t cs);$/;"	p	language:SystemVerilog	function:uvm_coreservice_t.set
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_process_report_message
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_get_report_object
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_report
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_report_enabled
cs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	task:run_test
cs	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_init(uvm_coreservice_t cs=null);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_init
cs	./uvm-verilator/src/base/uvm_heartbeat.svh	/^     uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_heartbeat.new
cs	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	class:uvm_heartbeat_callback
cs	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();                                            /;"	r	language:SystemVerilog	function:uvm_utils.create_type_by_name
cs	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_utils.find_all
cs	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	function:uvm_object.get_object_type
cs	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_object.get_uvm_seeding
cs	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_object.set_uvm_seeding
cs	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_phase.m_print_termination_state
cs	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
cs	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	task:uvm_phase.m_run_phases
cs	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	task:uvm_phase.wait_for_self_and_siblings_to_drop
cs	./uvm-verilator/src/base/uvm_port_base.svh	/^	 uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
cs	./uvm-verilator/src/base/uvm_port_base.svh	/^     uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_port_base.connect
cs	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_registry_component_creator.create_by_type
cs	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_registry_object_creator.create_by_type
cs	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_report_handler.report
cs	./uvm-verilator/src/base/uvm_report_server.svh	/^	        uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_report_server.get_server
cs	./uvm-verilator/src/base/uvm_report_server.svh	/^	        uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_report_server.set_server
cs	./uvm-verilator/src/base/uvm_report_server.svh	/^             uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
cs	./uvm-verilator/src/base/uvm_report_server.svh	/^       uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
cs	./uvm-verilator/src/base/uvm_report_server.svh	/^      uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.process_report_message
cs	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get
cs	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_default_precedence
cs	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_default_precedence
cs	./uvm-verilator/src/base/uvm_root.svh	/^		uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_root.end_of_elaboration_phase
cs	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_root.get
cs	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_default_sequence
cs	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_inst_override
cs	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_type_override
cs	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_config
cs	./uvm-verilator/src/base/uvm_traversal.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_component_name_check_visitor.begin_v
cs	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_coreservice_t cs;$/;"	r	language:SystemVerilog	function:uvm_mem_mam.reconfigure
cs	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.create_item
cs	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^      uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_sequence_item.uvm_get_report_object
cs	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();                                              /;"	r	language:SystemVerilog	task:uvm_sequence_library.execute
cs	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_coreservice_t cs;   $/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_check
cs	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_coreservice_t cs = uvm_coreservice_t::get();$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
cs_	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_coreservice_t cs_ ;$/;"	r	language:SystemVerilog	function:uvm_objection.new
ctxt	./uvm-verilator/src/base/uvm_objection.svh	/^                      uvm_objection_context_object ctxt;$/;"	r	language:SystemVerilog	block:uvm_objection.m_execute_scheduled_forks.guard
ctxt	./uvm-verilator/src/base/uvm_objection.svh	/^        uvm_objection_context_object ctxt;$/;"	r	language:SystemVerilog	function:uvm_objection.m_drop
ctxt	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_objection_context_object ctxt;$/;"	r	language:SystemVerilog	function:uvm_objection.m_raise
cur_severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_override(uvm_severity cur_severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_override
cur_severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_override(uvm_severity cur_severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_override
cur_severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_override(uvm_severity cur_severity,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_override
cur_severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_override(uvm_severity cur_severity,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_override
cur_val	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t uvm_reg_field::XpredictX (uvm_reg_data_t cur_val,$/;"	p	language:SystemVerilog	function:uvm_reg_field.XpredictX
curr_byte	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned       curr_byte;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
curr_num	./uvm-verilator/src/base/uvm_port_base.svh	/^    int num,curr_num;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_provided_to
curr_num	./uvm-verilator/src/base/uvm_port_base.svh	/^    int sz, num, curr_num;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
curr_obj	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_object curr_obj;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
curr_obj_name	./uvm-verilator/src/base/uvm_objection.svh	/^    string curr_obj_name;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
curr_phase	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_phase curr_phase;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
current_byte	./uvm-verilator/src/base/uvm_misc.svh	/^  bit [7:0]    current_byte;$/;"	r	language:SystemVerilog	function:uvm_oneway_hash
current_grabber	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::current_grabber();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
d	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase d;$/;"	r	language:SystemVerilog	function:uvm_phase.set_jump_phase
d	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int d[];$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
d	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^                uvm_reg_data_t d;$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_reg
dash	./uvm-verilator/src/base/uvm_factory.svh	/^    string dash = "-----------------------------------------------------------------------------/;"	r	language:SystemVerilog	function:uvm_default_factory.print
dash	./uvm-verilator/src/base/uvm_factory.svh	/^  string dash = "-------------------------------------------------------------------------------/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_display
dash	./uvm-verilator/src/base/uvm_printer.svh	/^  static string dash; \/\/ = "------------------------------------------------------------------/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
dash_id	./uvm-verilator/src/base/uvm_printer.svh	/^    string dash_id, dash_typ, dash_sz;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
dash_sz	./uvm-verilator/src/base/uvm_printer.svh	/^    string dash_id, dash_typ, dash_sz;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
dash_typ	./uvm-verilator/src/base/uvm_printer.svh	/^    string dash_id, dash_typ, dash_sz;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
dashes	./uvm-verilator/src/base/uvm_printer.svh	/^  string dashes;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
data	./tb/my_transaction.sv	/^  rand bit [7:0] data;$/;"	r	language:SystemVerilog	class:my_transaction
data	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void trigger (T data=get_default_data());$/;"	p	language:SystemVerilog	function:uvm_event.trigger
data	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_ptrigger_data (output T data);$/;"	p	language:SystemVerilog	task:uvm_event.wait_ptrigger_data
data	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_trigger_data (output T data);$/;"	p	language:SystemVerilog	task:uvm_event.wait_trigger_data
data	./uvm-verilator/src/base/uvm_event.svh	/^        virtual function void set_default_data(T data);$/;"	p	language:SystemVerilog	function:uvm_event.set_default_data
data	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function bit pre_trigger (uvm_event#(T) e, T data);$/;"	p	language:SystemVerilog	function:uvm_event_callback.pre_trigger
data	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function void post_trigger (uvm_event#(T) e, T data);$/;"	p	language:SystemVerilog	function:uvm_event_callback.post_trigger
data	./uvm-verilator/src/reg/uvm_reg.svh	/^   \/*local*\/ function void XsampleX(uvm_reg_data_t  data,$/;"	p	language:SystemVerilog	function:uvm_reg.XsampleX
data	./uvm-verilator/src/reg/uvm_reg.svh	/^   protected virtual function void sample(uvm_reg_data_t  data,$/;"	p	language:SystemVerilog	function:uvm_reg.sample
data	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  uvm_reg_data_t     data,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
data	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         output uvm_reg_data_t     data,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
data	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  uvm_reg_data_t      data,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
data	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     output uvm_reg_data_t     data,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
data	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual function void decode(ref uvm_reg_data_t data[]);$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.decode
data	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual function void encode(ref uvm_reg_data_t data[]);$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.encode
data	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_reg_data_t data;$/;"	w	language:SystemVerilog	typedef:uvm_reg_bus_op
data	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_data_t data;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
data	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_data_logic_t data;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
data_reg	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                uvm_reg data_reg);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_ftdr_seq.new
database	./uvm-verilator/src/base/uvm_report_server.svh	/^   virtual function void set_message_database(uvm_tr_database database);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_message_database
db	./uvm-verilator/src/base/uvm_component.svh	/^   function void uvm_component::set_tr_database(uvm_tr_database db);$/;"	p	language:SystemVerilog	function:uvm_component.set_tr_database
db	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_tr_database db = get_tr_database();$/;"	r	language:SystemVerilog	function:uvm_component.get_tr_stream
db	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_tr_database db;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
db	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_tr_database(uvm_tr_database db);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_default_tr_database
db	./uvm-verilator/src/base/uvm_report_server.svh	/^          uvm_tr_database db;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
db	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   protected virtual function void do_open(uvm_tr_database db,$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.do_open
db	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_tr_database db;$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
db	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      uvm_tr_database db;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.free
db	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function void m_do_open(uvm_tr_database db,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.m_do_open
db	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   protected virtual function void do_open(uvm_tr_database db,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.do_open
db	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   uvm_tr_database db;$/;"	r	language:SystemVerilog	class:m_uvm_tr_stream_cfg
db	./uvm-verilator/src/base/uvm_transaction.svh	/^      uvm_tr_database db = stream_handle.get_db();$/;"	r	language:SystemVerilog	function:uvm_transaction.m_begin_tr
dc	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^            int lsb, w, dc;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
dc_mask	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^                     uvm_reg_data_t  dc_mask);$/;"	p	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
dc_mask	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_data_t  dc_mask;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
dcs	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_default_coreservice_t dcs;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_init
debug_connected_to	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void debug_connected_to (int level=0, int max_level=-1);$/;"	f	language:SystemVerilog	class:uvm_port_base
debug_create_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::debug_create_by_name (string requested_type_name,$/;"	f	language:SystemVerilog	class:uvm_default_factory
debug_create_by_type	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::debug_create_by_type (uvm_object_wrapper requested_type,$/;"	f	language:SystemVerilog	class:uvm_default_factory
debug_provided_to	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void debug_provided_to  (int level=0, int max_level=-1);$/;"	f	language:SystemVerilog	class:uvm_port_base
debug_report_catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function void debug_report_catcher(int what= 0);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
dec_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  string dec_radix = "'d";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
decode	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual function void decode(ref uvm_reg_data_t data[]);$/;"	f	language:SystemVerilog	class:uvm_reg_cbs
decr	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void decr(real t, time scaled, real secs);$/;"	f	language:SystemVerilog	class:uvm_time
default_alloc	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem_mam_policy default_alloc;$/;"	r	language:SystemVerilog	class:uvm_mem_mam
default_data	./uvm-verilator/src/base/uvm_event.svh	/^        local T default_data;$/;"	r	language:SystemVerilog	class:uvm_event
default_file_handle	./uvm-verilator/src/base/uvm_report_handler.svh	/^  UVM_FILE default_file_handle;$/;"	r	language:SystemVerilog	class:uvm_report_handler
default_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local string         default_hdl_path = "RTL";$/;"	r	language:SystemVerilog	class:uvm_reg_block
default_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^   local string            default_hdl_path = "RTL";$/;"	r	language:SystemVerilog	class:uvm_reg_file
default_map	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_map default_map = blk.get_default_map();$/;"	r	language:SystemVerilog	function:uvm_mem.get_default_map
default_map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map default_map = blk.get_default_map();$/;"	r	language:SystemVerilog	function:uvm_reg.get_default_map
default_map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_reg_map default_map;$/;"	r	language:SystemVerilog	class:uvm_reg_block
default_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local uvm_door_e default_path = UVM_DEFAULT_DOOR;$/;"	r	language:SystemVerilog	class:uvm_reg_block
default_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_door_e      default_path = UVM_DEFAULT_DOOR;$/;"	r	language:SystemVerilog	class:uvm_reg_block
default_precedence	./uvm-verilator/src/base/uvm_resource_base.svh	/^  static int unsigned default_precedence = 1000;$/;"	r	language:SystemVerilog	class:uvm_resource_base
default_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_radix_enum default_radix = UVM_HEX;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
default_radix	./uvm-verilator/src/base/uvm_recorder.svh	/^  uvm_radix_enum default_radix = UVM_HEX;$/;"	r	language:SystemVerilog	class:uvm_recorder
default_value	./uvm-verilator/src/base/uvm_pool.svh	/^      T default_value;$/;"	r	language:SystemVerilog	function:uvm_pool.get
default_value	./uvm-verilator/src/base/uvm_queue.svh	/^    T default_value;$/;"	r	language:SystemVerilog	function:uvm_queue.get
define_access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::define_access(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_field
define_domain	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::define_domain(uvm_domain domain);$/;"	f	language:SystemVerilog	class:uvm_component
delay	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);$/;"	p	language:SystemVerilog	function:uvm_tlm_if.nb_transport_bw
delay	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time delay);$/;"	p	language:SystemVerilog	function:uvm_tlm_if.nb_transport_fw
delay	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual task b_transport(T t, uvm_tlm_time delay);$/;"	p	language:SystemVerilog	task:uvm_tlm_if.b_transport
delete	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void delete(T obj, uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks
delete	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void delete (KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
delete	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void delete (string key);$/;"	f	language:SystemVerilog	class:uvm_object_string_pool
delete	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void delete (int index=-1);$/;"	f	language:SystemVerilog	class:uvm_queue
delete	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void delete(int index);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
delete	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function void delete ( uvm_resource_base rsrc );$/;"	f	language:SystemVerilog	class:uvm_resource_pool
delete	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function bit uvm_run_test_callback::delete( uvm_run_test_callback cb );$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
delete	./uvm-verilator/src/reg/uvm_reg.svh	/^                                bit    delete = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.has_reset
delete	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                      bit    delete = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_field.has_reset
delete_by_name	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void delete_by_name(string name, uvm_callback cb,$/;"	f	language:SystemVerilog	class:uvm_callbacks
delete_callback	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void delete_callback (uvm_event_callback#(T) cb);$/;"	f	language:SystemVerilog	class:uvm_event
delete_elements	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void delete_elements();$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
delta	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_off (bit delta = 0);$/;"	p	language:SystemVerilog	task:uvm_event_base.wait_off
delta	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_on (bit delta = 0);$/;"	p	language:SystemVerilog	task:uvm_event_base.wait_on
depth	./uvm-verilator/src/base/uvm_comparer.svh	/^  int depth;                      \/\/current depth of objects$/;"	r	language:SystemVerilog	class:uvm_comparer
depth	./uvm-verilator/src/base/uvm_objection.svh	/^    int depth;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
depth	./uvm-verilator/src/base/uvm_printer.svh	/^  int depth = -1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
depth	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_max_depth (int depth);$/;"	p	language:SystemVerilog	function:uvm_printer.set_max_depth
depth	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    int depth = get_depth();$/;"	r	language:SystemVerilog	function:uvm_sequence_item.do_print
desc	./uvm-verilator/src/base/uvm_component.svh	/^                                                 string desc="",$/;"	p	language:SystemVerilog	function:uvm_component.record_error_tr
desc	./uvm-verilator/src/base/uvm_component.svh	/^                                                 string desc="",$/;"	p	language:SystemVerilog	function:uvm_component.record_event_tr
desc	./uvm-verilator/src/base/uvm_component.svh	/^                                                string desc="",$/;"	p	language:SystemVerilog	function:uvm_component.begin_child_tr
desc	./uvm-verilator/src/base/uvm_component.svh	/^                                            string desc="",$/;"	p	language:SystemVerilog	function:uvm_component.m_begin_tr
desc	./uvm-verilator/src/base/uvm_component.svh	/^                                          string desc="",$/;"	p	language:SystemVerilog	function:uvm_component.begin_tr
desc	./uvm-verilator/src/base/uvm_objection.svh	/^    string desc = description == "" ? "" : {" (\\"", description, "\\")"};$/;"	r	language:SystemVerilog	function:uvm_test_done_objection.qualify
desc	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     string desc="",$/;"	p	language:SystemVerilog	function:uvm_recorder.begin_tr
desc	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     string desc="",$/;"	p	language:SystemVerilog	function:uvm_text_recorder.begin_tr
description	./uvm-verilator/src/base/uvm_component.svh	/^      string description, int count);$/;"	p	language:SystemVerilog	function:uvm_component.dropped
description	./uvm-verilator/src/base/uvm_component.svh	/^      string description, int count);$/;"	p	language:SystemVerilog	function:uvm_component.raised
description	./uvm-verilator/src/base/uvm_component.svh	/^      string description, int count);$/;"	p	language:SystemVerilog	task:uvm_component.all_dropped
description	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                 string description,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.dropped
description	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                string description,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.raised
description	./uvm-verilator/src/base/uvm_objection.svh	/^                                         string description="",$/;"	p	language:SystemVerilog	function:uvm_objection.raise_objection
description	./uvm-verilator/src/base/uvm_objection.svh	/^                                        string description="",$/;"	p	language:SystemVerilog	function:uvm_objection.drop_objection
description	./uvm-verilator/src/base/uvm_objection.svh	/^                                 string description,$/;"	p	language:SystemVerilog	function:uvm_objection.dropped
description	./uvm-verilator/src/base/uvm_objection.svh	/^                                string description);$/;"	p	language:SystemVerilog	function:uvm_test_done_objection.qualify
description	./uvm-verilator/src/base/uvm_objection.svh	/^                                string description,$/;"	p	language:SystemVerilog	function:uvm_objection.raised
description	./uvm-verilator/src/base/uvm_objection.svh	/^                             string description,$/;"	p	language:SystemVerilog	function:uvm_objection.m_propagate
description	./uvm-verilator/src/base/uvm_objection.svh	/^                            string description,$/;"	p	language:SystemVerilog	task:uvm_objection.all_dropped
description	./uvm-verilator/src/base/uvm_objection.svh	/^                         string description="",$/;"	p	language:SystemVerilog	function:uvm_objection.m_raise
description	./uvm-verilator/src/base/uvm_objection.svh	/^                        string description="",$/;"	p	language:SystemVerilog	function:uvm_objection.m_drop
description	./uvm-verilator/src/base/uvm_objection.svh	/^                       string description="",$/;"	p	language:SystemVerilog	task:uvm_objection.m_forked_drain
description	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.dropped
description	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.raised
description	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	task:uvm_objection_callback.all_dropped
description	./uvm-verilator/src/base/uvm_objection.svh	/^    string description;$/;"	r	language:SystemVerilog	class:uvm_objection_context_object
description	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, s/;"	p	language:SystemVerilog	function:uvm_objection.m_report
description	./uvm-verilator/src/base/uvm_phase.svh	/^                                                   string description="",$/;"	p	language:SystemVerilog	function:uvm_phase.raise_objection
description	./uvm-verilator/src/base/uvm_phase.svh	/^                                                  string description="",$/;"	p	language:SystemVerilog	function:uvm_phase.drop_objection
description	./uvm-verilator/src/base/uvm_phase.svh	/^                                               string description,$/;"	p	language:SystemVerilog	function:uvm_phase.m_report_null_objection
description	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_safe_drop_starting_phase(string description = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_safe_drop_starting_phase
description	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_safe_raise_starting_phase(string description = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_safe_raise_starting_phase
die	./uvm-verilator/src/base/uvm_root.svh	/^	virtual function void die();$/;"	f	language:SystemVerilog	class:uvm_root
diff_count	./uvm-verilator/src/base/uvm_objection.svh	/^        int diff_count;$/;"	r	language:SystemVerilog	function:uvm_objection.m_raise
disable_auto_item_recording	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  virtual function void disable_auto_item_recording();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
disable_auto_item_recording	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function void disable_auto_item_recording();$/;"	f	language:SystemVerilog	class:uvm_sqr_if_base
disable_recording	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::disable_recording ();$/;"	f	language:SystemVerilog	class:uvm_transaction
disable_user_hook	./uvm-verilator/src/base/uvm_field_op.svh	/^   function void disable_user_hook();$/;"	f	language:SystemVerilog	class:uvm_field_op
display	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void display(T obj=null);$/;"	f	language:SystemVerilog	class:uvm_callbacks
display	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void display(T obj=null);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
display_objections	./uvm-verilator/src/base/uvm_objection.svh	/^  function void display_objections(uvm_object obj=null, bit show_header=1);$/;"	f	language:SystemVerilog	class:uvm_objection
distance	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.check
distance	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
dmi	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_dmi_allowed(bit dmi);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_dmi_allowed
doInit	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    int doInit=1;$/;"	r	language:SystemVerilog	function:uvm_cmdline_processor.new
do_accept_tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_accept_tr (uvm_transaction tr);$/;"	f	language:SystemVerilog	class:uvm_component
do_accept_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_accept_tr();$/;"	f	language:SystemVerilog	class:uvm_transaction
do_begin_tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_begin_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
do_begin_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_begin_tr();$/;"	f	language:SystemVerilog	class:uvm_transaction
do_block	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_mem_access_seq
do_block	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_mem_walk_seq
do_block	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_access_seq
do_block	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_bit_bash_seq
do_block	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_hw_reset_seq
do_block	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    protected virtual function void do_block(uvm_reg_block blk,$/;"	f	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
do_block	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   protected virtual task do_block(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_mem_shared_access_seq
do_bus_access	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_bus_access (uvm_reg_item rw,$/;"	t	language:SystemVerilog	class:uvm_reg_map
do_bus_read	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_bus_read (uvm_reg_item rw,$/;"	t	language:SystemVerilog	class:uvm_reg_map
do_bus_write	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_bus_write (uvm_reg_item rw,$/;"	t	language:SystemVerilog	class:uvm_reg_map
do_check	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::do_check(input uvm_reg_data_t expected,$/;"	f	language:SystemVerilog	class:uvm_reg
do_clone	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_report_message_element_base do_clone(); $/;"	f	language:SystemVerilog	class:uvm_report_message_int_element
do_clone	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_report_message_element_base do_clone(); $/;"	f	language:SystemVerilog	class:uvm_report_message_object_element
do_clone	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_report_message_element_base do_clone(); $/;"	f	language:SystemVerilog	class:uvm_report_message_string_element
do_close	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_close(time close_time);$/;"	f	language:SystemVerilog	class:uvm_recorder
do_close	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_close(time close_time);$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_close	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   protected virtual function void do_close();$/;"	f	language:SystemVerilog	class:uvm_text_tr_stream
do_close	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   protected virtual function void do_close();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
do_close_db	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   protected virtual function bit do_close_db();$/;"	f	language:SystemVerilog	class:uvm_text_tr_database
do_compare	./tb/my_transaction.sv	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	f	language:SystemVerilog	class:my_transaction
do_compare	./uvm-verilator/src/base/uvm_object.svh	/^function bit  uvm_object::do_compare (uvm_object rhs,$/;"	f	language:SystemVerilog	class:uvm_object
do_compare	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	f	language:SystemVerilog	class:uvm_built_in_pair
do_compare	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	f	language:SystemVerilog	class:uvm_class_pair
do_compare	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_mem
do_compare	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_reg
do_compare	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_reg_block
do_compare	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_reg_field
do_compare	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function bit uvm_reg_file::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_reg_file
do_compare	./uvm-verilator/src/reg/uvm_vreg.svh	/^function bit uvm_vreg::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_vreg
do_compare	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function bit uvm_vreg_field::do_compare (uvm_object  rhs,$/;"	f	language:SystemVerilog	class:uvm_vreg_field
do_compare	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
do_copy	./tb/my_transaction.sv	/^  function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:my_transaction
do_copy	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_barrier
do_copy	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_event
do_copy	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_event_base
do_copy	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_object
do_copy	./uvm-verilator/src/base/uvm_objection.svh	/^  function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_objection
do_copy	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_pool
do_copy	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_queue
do_copy	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_copy(uvm_report_message_element_base rhs);$/;"	f	language:SystemVerilog	class:uvm_report_message_int_element
do_copy	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_copy(uvm_report_message_element_base rhs);$/;"	f	language:SystemVerilog	class:uvm_report_message_object_element
do_copy	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_copy(uvm_report_message_element_base rhs);$/;"	f	language:SystemVerilog	class:uvm_report_message_string_element
do_copy	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_report_message
do_copy	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
do_copy	./uvm-verilator/src/base/uvm_report_server.svh	/^        function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_report_server
do_copy	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_transaction
do_copy	./uvm-verilator/src/comps/uvm_pair.svh	/^  function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_built_in_pair
do_copy	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_class_pair
do_copy	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
do_copy	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
do_copy	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
do_copy	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_mem
do_copy	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_reg
do_copy	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_reg_block
do_copy	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_reg_field
do_copy	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_reg_file
do_copy	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_reg_item
do_copy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::do_copy (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_reg_map
do_copy	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_copy   (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_vreg
do_copy	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_copy   (uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_vreg_field
do_copy	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
do_copy	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_tlm_extension_base
do_end_tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_end_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
do_end_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_end_tr();$/;"	f	language:SystemVerilog	class:uvm_transaction
do_establish_link	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   protected virtual function void do_establish_link(uvm_link_base link);$/;"	f	language:SystemVerilog	class:uvm_text_tr_database
do_execute_op	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_execute_op ( uvm_field_op op);$/;"	f	language:SystemVerilog	class:uvm_object
do_flush	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_flush();$/;"	f	language:SystemVerilog	class:uvm_component
do_free	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_free();$/;"	f	language:SystemVerilog	class:uvm_recorder
do_free	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_free();$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_free	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   protected virtual function void do_free();$/;"	f	language:SystemVerilog	class:uvm_text_tr_stream
do_free	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   protected virtual function void do_free();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
do_get_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function uvm_object do_get_lhs();$/;"	f	language:SystemVerilog	class:uvm_cause_effect_link
do_get_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function uvm_object do_get_lhs();$/;"	f	language:SystemVerilog	class:uvm_parent_child_link
do_get_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function uvm_object do_get_lhs();$/;"	f	language:SystemVerilog	class:uvm_related_link
do_get_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function uvm_object do_get_rhs();$/;"	f	language:SystemVerilog	class:uvm_cause_effect_link
do_get_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function uvm_object do_get_rhs();$/;"	f	language:SystemVerilog	class:uvm_parent_child_link
do_get_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function uvm_object do_get_rhs();$/;"	f	language:SystemVerilog	class:uvm_related_link
do_kill	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void do_kill();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
do_not_randomize	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  bit do_not_randomize;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
do_not_randomize	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local bit do_not_randomize;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
do_open	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_open(uvm_tr_stream stream,$/;"	f	language:SystemVerilog	class:uvm_recorder
do_open	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_open(uvm_tr_stream stream,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_open	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   protected virtual function void do_open(uvm_tr_database db,$/;"	f	language:SystemVerilog	class:uvm_text_tr_stream
do_open	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   protected virtual function void do_open(uvm_tr_database db,$/;"	f	language:SystemVerilog	class:uvm_tr_stream
do_open_db	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   protected virtual function bit do_open_db();$/;"	f	language:SystemVerilog	class:uvm_text_tr_database
do_open_recorder	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   protected virtual function uvm_recorder do_open_recorder(string name,$/;"	f	language:SystemVerilog	class:uvm_text_tr_stream
do_open_recorder	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   protected virtual function uvm_recorder do_open_recorder(string name,$/;"	f	language:SystemVerilog	class:uvm_tr_stream
do_open_stream	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   protected virtual function uvm_tr_stream do_open_stream(string name,$/;"	f	language:SystemVerilog	class:uvm_text_tr_database
do_pack	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_pack (uvm_packer packer );$/;"	f	language:SystemVerilog	class:uvm_object
do_pack	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_pack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
do_pack	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_pack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
do_pack	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_pack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
do_pack	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_mem
do_pack	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg
do_pack	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg_block
do_pack	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg_field
do_pack	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg_file
do_pack	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_vreg
do_pack	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_pack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_vreg_field
do_pack	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_pack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
do_post_read	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_post_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
do_post_write	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_post_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
do_pre_read	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_pre_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
do_pre_write	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_pre_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
do_predict	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_predict(uvm_reg_item      rw,$/;"	f	language:SystemVerilog	class:uvm_reg
do_predict	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_predict(uvm_reg_item      rw,$/;"	f	language:SystemVerilog	class:uvm_reg_field
do_predict	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function void do_predict(uvm_reg_item      rw,$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
do_predict	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void do_predict (uvm_reg_item      rw,$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
do_print	./tb/my_transaction.sv	/^  function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:my_transaction
do_print	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_barrier
do_print	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_component
do_print	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_event
do_print	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_event_base
do_print	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_object
do_print	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_object_string_pool
do_print	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_pool
do_print	./uvm-verilator/src/base/uvm_report_handler.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_handler
do_print	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_message_int_element
do_print	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_message_object_element
do_print	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_message_string_element
do_print	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_message
do_print	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
do_print	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
do_print	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_resource_base
do_print	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_transaction
do_print	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
do_print	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
do_print	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
do_print	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_mem
do_print	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_reg
do_print	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_reg_block
do_print	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_reg_field
do_print	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_reg_file
do_print	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_reg_map
do_print	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_vreg
do_print	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_vreg_field
do_print	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_sequence
do_print	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
do_print	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
do_print	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
do_print	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::do_print (uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
do_print	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
do_read	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::do_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_mem
do_read	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::do_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg
do_read	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::do_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_field
do_read	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_map
do_ready_to_end	./uvm-verilator/src/base/uvm_phase.svh	/^               bit do_ready_to_end  ; \/\/ bit used for ready_to_end iterations$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
do_record	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_record (uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_object
do_record	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message_int_element
do_record	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message_object_element
do_record	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message_string_element
do_record	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message
do_record	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
do_record	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_record (uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_transaction
do_record	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
do_record_field	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_field(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_record_field_int	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_field_int(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_record_field_real	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_field_real(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_record_generic	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_generic(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_record_object	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_object(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_record_object	./uvm-verilator/src/base/uvm_recorder.svh	/^   virtual protected function void do_record_object(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
do_record_string	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_string(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_record_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_time(string name,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
do_reg_item	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  virtual task do_reg_item(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
do_report	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static  bit do_report;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
do_resolve_bindings	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_resolve_bindings();$/;"	f	language:SystemVerilog	class:uvm_component
do_set_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_lhs(uvm_object lhs);$/;"	f	language:SystemVerilog	class:uvm_cause_effect_link
do_set_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_lhs(uvm_object lhs);$/;"	f	language:SystemVerilog	class:uvm_parent_child_link
do_set_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_lhs(uvm_object lhs);$/;"	f	language:SystemVerilog	class:uvm_related_link
do_set_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_rhs(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_cause_effect_link
do_set_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_rhs(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_parent_child_link
do_set_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_rhs(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_related_link
do_task_phase	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual task do_task_phase (uvm_phase phase);$/;"	t	language:SystemVerilog	class:uvm_port_component_base
do_unpack	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_object
do_unpack	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_unpack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
do_unpack	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_unpack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
do_unpack	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_unpack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
do_unpack	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_mem
do_unpack	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg
do_unpack	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg_block
do_unpack	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg_field
do_unpack	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_reg_file
do_unpack	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_vreg
do_unpack	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_unpack (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_vreg_field
do_unpack	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_unpack(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
do_write	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::do_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_mem
do_write	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::do_write (uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg
do_write	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::do_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_field
do_write	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_map
dom	./uvm-verilator/src/base/uvm_phase.svh	/^  string dom, sch;$/;"	r	language:SystemVerilog	function:uvm_phase.get_full_name
domain	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::define_domain(uvm_domain domain);$/;"	p	language:SystemVerilog	function:uvm_component.define_domain
domain	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_domain(uvm_domain domain, int hier=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_domain
domain	./uvm-verilator/src/base/uvm_domain.svh	/^    uvm_domain domain;$/;"	r	language:SystemVerilog	function:uvm_domain.get_common_domain
domain	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_domain domain;$/;"	r	language:SystemVerilog	function:uvm_phase.get_domain_name
domains	./uvm-verilator/src/base/uvm_domain.svh	/^    uvm_domain domains[string];$/;"	r	language:SystemVerilog	function:uvm_domain.jump_all
domains	./uvm-verilator/src/base/uvm_domain.svh	/^  static function void get_domains(output uvm_domain domains[string]);$/;"	p	language:SystemVerilog	function:uvm_domain.get_domains
done	./uvm-verilator/src/base/uvm_phase.svh	/^    bit done;$/;"	r	language:SystemVerilog	function:uvm_phase.get_predecessors_for_successors
done	./uvm-verilator/src/base/uvm_phase.svh	/^   bit done;$/;"	r	language:SystemVerilog	function:uvm_phase.get_adjacent_predecessor_nodes
done	./uvm-verilator/src/base/uvm_phase.svh	/^   bit done;$/;"	r	language:SystemVerilog	function:uvm_phase.get_adjacent_successor_nodes
door	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_default_door(uvm_door_e door);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_default_door
drain	./uvm-verilator/src/base/uvm_objection.svh	/^  function void set_drain_time (uvm_object obj=null, time drain);$/;"	p	language:SystemVerilog	function:uvm_objection.set_drain_time
drop_objection	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void drop_objection (uvm_object obj=null,$/;"	f	language:SystemVerilog	class:uvm_objection
drop_objection	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::drop_objection (uvm_object obj, $/;"	f	language:SystemVerilog	class:uvm_phase
dropped	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object source_obj, $/;"	f	language:SystemVerilog	class:uvm_component
dropped	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  virtual function void dropped (uvm_objection objection,$/;"	f	language:SystemVerilog	class:uvm_heartbeat_callback
dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  event dropped;$/;"	e	language:SystemVerilog	class:uvm_objection_events
dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void dropped (uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_objection
dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object obj, $/;"	f	language:SystemVerilog	class:uvm_objection_callback
dt	./uvm-verilator/src/base/uvm_callback.svh	/^        super_type dt;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_get_tw_cb_q
dt	./uvm-verilator/src/base/uvm_callback.svh	/^    this_type dt;$/;"	r	language:SystemVerilog	function:uvm_callbacks_base.check_registration
dump	./uvm-verilator/src/base/uvm_resource.svh	/^  function void dump(bit audit = 0, uvm_printer printer = null);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
dump	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void dump();$/;"	f	language:SystemVerilog	class:uvm_resource_db
dump_args	./uvm-verilator/src/base/uvm_root.svh	/^	string dump_args[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_dump_args
dump_get_records	./uvm-verilator/src/base/uvm_resource.svh	/^  function void dump_get_records();$/;"	f	language:SystemVerilog	class:uvm_resource_pool
e	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_event#(uvm_object) e;$/;"	r	language:SystemVerilog	function:uvm_component.end_tr
e	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_event#(uvm_object) e;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
e	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_event#(uvm_object) e;$/;"	r	language:SystemVerilog	function:uvm_component.accept_tr
e	./uvm-verilator/src/base/uvm_event.svh	/^		event e;$/;"	e	language:SystemVerilog	function:uvm_event_base.reset
e	./uvm-verilator/src/base/uvm_event.svh	/^		uvm_event_base e;$/;"	r	language:SystemVerilog	function:uvm_event_base.do_copy
e	./uvm-verilator/src/base/uvm_event.svh	/^	   this_type e;$/;"	r	language:SystemVerilog	function:uvm_event.do_copy
e	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function bit pre_trigger (uvm_event#(T) e, T data);$/;"	p	language:SystemVerilog	function:uvm_event_callback.pre_trigger
e	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function void post_trigger (uvm_event#(T) e, T data);$/;"	p	language:SystemVerilog	function:uvm_event_callback.post_trigger
e	./uvm-verilator/src/base/uvm_globals.svh	/^        T e = e.first();$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_enum_wrapper.m_init_map
e	./uvm-verilator/src/base/uvm_globals.svh	/^  int s = 0, e = 0;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_split_string
e	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void set_heartbeat (uvm_event#(uvm_object) e, ref uvm_component comps[$]);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.set_heartbeat
e	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void start (uvm_event#(uvm_object) e=null);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.start
e	./uvm-verilator/src/base/uvm_transaction.svh	/^  uvm_event#(uvm_object) e;$/;"	r	language:SystemVerilog	function:uvm_transaction.accept_tr
e	./uvm-verilator/src/dpi/uvm_regex.svh	/^  int e, es, s, ss;$/;"	r	language:SystemVerilog	function:uvm_re_match
e	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_endianness_e e = this_map.get_endian();$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
e	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    event e;$/;"	e	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.wait_for_relevant
el_container	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_report_message_element_container el_container;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
element	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element element ;$/;"	r	language:SystemVerilog	function:uvm_printer.get_unused_element
element	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element element ;$/;"	r	language:SystemVerilog	function:uvm_printer.push_element
element	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element element = get_bottom_element() ;$/;"	r	language:SystemVerilog	function:uvm_printer.flush
element	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_printer_element element ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.emit
element	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_table_printer::m_emit_element(uvm_printer_element element, int unsigned leve/;"	p	language:SystemVerilog	function:uvm_table_printer.m_emit_element
element	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_tree_printer::m_emit_element(uvm_printer_element element, int unsigned level/;"	p	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
element	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::kill_update_thread(uvm_object element);$/;"	p	language:SystemVerilog	function:uvm_reg_backdoor.kill_update_thread
element	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::start_update_thread(uvm_object element);$/;"	p	language:SystemVerilog	function:uvm_reg_backdoor.start_update_thread
element	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::wait_for_change(uvm_object element);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.wait_for_change
element	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_object element;$/;"	r	language:SystemVerilog	class:uvm_reg_item
element_children	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element element_children[$];$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
element_children	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_printer_element element_children[$];$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
element_kind	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_elem_kind_e element_kind;$/;"	r	language:SystemVerilog	class:uvm_reg_item
element_name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set (string element_name = "",$/;"	p	language:SystemVerilog	function:uvm_printer_element.set
element_name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_name (string element_name);$/;"	p	language:SystemVerilog	function:uvm_printer_element.set_element_name
element_size	./uvm-verilator/src/base/uvm_printer.svh	/^                                        string element_size = "",$/;"	p	language:SystemVerilog	function:uvm_printer_element.set
element_size	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_size (string element_size);$/;"	p	language:SystemVerilog	function:uvm_printer_element.set_element_size
element_type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                        string element_type_name = "",$/;"	p	language:SystemVerilog	function:uvm_printer_element.set
element_type_name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_type_name (string element_type_name);$/;"	p	language:SystemVerilog	function:uvm_printer_element.set_element_type_name
element_value	./uvm-verilator/src/base/uvm_printer.svh	/^                                        string element_value = ""$/;"	p	language:SystemVerilog	function:uvm_printer_element.set
element_value	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_value (string element_value);$/;"	p	language:SystemVerilog	function:uvm_printer_element.set_element_value
elements	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_begin_elements (int elements = 5);$/;"	p	language:SystemVerilog	function:uvm_printer.set_begin_elements
elements	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_end_elements (int elements = 5);$/;"	p	language:SystemVerilog	function:uvm_printer.set_end_elements
elements	./uvm-verilator/src/base/uvm_report_message.svh	/^      uvm_report_message_element_base elements[$];$/;"	r	language:SystemVerilog	function:uvm_report_message.do_print
elements	./uvm-verilator/src/base/uvm_report_message.svh	/^  protected uvm_report_message_element_base elements[$];$/;"	r	language:SystemVerilog	class:uvm_report_message_element_container
emit	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::emit ();$/;"	f	language:SystemVerilog	class:uvm_printer
emit	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_table_printer::emit();$/;"	f	language:SystemVerilog	class:uvm_table_printer
emit	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_tree_printer::emit();$/;"	f	language:SystemVerilog	class:uvm_tree_printer
en	./rtl/counter.sv	/^    input  logic       en,    \/\/ Enable$/;"	p	language:SystemVerilog	module:counter
enable	./uvm-verilator/src/base/uvm_coreservice.svh	/^   virtual function void set_uvm_seeding(bit enable);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_uvm_seeding
enable	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::set_uvm_seeding(bit enable);$/;"	p	language:SystemVerilog	function:uvm_object.set_uvm_seeding
enable	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::set_enable_print_topology  (bit enable);$/;"	p	language:SystemVerilog	function:uvm_root.set_enable_print_topology
enable	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void use_response_handler(bit enable);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.use_response_handler
enable	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual  function void set_randomize_enabled(bit enable);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_randomize_enabled
enable_print_topology	./uvm-verilator/src/base/uvm_root.svh	/^	bit  enable_print_topology = 0;$/;"	r	language:SystemVerilog	class:uvm_root
enable_recording	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::enable_recording (uvm_tr_stream stream);$/;"	f	language:SystemVerilog	class:uvm_transaction
enable_report_id_count_summary	./uvm-verilator/src/base/uvm_report_server.svh	/^  bit enable_report_id_count_summary=1;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
enabled	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_check_type( bit enabled );$/;"	p	language:SystemVerilog	function:uvm_comparer.set_check_type
enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_id_enabled (bit enabled);$/;"	p	language:SystemVerilog	function:uvm_printer.set_id_enabled
enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_name_enabled (bit enabled);$/;"	p	language:SystemVerilog	function:uvm_printer.set_name_enabled
enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_radix_enabled (bit enabled);$/;"	p	language:SystemVerilog	function:uvm_printer.set_radix_enabled
enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_root_enabled (bit enabled);$/;"	p	language:SystemVerilog	function:uvm_printer.set_root_enabled
enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_size_enabled (bit enabled);$/;"	p	language:SystemVerilog	function:uvm_printer.set_size_enabled
enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_type_name_enabled (bit enabled);$/;"	p	language:SystemVerilog	function:uvm_printer.set_type_name_enabled
enabled	./uvm-verilator/src/base/uvm_report_catcher.svh	/^	  string enabled;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.print_catcher
encode	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual function void encode(ref uvm_reg_data_t data[]);$/;"	f	language:SystemVerilog	class:uvm_reg_cbs
end_elements	./uvm-verilator/src/base/uvm_printer.svh	/^  int end_elements = 5;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
end_event	./uvm-verilator/src/base/uvm_transaction.svh	/^      uvm_event#(uvm_object) end_event ;$/;"	r	language:SystemVerilog	function:uvm_transaction.end_tr
end_event	./uvm-verilator/src/base/uvm_transaction.svh	/^  uvm_event#(uvm_object) end_event;$/;"	r	language:SystemVerilog	class:uvm_transaction
end_event	./uvm-verilator/src/reg/uvm_reg_map.svh	/^        uvm_event#(uvm_object) end_event ;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
end_event	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_event#(uvm_object) end_event ;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
end_event	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_event#(uvm_object) end_event ;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
end_node	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase new_node, begin_node, end_node, tmp_node;$/;"	r	language:SystemVerilog	function:uvm_phase.add
end_of_elaboration	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::end_of_elaboration();  return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
end_of_elaboration_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase end_of_elaboration_ph;$/;"	r	language:SystemVerilog
end_of_elaboration_phase	./tb/uvm_test.sv	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
end_of_elaboration_phase	./tb/uvm_test.sv	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:ReadByName
end_of_elaboration_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::end_of_elaboration_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
end_of_elaboration_phase	./uvm-verilator/src/base/uvm_root.svh	/^	function void end_of_elaboration_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_root
end_of_elaboration_phase	./uvm-verilator/src/comps/uvm_driver.svh	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_driver
end_of_elaboration_phase	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_push_driver
end_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                             bit [63:0] end_offset,$/;"	p	language:SystemVerilog	function:uvm_mem_region.new
end_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   bit [63:0] end_offset;$/;"	r	language:SystemVerilog	function:uvm_mem_mam.reserve_region
end_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   rand bit [63:0] end_offset;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_cfg
end_prematurely	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::end_prematurely() ;$/;"	f	language:SystemVerilog	class:uvm_phase
end_state	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase end_state=null);$/;"	p	language:SystemVerilog	function:uvm_phase.clear_successors
end_time	./uvm-verilator/src/base/uvm_component.svh	/^                                     time end_time=0,$/;"	p	language:SystemVerilog	function:uvm_component.end_tr
end_time	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void end_tr (int handle, time end_time=0);$/;"	p	language:SystemVerilog	function:uvm_recorder.end_tr
end_time	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void end_tr (int handle, time end_time=0);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.end_tr
end_time	./uvm-verilator/src/base/uvm_transaction.svh	/^  local time    end_time=-1;$/;"	r	language:SystemVerilog	class:uvm_transaction
end_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::end_tr (time end_time=0, bit free_handle=1);$/;"	p	language:SystemVerilog	function:uvm_transaction.end_tr
end_tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::end_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
end_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void end_tr (int handle, time end_time=0);$/;"	f	language:SystemVerilog	class:uvm_recorder
end_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void end_tr (int handle, time end_time=0);$/;"	f	language:SystemVerilog	class:uvm_text_recorder
end_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::end_tr (time end_time=0, bit free_handle=1);$/;"	f	language:SystemVerilog	class:uvm_transaction
end_v	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void end_v(); endfunction$/;"	f	language:SystemVerilog	class:uvm_visitor
end_with_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                             uvm_phase end_with_phase=null$/;"	p	language:SystemVerilog	function:uvm_phase.add
endian	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                               uvm_endianness_e endian,$/;"	p	language:SystemVerilog	function:uvm_reg_block.create_map
endian	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_endianness_e endian;$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
endian	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                     uvm_endianness_e endian,$/;"	p	language:SystemVerilog	function:uvm_reg_map.configure
endian	./uvm-verilator/src/reg/uvm_reg_map.svh	/^        uvm_endianness_e endian;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
endian	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_endianness_e endian;$/;"	r	language:SystemVerilog	function:uvm_reg_map.convert2string
endian	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_endianness_e endian;$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
endian_name	./uvm-verilator/src/reg/uvm_mem.svh	/^       uvm_endianness_e endian_name;$/;"	r	language:SystemVerilog	function:uvm_mem.convert2string
enough_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function bit uvm_packer::enough_bits(int needed, string id);$/;"	f	language:SystemVerilog	class:uvm_packer
environment	./tb/uvm_test.sv	/^      ReadByName environment;$/;"	r	language:SystemVerilog	module:top
ep	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_event_pool ep;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
ep	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_event_pool ep;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
ep	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_event_pool ep;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
err	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned err;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
error	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   bit error;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xverify_map_configX
error	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_mem_map_info(uvm_mem mem, bit error=1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_mem_map_info
error	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_reg_map_info(uvm_reg rg, bit error=1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_reg_map_info
error_str	./uvm-verilator/src/base/uvm_component.svh	/^  string error_str;$/;"	r	language:SystemVerilog	function:uvm_component.new
error_time	./uvm-verilator/src/base/uvm_component.svh	/^                                                 time   error_time=0,$/;"	p	language:SystemVerilog	function:uvm_component.record_error_tr
es	./uvm-verilator/src/dpi/uvm_regex.svh	/^  int e, es, s, ss;$/;"	r	language:SystemVerilog	function:uvm_re_match
establish_link	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function void establish_link(uvm_link_base link);$/;"	f	language:SystemVerilog	class:uvm_tr_database
etype	./uvm-verilator/src/base/uvm_component.svh	/^   string etype;$/;"	r	language:SystemVerilog	function:uvm_component.record_error_tr
etype	./uvm-verilator/src/base/uvm_component.svh	/^   string etype;$/;"	r	language:SystemVerilog	function:uvm_component.record_event_tr
event_pool	./uvm-verilator/src/base/uvm_component.svh	/^  protected uvm_event_pool event_pool;$/;"	r	language:SystemVerilog	class:uvm_component
event_time	./uvm-verilator/src/base/uvm_component.svh	/^                                                 time   event_time=0,$/;"	p	language:SystemVerilog	function:uvm_component.record_event_tr
events	./uvm-verilator/src/base/uvm_transaction.svh	/^  const local uvm_event_pool events = new("events");$/;"	r	language:SystemVerilog	class:uvm_transaction
events	./uvm-verilator/src/base/uvm_transaction.svh	/^  const uvm_event_pool events = new("events");$/;"	r	language:SystemVerilog	class:uvm_transaction
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_build_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_check_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_connect_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_end_of_elaboration_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_extract_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_final_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_report_phase
exec_func	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_start_of_simulation_phase
exec_func	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void exec_func(uvm_component comp, uvm_phase phase); endfunction$/;"	f	language:SystemVerilog	class:uvm_phase
exec_task	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_run_phase
exec_task	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual task exec_task(uvm_component comp, uvm_phase phase); endtask$/;"	t	language:SystemVerilog	class:uvm_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_configure_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_main_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_post_configure_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_post_main_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_post_reset_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_post_shutdown_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_pre_configure_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_pre_main_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_pre_reset_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_pre_shutdown_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_reset_phase
exec_task	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	t	language:SystemVerilog	class:uvm_shutdown_phase
exec_time	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  int exec_time;$/;"	r	language:SystemVerilog	class:uvm_cmd_line_verb
execute	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_bottomup_phase
execute	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_phase
execute	./uvm-verilator/src/base/uvm_task_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_task_phase
execute	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^  virtual function void execute(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_topdown_phase
execute	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^task uvm_sequence_library::execute(uvm_object_wrapper wrap);$/;"	t	language:SystemVerilog	class:uvm_sequence_library
execute_item	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::execute_item(uvm_sequence_item item);$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
execute_phase	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::execute_phase();$/;"	t	language:SystemVerilog	class:uvm_phase
execute_report_message	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void execute_report_message(uvm_report_message report_message,$/;"	f	language:SystemVerilog	class:uvm_default_report_server
exists	./uvm-verilator/src/base/uvm_config_db.svh	/^    bit exists;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
exists	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function bit exists(uvm_component cntxt, string inst_name,$/;"	f	language:SystemVerilog	class:uvm_config_db
exists	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int exists (KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
exp	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
exp	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_mem_single_walk_seq.body
exp	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^         uvm_reg_data_t  v, exp;$/;"	r	language:SystemVerilog	task:uvm_reg_single_access_seq.body
exp	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
exp	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
exp	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^               uvm_reg_data_t  actual, exp;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
exp	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            uvm_reg_data_t  actual, exp;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
exp	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_data_t exp   = expected >> m_fields[i].get_lsb_pos() & mask;$/;"	r	language:SystemVerilog	function:uvm_reg.do_check
exp	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t   exp;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
exp	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t  exp;$/;"	r	language:SystemVerilog	task:uvm_reg.mirror
expected	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::do_check(input uvm_reg_data_t expected,$/;"	p	language:SystemVerilog	function:uvm_reg.do_check
expr	./uvm-verilator/src/base/uvm_globals.svh	/^function bit uvm_is_match (string expr, string str);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_is_match
ext	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^         uvm_tlm_extension_base ext = ext_;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
ext	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^      uvm_tlm_extension_base ext = ext_;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.pre_randomize
ext	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^      uvm_tlm_extension_base ext = m_extensions[ext_];$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_print
ext	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function uvm_tlm_extension_base set_extension(uvm_tlm_extension_base ext);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_extension
ext_handle	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    uvm_tlm_extension_base ext_handle = ext.get_type_handle();$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.set_extension
ext_handle	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function uvm_tlm_extension_base get_extension(uvm_tlm_extension_base ext_handle);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.get_extension
ext_handle	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void clear_extension(uvm_tlm_extension_base ext_handle);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.clear_extension
ext_type	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function bit extension_exists( uvm_object_wrapper ext_type );$/;"	p	language:SystemVerilog	function:uvm_policy.extension_exists
ext_type	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function uvm_object get_extension(uvm_object_wrapper ext_type );$/;"	p	language:SystemVerilog	function:uvm_policy.get_extension
ext_type	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function void clear_extension( uvm_object_wrapper ext_type );$/;"	p	language:SystemVerilog	function:uvm_policy.clear_extension
extension	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function uvm_object set_extension( uvm_object extension );$/;"	p	language:SystemVerilog	function:uvm_policy.set_extension
extension	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
extension	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
extension	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem.write
extension	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem.read
extension	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem.peek
extension	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem.poke
extension	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
extension	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
extension	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
extension	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
extension	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
extension	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.update
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.write
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.peek
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.poke
extension	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg.read
extension	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
extension	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
extension	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  uvm_object          extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
extension	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
extension	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
extension	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
extension	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
extension	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
extension	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
extension	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
extension	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
extension	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
extension	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
extension	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
extension	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
extension	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
extension	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
extension	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
extension	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  rand uvm_object extension;$/;"	r	language:SystemVerilog	class:uvm_reg_item
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_object    extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
extension	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
extension	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
extension	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_object         extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
extension	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
extension	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
extension	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  uvm_object          extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
extension	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_object          extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
extension	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
extension	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_object        extension = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
extension_exists	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function bit extension_exists( uvm_object_wrapper ext_type );$/;"	f	language:SystemVerilog	class:uvm_policy
extra_byte	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned extra_byte;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
extract	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::extract();             return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
extract_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase extract_ph;$/;"	r	language:SystemVerilog
extract_phase	./tb/uvm_test.sv	/^  virtual function void extract_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
extract_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::extract_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
extval	./uvm-verilator/src/base/uvm_root.svh	/^			string base, extval;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_config
f	./uvm-verilator/src/base/uvm_coreservice.svh	/^			uvm_default_factory f;$/;"	r	language:SystemVerilog	function:uvm_default_coreservice_t.get_factory
f	./uvm-verilator/src/base/uvm_coreservice.svh	/^			uvm_default_report_server f;$/;"	r	language:SystemVerilog	function:uvm_default_coreservice_t.get_report_server
f	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_factory(uvm_factory f);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_factory
f	./uvm-verilator/src/base/uvm_factory.svh	/^  static function void set(uvm_factory f);$/;"	p	language:SystemVerilog	function:uvm_factory.set
f	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_factory f = cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_default_sequence
f	./uvm-verilator/src/base/uvm_root.svh	/^  virtual  function void set_finish_on_completion(bit f);$/;"	p	language:SystemVerilog	function:uvm_root.set_finish_on_completion
f	./uvm-verilator/src/comps/uvm_pair.svh	/^  function new (string name="", T1 f=null, T2 s=null);$/;"	p	language:SystemVerilog	function:uvm_class_pair.new
f	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_field f = m_fields[i];$/;"	r	language:SystemVerilog	block:uvm_reg.do_write.pre_write_callbacks
f	./uvm-verilator/src/reg/uvm_reg.svh	/^      uvm_reg_field f = m_fields[i];$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
f	./uvm-verilator/src/reg/uvm_reg.svh	/^      uvm_reg_field f = m_fields[i];$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
f	./uvm-verilator/src/reg/uvm_reg.svh	/^  uvm_reg_field f[$];$/;"	r	language:SystemVerilog	function:uvm_reg.do_print
f	./uvm-verilator/src/reg/uvm_reg_map.svh	/^						uvm_reg_field f;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
f	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_field f;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
f	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_vreg_field f = fields[i];$/;"	r	language:SystemVerilog	task:uvm_vreg.read
f	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_vreg_field f = fields[i];$/;"	r	language:SystemVerilog	task:uvm_vreg.write
f	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_factory                  f = cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
f_display	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void f_display(UVM_FILE file, string str);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
fabitstream	./uvm-verilator/src/base/uvm_packer.svh	/^  static bit fabitstream[]; \/\/ field automation bits for (un)pack_bytes$/;"	r	language:SystemVerilog	class:uvm_packer
factory	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.set_type_override
factory	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.create_component
factory	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.create_object
factory	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.print_override_info
factory	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.set_inst_override
factory	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.set_inst_override_by_type
factory	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_component.set_type_override_by_type
factory	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_factory factory;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
factory	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_utils.create_type_by_name
factory	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_object.get_object_type
factory	./uvm-verilator/src/base/uvm_registry.svh	/^        uvm_factory factory = uvm_factory::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.set_type_alias
factory	./uvm-verilator/src/base/uvm_registry.svh	/^     uvm_factory factory =uvm_factory::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.initialize
factory	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_factory factory = cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_registry_component_creator.create_by_type
factory	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_factory factory = cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_registry_object_creator.create_by_type
factory	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_factory factory=uvm_factory::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.set_inst_override
factory	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_factory factory=uvm_factory::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.set_type_override
factory	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_factory factory;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
factory	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_inst_override
factory	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_type_override
factory	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.create_item
factory	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_factory factory=cs.get_factory();$/;"	r	language:SystemVerilog	task:uvm_sequence_library.execute
fd	./uvm-verilator/src/reg/uvm_mem.svh	/^         uvm_reg_frontdoor fd = map_info.frontdoor;$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
fd	./uvm-verilator/src/reg/uvm_mem.svh	/^         uvm_reg_frontdoor fd = map_info.frontdoor;$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
fd	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_reg_frontdoor fd = map_info.frontdoor;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
fd	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_reg_frontdoor fd = map_info.frontdoor;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
fd	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^         uvm_reg_indirect_ftdr_seq fd;$/;"	r	language:SystemVerilog	function:uvm_reg_indirect_data.add_frontdoors
field	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config_settings (string field="",$/;"	p	language:SystemVerilog	function:uvm_component.print_config_settings
field	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_field(uvm_reg_field field);$/;"	p	language:SystemVerilog	function:uvm_reg.add_field
field	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function bit uvm_reg_backdoor::is_auto_updated(uvm_reg_field field);$/;"	p	language:SystemVerilog	function:uvm_reg_backdoor.is_auto_updated
field	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void add_field  (uvm_reg_field field);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.add_field
field	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_reg_field field;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
field	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::add_field(uvm_vreg_field field);$/;"	p	language:SystemVerilog	function:uvm_vreg.add_field
field	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_read(uvm_vreg_field         field,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_read
field	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_write(uvm_vreg_field        field,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_write
field	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_read(uvm_vreg_field        field,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_read
field	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_write(uvm_vreg_field       field,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_write
field_access	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      string field_access;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
field_access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   string field_access = m_access;$/;"	r	language:SystemVerilog	function:uvm_reg_field.get_access
field_check_restore	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^            uvm_check_e field_check_restore[uvm_reg_field];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
field_name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_int_local (string field_name,$/;"	p	language:SystemVerilog	function:uvm_component.set_int_local
field_name	./uvm-verilator/src/base/uvm_config_db.svh	/^                           string field_name,$/;"	p	language:SystemVerilog	function:uvm_config_db.set
field_name	./uvm-verilator/src/base/uvm_config_db.svh	/^                          string field_name,$/;"	p	language:SystemVerilog	function:uvm_config_db.get
field_name	./uvm-verilator/src/base/uvm_config_db.svh	/^      string field_name);$/;"	p	language:SystemVerilog	task:uvm_config_db.wait_modified
field_name	./uvm-verilator/src/base/uvm_config_db.svh	/^    string field_name, bit spell_chk=0);$/;"	p	language:SystemVerilog	function:uvm_config_db.exists
field_name	./uvm-verilator/src/base/uvm_config_db.svh	/^  function new (string inst_name, string field_name);$/;"	p	language:SystemVerilog	function:m_uvm_waiter.new
field_name	./uvm-verilator/src/base/uvm_config_db.svh	/^  string field_name;$/;"	r	language:SystemVerilog	class:m_uvm_waiter
field_name	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_int_local (string      field_name,$/;"	p	language:SystemVerilog	function:uvm_object.set_int_local
field_name	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_object_local (string     field_name,$/;"	p	language:SystemVerilog	function:uvm_object.set_object_local
field_name	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_string_local (string field_name,$/;"	p	language:SystemVerilog	function:uvm_object.set_string_local
field_op	./uvm-verilator/src/base/uvm_comparer.svh	/^    uvm_field_op field_op ;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_object
field_op	./uvm-verilator/src/base/uvm_copier.svh	/^    uvm_field_op field_op;$/;"	r	language:SystemVerilog	function:uvm_copier.copy_object
field_op	./uvm-verilator/src/base/uvm_field_op.svh	/^      uvm_field_op field_op ;$/;"	r	language:SystemVerilog	function:uvm_field_op.m_get_available_op
field_op	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_field_op field_op = uvm_field_op::m_get_available_op();$/;"	r	language:SystemVerilog	function:uvm_object.set_int_local
field_op	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_field_op field_op = uvm_field_op::m_get_available_op();$/;"	r	language:SystemVerilog	function:uvm_object.set_object_local
field_op	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_field_op field_op = uvm_field_op::m_get_available_op();$/;"	r	language:SystemVerilog	function:uvm_object.set_string_local
field_op	./uvm-verilator/src/base/uvm_packer.svh	/^  uvm_field_op field_op;$/;"	r	language:SystemVerilog	function:uvm_packer.pack_object
field_op	./uvm-verilator/src/base/uvm_packer.svh	/^  uvm_field_op field_op;$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_object
field_op	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_field_op field_op ;$/;"	r	language:SystemVerilog	function:uvm_printer.print_object
field_op	./uvm-verilator/src/base/uvm_recorder.svh	/^       uvm_field_op field_op = uvm_field_op::m_get_available_op();$/;"	r	language:SystemVerilog	function:uvm_recorder.do_record_object
field_val	./uvm-verilator/src/reg/uvm_reg.svh	/^               uvm_reg_data_t field_val;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
field_val	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_data_t field_val = rw.value[0] & ((1 << m_size)-1);$/;"	r	language:SystemVerilog	function:uvm_reg_field.do_predict
fields	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^         uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	task:uvm_reg_single_access_seq.body
fields	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
fields	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^            uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
fields	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
fields	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_virtual_fields(ref uvm_vreg_field fields[$]);$/;"	p	language:SystemVerilog	function:uvm_mem.get_virtual_fields
fields	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_fields(ref uvm_reg_field fields[$]);$/;"	p	language:SystemVerilog	function:uvm_reg.get_fields
fields	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^         uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	function:uvm_reg_backdoor.start_update_thread
fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^         uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_field_by_name
fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^         uvm_vreg_field fields[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vfield_by_name
fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_field_by_name
fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_vreg_field fields[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vfield_by_name
fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_fields(ref uvm_reg_field fields[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_fields
fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_virtual_fields(ref uvm_vreg_field fields[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_virtual_fields
fields	./uvm-verilator/src/reg/uvm_reg_field.svh	/^      uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_read
fields	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_field fields[$];$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
fields	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_field    fields[$];$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_write
fields	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_fields(ref uvm_reg_field fields[$], input uvm_hier_e hier=UVM_HIE/;"	p	language:SystemVerilog	function:uvm_reg_map.get_fields
fields	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_fields(ref uvm_vreg_field fields[$], input uvm_hier_e hie/;"	p	language:SystemVerilog	function:uvm_reg_map.get_virtual_fields
fields	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local uvm_vreg_field fields[$];   \/\/ Fields in LSB to MSB order$/;"	r	language:SystemVerilog	class:uvm_vreg
fields	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::get_fields(ref uvm_vreg_field fields[$]);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_fields
fifo	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    rand uvm_reg_data_t fifo[$];$/;"	r	language:SystemVerilog	class:uvm_reg_fifo
file	./uvm-verilator/src/base/uvm_component.svh	/^                                                                UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_file_hier
file	./uvm-verilator/src/base/uvm_component.svh	/^                                                            UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_file_hier
file	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_default_file_hier( UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_default_file_hier
file	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_id_file_hier
file	./uvm-verilator/src/base/uvm_recorder.svh	/^        UVM_FILE file = m_text_db.m_file;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.m_set_attribute
file	./uvm-verilator/src/base/uvm_recorder.svh	/^        UVM_FILE file = m_text_db.m_file;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.set_attribute
file	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function void print_catcher(UVM_FILE file = 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.print_catcher
file	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                     string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_file
file	./uvm-verilator/src/base/uvm_report_handler.svh	/^    UVM_FILE file;$/;"	r	language:SystemVerilog	function:uvm_report_handler.get_file_handle
file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_default_file (UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_default_file
file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_file (string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_id_file
file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_file (uvm_severity severity, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_file
file	./uvm-verilator/src/base/uvm_report_object.svh	/^                                             UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_file
file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_default_file (UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_default_file
file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_file (string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_id_file
file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_file (uvm_severity severity, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_file
file	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void f_display(UVM_FILE file, string str);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.f_display
file	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void report_summarize(UVM_FILE file = UVM_STDOUT);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.report_summarize
file	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::report_header(UVM_FILE file = 0);$/;"	p	language:SystemVerilog	function:uvm_root.report_header
filename	./uvm-verilator/src/base/uvm_globals.svh	/^				 string filename = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
filename	./uvm-verilator/src/base/uvm_globals.svh	/^			       string filename = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
filename	./uvm-verilator/src/base/uvm_globals.svh	/^			       string filename = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
filename	./uvm-verilator/src/base/uvm_globals.svh	/^			      string filename = "",$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
filename	./uvm-verilator/src/base/uvm_globals.svh	/^                                string filename,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.m__uvm_report_dpi
filename	./uvm-verilator/src/base/uvm_globals.svh	/^                          string filename = "",$/;"	p	language:SystemVerilog	function:uvm_report
filename	./uvm-verilator/src/base/uvm_recorder.svh	/^   string                                                   filename;$/;"	r	language:SystemVerilog	class:uvm_text_recorder
filename	./uvm-verilator/src/base/uvm_report_handler.svh	/^      string filename="",$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
filename	./uvm-verilator/src/base/uvm_report_message.svh	/^    					   string filename,$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
filename	./uvm-verilator/src/base/uvm_report_object.svh	/^					    string filename = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
filename	./uvm-verilator/src/base/uvm_report_object.svh	/^					  string filename = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
filename	./uvm-verilator/src/base/uvm_report_object.svh	/^					  string filename = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
filename	./uvm-verilator/src/base/uvm_report_object.svh	/^					 string filename = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
filename	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    string filename = "",$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
filename	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   function void set_file_name(string filename);$/;"	p	language:SystemVerilog	function:uvm_text_tr_database.set_file_name
filename	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::readmemh(string filename);$/;"	p	language:SystemVerilog	task:uvm_reg_block.readmemh
filename	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::writememh(string filename);$/;"	p	language:SystemVerilog	task:uvm_reg_block.writememh
filename	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					    string filename = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
filename	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  string filename = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
filename	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  string filename = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
filename	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					 string filename = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
filename	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    string filename = "",$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
filename_line_string	./uvm-verilator/src/base/uvm_report_server.svh	/^    string filename_line_string;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
filename_set	./uvm-verilator/src/base/uvm_recorder.svh	/^   bit                                                      filename_set;$/;"	r	language:SystemVerilog	class:uvm_text_recorder
final_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::final_phase(uvm_phase phase);         return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
final_status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_status_e final_status = UVM_IS_OK;$/;"	r	language:SystemVerilog	task:uvm_reg_block.mirror
final_val	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_data_t final_val;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
find	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE find(uvm_component start);$/;"	f	language:SystemVerilog	class:uvm_utils
find	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::find(uvm_phase phase, bit stay_in_scope=1);$/;"	f	language:SystemVerilog	class:uvm_phase
find	./uvm-verilator/src/base/uvm_root.svh	/^function uvm_component uvm_root::find (string comp_match);$/;"	f	language:SystemVerilog	class:uvm_root
find_all	./uvm-verilator/src/base/uvm_misc.svh	/^  static function types_t find_all(uvm_component start);$/;"	f	language:SystemVerilog	class:uvm_utils
find_all	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::find_all(string comp_match, ref uvm_component comps[$],$/;"	f	language:SystemVerilog	class:uvm_root
find_block	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::find_block(input string        name,$/;"	f	language:SystemVerilog	class:uvm_reg_block
find_blocks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function int uvm_reg_block::find_blocks(input string        name,$/;"	f	language:SystemVerilog	class:uvm_reg_block
find_by_name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::find_by_name(string name, bit stay_in_scope=1);$/;"	f	language:SystemVerilog	class:uvm_phase
find_override_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::find_override_by_name (string requested_type_na/;"	f	language:SystemVerilog	class:uvm_default_factory
find_override_by_type	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::find_override_by_type(uvm_object_wrapper reques/;"	f	language:SystemVerilog	class:uvm_default_factory
find_unused_resources	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t find_unused_resources();$/;"	f	language:SystemVerilog	class:uvm_resource_pool
find_wrapper_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::find_wrapper_by_name(string type_name);$/;"	f	language:SystemVerilog	class:uvm_default_factory
finish_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task finish_item (uvm_sequence_item item,$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
finish_on_completion	./uvm-verilator/src/base/uvm_root.svh	/^  bit finish_on_completion = 1;$/;"	r	language:SystemVerilog	class:uvm_root
finish_on_completion	./uvm-verilator/src/base/uvm_root.svh	/^  local bit finish_on_completion = 1;$/;"	r	language:SystemVerilog	class:uvm_root
first	./uvm-verilator/src/base/uvm_callback.svh	/^   function CB first();$/;"	f	language:SystemVerilog	class:uvm_callback_iter
first	./uvm-verilator/src/base/uvm_component.svh	/^  static bit first = 1;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
first	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int first (ref KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
first	./uvm-verilator/src/comps/uvm_pair.svh	/^  T1 first;$/;"	r	language:SystemVerilog	class:uvm_built_in_pair
first	./uvm-verilator/src/comps/uvm_pair.svh	/^  T1 first;$/;"	r	language:SystemVerilog	class:uvm_class_pair
first	./uvm-verilator/src/reg/uvm_mem.svh	/^                                          bit first = 0,$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
first	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          bit first = 0,$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
fl	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_file (UVM_FILE fl);$/;"	p	language:SystemVerilog	function:uvm_printer.set_file
fl	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_file(UVM_FILE fl);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_file
fld	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^         uvm_reg_field fld;$/;"	r	language:SystemVerilog	task:uvm_reg_read_only_cbs.pre_write
fld	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^         uvm_reg_field fld;$/;"	r	language:SystemVerilog	task:uvm_reg_write_only_cbs.pre_read
fld	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual function void post_predict(input uvm_reg_field  fld,$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.post_predict
fld_idx	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     int fld_idx;$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
flds	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      uvm_reg_field flds[$];$/;"	r	language:SystemVerilog	function:uvm_reg_read_only_cbs.add
flds	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      uvm_reg_field flds[$];$/;"	r	language:SystemVerilog	function:uvm_reg_read_only_cbs.remove
flds	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      uvm_reg_field flds[$];$/;"	r	language:SystemVerilog	function:uvm_reg_write_only_cbs.add
flds	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      uvm_reg_field flds[$];$/;"	r	language:SystemVerilog	function:uvm_reg_write_only_cbs.remove
flsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
flsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
flsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
flsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
flush	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::flush();$/;"	f	language:SystemVerilog	class:uvm_comparer
flush	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::flush();$/;"	f	language:SystemVerilog	class:uvm_component
flush	./uvm-verilator/src/base/uvm_copier.svh	/^function void flush();$/;"	f	language:SystemVerilog	class:uvm_copier
flush	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function void flush();$/;"	f	language:SystemVerilog	class:uvm_field_op
flush	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::flush();$/;"	f	language:SystemVerilog	class:uvm_packer
flush	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function void flush();$/;"	f	language:SystemVerilog	class:uvm_policy
flush	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_line_printer::flush() ;$/;"	f	language:SystemVerilog	class:uvm_line_printer
flush	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::flush ();$/;"	f	language:SystemVerilog	class:uvm_printer
flush	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_table_printer::flush() ;$/;"	f	language:SystemVerilog	class:uvm_table_printer
flush	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::flush() ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
flush	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void flush();$/;"	f	language:SystemVerilog	class:uvm_recorder
flush	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  virtual function void flush();$/;"	f	language:SystemVerilog	class:uvm_in_order_comparator
flush	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function void flush();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
flush	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function void flush();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
fmsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
fmsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
fmt	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   string fmt;$/;"	r	language:SystemVerilog	function:uvm_reg_field.convert2string
fname	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					      string fname = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
fname	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    string fname = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
fname	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    string fname = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
fname	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					   string fname = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
fname	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      string fname = "",$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
fname	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_filename(string fname);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_filename
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                                     string            fname = "",$/;"	p	language:SystemVerilog	function:uvm_mem.set_frontdoor
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    string fname = "",$/;"	p	language:SystemVerilog	function:uvm_mem.set_backdoor
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem.write
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem.read
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem.peek
fname	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem.poke
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                                string            fname = "",$/;"	p	language:SystemVerilog	function:uvm_mem_mam.request_region
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                                string       fname = "",$/;"	p	language:SystemVerilog	function:uvm_mem_mam.reserve_region
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local string       fname;$/;"	r	language:SystemVerilog	class:uvm_mem_region
fname	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local string fname;$/;"	r	language:SystemVerilog	class:uvm_mem_mam
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                                     string            fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg.set_frontdoor
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                                    string           fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg.set_backdoor
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                               string            fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg.predict
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                           string          fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg.set
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.update
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.write
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.peek
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.poke
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg.read
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_data_t  uvm_reg::get(string  fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg.get
fname	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_data_t  uvm_reg::get_mirrored_value(string  fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg.get_mirrored_value
fname	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   string fname;$/;"	r	language:SystemVerilog	class:uvm_reg_backdoor
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          string               fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_backdoor
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  string              fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
fname	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local string         fname;$/;"	r	language:SystemVerilog	class:uvm_reg_block
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                     string            fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                 string          fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_field.set
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::get(string  fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_field.get
fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::get_mirrored_value(string  fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_field.get_mirrored_value
fname	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                              string          fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.set
fname	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
fname	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function uvm_reg_data_t get(string fname="", int lineno=0);$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.get
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                              string          fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.set
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function uvm_reg get_indirect_reg(string  fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.get_indirect_reg
fname	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function uvm_reg_data_t  get(string  fname = "",$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.get
fname	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  string fname;$/;"	r	language:SystemVerilog	class:uvm_reg_item
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  string        fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
fname	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   string fname;$/;"	r	language:SystemVerilog	class:uvm_reg_frontdoor
fname	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg.write
fname	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  string             fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg.read
fname	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
fname	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
fname	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local string fname;$/;"	r	language:SystemVerilog	class:uvm_vreg
fname	./uvm-verilator/src/reg/uvm_vreg.svh	/^   string fname;$/;"	r	language:SystemVerilog	class:uvm_vreg_cbs
fname	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  string              fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
fname	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  string              fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
fname	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
fname	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  string            fname = "",$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
fname	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local string fname;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
fname	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   string fname;$/;"	r	language:SystemVerilog	class:uvm_vreg_field_cbs
foo	./uvm-verilator/src/base/uvm_resource_db.svh	/^          T foo;$/;"	r	language:SystemVerilog	function:uvm_resource_db.m_show_msg
footer	./uvm-verilator/src/base/uvm_printer.svh	/^  bit footer = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
for_each	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::for_each(bit reset = 0);$/;"	f	language:SystemVerilog	class:uvm_mem_mam
for_each_idx	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local int for_each_idx = -1;$/;"	r	language:SystemVerilog	class:uvm_mem_mam
force_time	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time = 0);$/;"	p	language:SystemVerilog	task:uvm_hdl_force_time
force_time	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time=0);$/;"	p	language:SystemVerilog	task:uvm_hdl_force_time
format_action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  static function string format_action(uvm_action action);$/;"	f	language:SystemVerilog	class:uvm_report_handler
format_footer	./uvm-verilator/src/base/uvm_printer.svh	/^  virtual function string format_footer();$/;"	f	language:SystemVerilog	class:uvm_printer
format_header	./uvm-verilator/src/base/uvm_printer.svh	/^  virtual function string format_header();$/;"	f	language:SystemVerilog	class:uvm_printer
format_row	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::format_row (uvm_printer_row_info row);$/;"	f	language:SystemVerilog	class:uvm_printer
found	./uvm-verilator/src/base/uvm_callback.svh	/^    bit found;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete
found	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase found;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_predecessor
found	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase found;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_predecessor_by_name
found	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase found;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_successor
found	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase found;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_successor_by_name
found	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase found;$/;"	r	language:SystemVerilog	function:uvm_phase.m_print_successors
found	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  bit found;$/;"	r	language:SystemVerilog	function:uvm_run_test_callback.add
found	./uvm-verilator/src/comps/uvm_agent.svh	/^     bit found;$/;"	r	language:SystemVerilog	function:uvm_agent.build_phase
found	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       bit found;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
found_from	./uvm-verilator/src/base/uvm_phase.svh	/^    int found_to[$], found_from[$];$/;"	r	language:SystemVerilog	function:uvm_phase.sync
found_from	./uvm-verilator/src/base/uvm_phase.svh	/^    int found_to[$], found_from[$];$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
found_to	./uvm-verilator/src/base/uvm_phase.svh	/^    int found_to[$], found_from[$];$/;"	r	language:SystemVerilog	function:uvm_phase.sync
found_to	./uvm-verilator/src/base/uvm_phase.svh	/^    int found_to[$], found_from[$];$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
free	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void free(time close_time = 0);$/;"	f	language:SystemVerilog	class:uvm_recorder
free	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function void free();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
free_handle	./uvm-verilator/src/base/uvm_component.svh	/^                                     bit free_handle=1);$/;"	p	language:SystemVerilog	function:uvm_component.end_tr
free_handle	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::end_tr (time end_time=0, bit free_handle=1);$/;"	p	language:SystemVerilog	function:uvm_transaction.end_tr
free_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void free_tr(int handle);$/;"	f	language:SystemVerilog	class:uvm_recorder
free_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void free_tr(int handle);$/;"	f	language:SystemVerilog	class:uvm_text_recorder
free_tr_stream	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::free_tr_stream(uvm_tr_stream stream);$/;"	f	language:SystemVerilog	class:uvm_component
from	./uvm-verilator/src/base/uvm_port_base.svh	/^    this_type from;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_check_relationship
from	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function T clone(input T from);$/;"	p	language:SystemVerilog	function:uvm_built_in_clone.clone
from	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function uvm_object clone(input T from);$/;"	p	language:SystemVerilog	function:uvm_class_clone.clone
from_gparent	./uvm-verilator/src/base/uvm_port_base.svh	/^    uvm_component from_gparent;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_check_relationship
from_name	./uvm-verilator/src/base/uvm_globals.svh	/^    static function bit from_name(string name, ref T value);$/;"	f	language:SystemVerilog	class:m__uvm_report_dpi.uvm_enum_wrapper
from_node	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase from_node, to_node;$/;"	r	language:SystemVerilog	function:uvm_phase.sync
from_node	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase from_node, to_node;$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
from_parent	./uvm-verilator/src/base/uvm_port_base.svh	/^    uvm_component from_parent;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_check_relationship
frontdoor	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   uvm_reg_frontdoor frontdoor=null);$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_mem
frontdoor	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   uvm_reg_frontdoor frontdoor=null);$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_reg
frontdoor	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_frontdoor      frontdoor;$/;"	r	language:SystemVerilog	class:uvm_reg_map_info
ftdr	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_frontdoor(uvm_reg_frontdoor ftdr,$/;"	p	language:SystemVerilog	function:uvm_mem.set_frontdoor
ftdr	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_frontdoor(uvm_reg_frontdoor ftdr,$/;"	p	language:SystemVerilog	function:uvm_reg.set_frontdoor
full_inst_path	./uvm-verilator/src/base/uvm_component.svh	/^  string full_inst_path;$/;"	r	language:SystemVerilog	function:uvm_component.set_inst_override
full_inst_path	./uvm-verilator/src/base/uvm_component.svh	/^  string full_inst_path;$/;"	r	language:SystemVerilog	function:uvm_component.set_inst_override_by_type
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                                             string full_inst_pa/;"	p	language:SystemVerilog	function:uvm_default_factory.m_resolve_type_name_by_inst
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                                string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.find_override_by_name
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                               string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          string full_inst_path="");$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_inst_override
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          string full_inst_path="",$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_name
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_type
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                             string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_display
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                      string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.check_inst_override_exists
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                          uvm_object_wrapper original_type, string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_alias
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^    string full_inst_path;$/;"	w	language:SystemVerilog	typedef:uvm_default_factory.m_inst_typename_alias_t
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  function new (string full_inst_path="",$/;"	p	language:SystemVerilog	function:uvm_factory_override.new
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  string full_inst_path;$/;"	r	language:SystemVerilog	class:uvm_factory_override
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  string full_inst_path;$/;"	r	language:SystemVerilog	function:uvm_default_factory.create_component_by_type
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  string full_inst_path;$/;"	r	language:SystemVerilog	function:uvm_default_factory.create_object_by_type
full_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  string full_inst_path;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_create
full_inst_path	./uvm-verilator/src/base/uvm_registry.svh	/^    string full_inst_path;$/;"	r	language:SystemVerilog	function:uvm_registry_common.set_inst_override
full_name	./uvm-verilator/src/base/uvm_comparer.svh	/^      string     full_name;$/;"	r	language:SystemVerilog	function:uvm_comparer.m_current_context
full_name	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_leaf_scope (string full_name, byte scope_separator = ".");$/;"	p	language:SystemVerilog	function:uvm_leaf_scope
full_name	./uvm-verilator/src/base/uvm_printer.svh	/^  bit full_name = 0;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
full_name	./uvm-verilator/src/base/uvm_recorder.svh	/^      string     full_name;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.m_current_context
g_request_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  local static int              g_request_id;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
g_sequence_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  local static int              g_sequence_id = 1;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
g_sequencer_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  local static int              g_sequencer_id = 1;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
generate_stimulus	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  virtual task generate_stimulus(T t=null, int max_count=0);$/;"	t	language:SystemVerilog	class:uvm_random_stimulus
get	./uvm-verilator/src/base/uvm_callback.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_callbacks
get	./uvm-verilator/src/base/uvm_callback.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_derived_callbacks
get	./uvm-verilator/src/base/uvm_callback.svh	/^  static function uvm_typeid#(T) get();$/;"	f	language:SystemVerilog	class:uvm_typeid
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_build_phase get();$/;"	f	language:SystemVerilog	class:uvm_build_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_check_phase get();$/;"	f	language:SystemVerilog	class:uvm_check_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_connect_phase get();$/;"	f	language:SystemVerilog	class:uvm_connect_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_end_of_elaboration_phase get();$/;"	f	language:SystemVerilog	class:uvm_end_of_elaboration_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_extract_phase get();$/;"	f	language:SystemVerilog	class:uvm_extract_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_final_phase get();$/;"	f	language:SystemVerilog	class:uvm_final_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_report_phase get();$/;"	f	language:SystemVerilog	class:uvm_report_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_run_phase get(); $/;"	f	language:SystemVerilog	class:uvm_run_phase
get	./uvm-verilator/src/base/uvm_common_phases.svh	/^   static function uvm_start_of_simulation_phase get();$/;"	f	language:SystemVerilog	class:uvm_start_of_simulation_phase
get	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function bit get(uvm_component cntxt,$/;"	f	language:SystemVerilog	class:uvm_config_db
get	./uvm-verilator/src/base/uvm_coreservice.svh	/^	static function uvm_coreservice_t get();$/;"	f	language:SystemVerilog	class:uvm_coreservice_t
get	./uvm-verilator/src/base/uvm_factory.svh	/^  static function uvm_factory get();$/;"	f	language:SystemVerilog	class:uvm_factory
get	./uvm-verilator/src/base/uvm_objection.svh	/^  static function uvm_test_done_objection get();$/;"	f	language:SystemVerilog	class:uvm_test_done_objection
get	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function T get (KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
get	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function T get (string key);$/;"	f	language:SystemVerilog	class:uvm_object_string_pool
get	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function T get (int index);$/;"	f	language:SystemVerilog	class:uvm_queue
get	./uvm-verilator/src/base/uvm_registry.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
get	./uvm-verilator/src/base/uvm_registry.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
get	./uvm-verilator/src/base/uvm_registry.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_component_registry
get	./uvm-verilator/src/base/uvm_registry.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_object_registry
get	./uvm-verilator/src/base/uvm_registry.svh	/^  static function this_type get();$/;"	f	language:SystemVerilog	class:uvm_registry_common
get	./uvm-verilator/src/base/uvm_resource.svh	/^  static function uvm_resource_pool get();$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get	./uvm-verilator/src/base/uvm_root.svh	/^function uvm_root uvm_root::get();$/;"	f	language:SystemVerilog	class:uvm_root
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_configure_phase get(); $/;"	f	language:SystemVerilog	class:uvm_configure_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_main_phase get(); $/;"	f	language:SystemVerilog	class:uvm_main_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_post_configure_phase get(); $/;"	f	language:SystemVerilog	class:uvm_post_configure_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_post_main_phase get(); $/;"	f	language:SystemVerilog	class:uvm_post_main_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_post_reset_phase get(); $/;"	f	language:SystemVerilog	class:uvm_post_reset_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_post_shutdown_phase get(); $/;"	f	language:SystemVerilog	class:uvm_post_shutdown_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_pre_configure_phase get(); $/;"	f	language:SystemVerilog	class:uvm_pre_configure_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_pre_main_phase get(); $/;"	f	language:SystemVerilog	class:uvm_pre_main_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_pre_reset_phase get(); $/;"	f	language:SystemVerilog	class:uvm_pre_reset_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_pre_shutdown_phase get(); $/;"	f	language:SystemVerilog	class:uvm_pre_shutdown_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_reset_phase get(); $/;"	f	language:SystemVerilog	class:uvm_reset_phase
get	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   static function uvm_shutdown_phase get(); $/;"	f	language:SystemVerilog	class:uvm_shutdown_phase
get	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual  function T get();$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
get	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual  function T get();$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
get	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual  function T get();$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
get	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_data_t  uvm_reg::get(string  fname = "",$/;"	f	language:SystemVerilog	class:uvm_reg
get	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   local static function uvm_reg_read_only_cbs get();$/;"	f	language:SystemVerilog	class:uvm_reg_read_only_cbs
get	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   local static function uvm_reg_write_only_cbs get();$/;"	f	language:SystemVerilog	class:uvm_reg_write_only_cbs
get	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::get(string  fname = "",$/;"	f	language:SystemVerilog	class:uvm_reg_field
get	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function uvm_reg_data_t get(string fname="", int lineno=0);$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
get	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function uvm_reg_data_t  get(string  fname = "",$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
get	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::get(output REQ t);$/;"	t	language:SystemVerilog	class:uvm_sequencer
get	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task get(output T1 t);$/;"	t	language:SystemVerilog	class:uvm_sqr_if_base
get	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual task get(output T t);$/;"	t	language:SystemVerilog	class:uvm_tlm_fifo_base
get	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual task get( output T t );$/;"	t	language:SystemVerilog	class:uvm_tlm_fifo
get	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task get( output T2 t );$/;"	t	language:SystemVerilog	class:uvm_tlm_if_base
get_abstime	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function real get_abstime(real secs);$/;"	f	language:SystemVerilog	class:uvm_time
get_accept_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function time uvm_transaction::get_accept_time ();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_access	./uvm-verilator/src/reg/uvm_mem.svh	/^function string uvm_mem::get_access(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_mem
get_access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function string uvm_reg_field::get_access(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_access	./uvm-verilator/src/reg/uvm_vreg.svh	/^function string uvm_vreg::get_access(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_vreg
get_access	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function string uvm_vreg_field::get_access(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_vreg_field
get_action	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function uvm_action get_action();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function uvm_action get_action(uvm_severity severity, string id);$/;"	f	language:SystemVerilog	class:uvm_report_handler
get_action	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_action get_action();$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
get_action	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function uvm_action get_action();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_active_object	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function uvm_object get_active_object();$/;"	f	language:SystemVerilog	class:uvm_policy
get_active_object_depth	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function int unsigned get_active_object_depth();$/;"	f	language:SystemVerilog	class:uvm_policy
get_adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_adapter uvm_reg_map::get_adapter(uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_addr_unit_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_addr_unit_bytes();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_address	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_addr_t uvm_mem::get_address(uvm_reg_addr_t offset = 0,$/;"	f	language:SystemVerilog	class:uvm_mem
get_address	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_addr_t uvm_reg::get_address(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_reg
get_address	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_reg_addr_t  uvm_vreg::get_address(longint unsigned idx,$/;"	f	language:SystemVerilog	class:uvm_vreg
get_address	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function bit [63:0] get_address();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_addresses	./uvm-verilator/src/reg/uvm_mem.svh	/^function int uvm_mem::get_addresses(uvm_reg_addr_t offset = 0,$/;"	f	language:SystemVerilog	class:uvm_mem
get_addresses	./uvm-verilator/src/reg/uvm_reg.svh	/^function int uvm_reg::get_addresses(uvm_reg_map map=null, ref uvm_reg_addr_t addr[]);$/;"	f	language:SystemVerilog	class:uvm_reg
get_adjacent_predecessor_nodes	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::get_adjacent_predecessor_nodes(ref uvm_phase pred[]);$/;"	f	language:SystemVerilog	class:uvm_phase
get_adjacent_successor_nodes	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::get_adjacent_successor_nodes(ref uvm_phase succ[]);$/;"	f	language:SystemVerilog	class:uvm_phase
get_all	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void get_all ( ref CB all_callbacks[$], input T obj=null );$/;"	f	language:SystemVerilog	class:uvm_callbacks
get_ap	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_analysis_port #(T) get_ap;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
get_arbitration	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function UVM_SEQ_ARB_TYPE uvm_sequencer_base::get_arbitration();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
get_arbitration_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::get_arbitration_sequence( int index);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
get_arg_matches	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_matches (string match, ref string args[$]);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_arg_value	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_value (string match, ref string value);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_arg_values	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_values (string match, ref string values[$]);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_args	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function void get_args (output string args[$]);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_auto_predict	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   function bit  get_auto_predict(); return m_auto_predict; endfunction$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_automatic_phase_objection	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function bit get_automatic_phase_objection();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_backdoor	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_backdoor uvm_mem::get_backdoor(bit inherited = 1);$/;"	f	language:SystemVerilog	class:uvm_mem
get_backdoor	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_backdoor uvm_reg::get_backdoor(bit inherited = 1);$/;"	f	language:SystemVerilog	class:uvm_reg
get_backdoor	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_backdoor uvm_reg_block::get_backdoor(bit inherited = 1);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_base_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_addr_t  uvm_reg_map::get_base_addr(uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_base_response	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task get_base_response(output uvm_sequence_item response, input int transaction_id = -/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_begin_elements	./uvm-verilator/src/base/uvm_printer.svh	/^function int uvm_printer::get_begin_elements ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_begin_node	./uvm-verilator/src/base/uvm_phase.svh	/^  function uvm_phase get_begin_node(); if (m_imp != null) return this; return null; endfunction$/;"	f	language:SystemVerilog	class:uvm_phase
get_begin_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function time uvm_transaction::get_begin_time ();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_bit	./uvm-verilator/src/base/uvm_packer.svh	/^function bit unsigned uvm_packer::get_bit(int unsigned index);$/;"	f	language:SystemVerilog	class:uvm_packer
get_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_bits( ref bit bits [] ); get_packed_bits(bits); endfunction$/;"	f	language:SystemVerilog	class:uvm_packer
get_block	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_block uvm_mem::get_block();$/;"	f	language:SystemVerilog	class:uvm_mem
get_block	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_block uvm_reg::get_block();$/;"	f	language:SystemVerilog	class:uvm_reg
get_block	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function uvm_reg_block uvm_reg_file::get_block();$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_block	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_reg_block uvm_vreg::get_block();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_block_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::get_block_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_blocks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_blocks(ref uvm_reg_block blks[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_bottom_element	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element uvm_printer::get_bottom_element ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_by_name	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_base get_by_name(string scope = "",$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get_by_name	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_by_name(string scope,$/;"	f	language:SystemVerilog	class:uvm_resource
get_by_name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t get_by_name(string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_db
get_by_type	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_base get_by_type(string scope = "",$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get_by_type	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_by_type(string scope = "",$/;"	f	language:SystemVerilog	class:uvm_resource
get_by_type	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t get_by_type(string scope);$/;"	f	language:SystemVerilog	class:uvm_resource_db
get_byte	./uvm-verilator/src/base/uvm_packer.svh	/^function byte unsigned uvm_packer::get_byte(int unsigned index);$/;"	f	language:SystemVerilog	class:uvm_packer
get_byte_enable	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void get_byte_enable(output byte unsigned p[]);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_byte_enable_length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function int unsigned get_byte_enable_length();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_bytes	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_bytes( ref byte unsigned bytes [] ); get_packed_bytes(bytes); endf/;"	f	language:SystemVerilog	class:uvm_packer
get_cb	./uvm-verilator/src/base/uvm_callback.svh	/^   function CB get_cb();$/;"	f	language:SystemVerilog	class:uvm_callback_iter
get_check_on_read	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   function bit  get_check_on_read(); return m_check_on_read; endfunction$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_check_type	./uvm-verilator/src/base/uvm_comparer.svh	/^function bit uvm_comparer::get_check_type();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_child	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::get_child(string name);$/;"	f	language:SystemVerilog	class:uvm_component
get_children	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::get_children(ref uvm_component children[$]);$/;"	f	language:SystemVerilog	class:uvm_component
get_children	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::get_children(ref uvm_printer_element children[$], input bit r/;"	f	language:SystemVerilog	class:uvm_printer_element
get_client	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function uvm_report_object get_client();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_close_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   function time get_close_time();$/;"	f	language:SystemVerilog	class:uvm_recorder
get_command	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_tlm_command_e get_command();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_common_domain	./uvm-verilator/src/base/uvm_domain.svh	/^  static function uvm_domain get_common_domain();$/;"	f	language:SystemVerilog	class:uvm_domain
get_comp	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function uvm_port_component_base get_comp();$/;"	f	language:SystemVerilog	class:uvm_port_base
get_compare	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_check_e uvm_reg_field::get_compare();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_component_visitor	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_visitor#(uvm_component) get_component_visitor();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_config	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE get_config(uvm_component comp, bit is_fatal);$/;"	f	language:SystemVerilog	class:uvm_utils
get_connected_to	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void get_connected_to (ref uvm_port_base #(IF) list[string]);$/;"	f	language:SystemVerilog	class:uvm_port_base
get_connected_to	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function void get_connected_to(ref uvm_port_list list);$/;"	f	language:SystemVerilog	class:uvm_port_component
get_context	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function string get_context();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_context	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function string get_context();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_core_state	./uvm-verilator/src/base/uvm_globals.svh	/^function uvm_core_state get_core_state();$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
get_coverage	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::get_coverage(uvm_reg_cvr_t is_on);$/;"	f	language:SystemVerilog	class:uvm_mem
get_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::get_coverage(uvm_reg_cvr_t is_on);$/;"	f	language:SystemVerilog	class:uvm_reg
get_coverage	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::get_coverage(uvm_reg_cvr_t is_on = UVM_CVR_ALL);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_current_item	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function REQ get_current_item();$/;"	f	language:SystemVerilog	class:uvm_sequence
get_current_item	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  function REQ get_current_item();$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
get_data	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void get_data (output byte unsigned p []);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_data_length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function int unsigned get_data_length();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_db	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function uvm_tr_database get_db();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
get_default	./uvm-verilator/src/base/uvm_comparer.svh	/^  static function uvm_comparer get_default () ;$/;"	f	language:SystemVerilog	class:uvm_comparer
get_default	./uvm-verilator/src/base/uvm_copier.svh	/^static function uvm_copier get_default () ;$/;"	f	language:SystemVerilog	class:uvm_copier
get_default	./uvm-verilator/src/base/uvm_packer.svh	/^  static function uvm_packer get_default () ;$/;"	f	language:SystemVerilog	class:uvm_packer
get_default	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_line_printer uvm_line_printer::get_default() ;$/;"	f	language:SystemVerilog	class:uvm_line_printer
get_default	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer uvm_printer::get_default() ;$/;"	f	language:SystemVerilog	class:uvm_printer
get_default	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_table_printer uvm_table_printer::get_default() ;$/;"	f	language:SystemVerilog	class:uvm_table_printer
get_default	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_tree_printer uvm_tree_printer::get_default() ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
get_default_comparer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_comparer get_default_comparer();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_default_copier	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_copier get_default_copier();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_default_data	./uvm-verilator/src/base/uvm_event.svh	/^        virtual function T get_default_data();$/;"	f	language:SystemVerilog	class:uvm_event
get_default_door	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_door_e uvm_reg_block::get_default_door();$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_default_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function string uvm_reg_block::get_default_hdl_path();$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_default_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function string uvm_reg_file::get_default_hdl_path();$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_default_map	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_map uvm_mem::get_default_map();$/;"	f	language:SystemVerilog	class:uvm_mem
get_default_map	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_map uvm_reg::get_default_map();$/;"	f	language:SystemVerilog	class:uvm_reg
get_default_map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::get_default_map();$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_default_max_ready_to_end_iterations	./uvm-verilator/src/base/uvm_phase.svh	/^function int uvm_phase::get_default_max_ready_to_end_iterations();$/;"	f	language:SystemVerilog	class:uvm_phase
get_default_packer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_packer get_default_packer();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_default_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_path_e uvm_reg_block::get_default_path();$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_default_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  static function int unsigned get_default_precedence();$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get_default_printer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_printer get_default_printer();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_default_radix	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_radix_enum uvm_printer::get_default_radix ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_default_tr_database	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_tr_database get_default_tr_database();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_depth	./uvm-verilator/src/base/uvm_component.svh	/^function int unsigned uvm_component::get_depth();$/;"	f	language:SystemVerilog	class:uvm_component
get_depth	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function int get_depth();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_domain	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_domain uvm_component::get_domain();$/;"	f	language:SystemVerilog	class:uvm_component
get_domain	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_domain uvm_phase::get_domain();$/;"	f	language:SystemVerilog	class:uvm_phase
get_domain_name	./uvm-verilator/src/base/uvm_phase.svh	/^function string uvm_phase::get_domain_name();$/;"	f	language:SystemVerilog	class:uvm_phase
get_domains	./uvm-verilator/src/base/uvm_domain.svh	/^  static function void get_domains(output uvm_domain domains[string]);$/;"	f	language:SystemVerilog	class:uvm_domain
get_drain_time	./uvm-verilator/src/base/uvm_objection.svh	/^  function time get_drain_time (uvm_object obj=null);$/;"	f	language:SystemVerilog	class:uvm_objection
get_element_container	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function uvm_report_message_element_container get_element_container();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_element_container	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function uvm_report_message_element_container get_element_container();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_element_name	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer_element::get_element_name ();$/;"	f	language:SystemVerilog	class:uvm_printer_element
get_element_size	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer_element::get_element_size ();$/;"	f	language:SystemVerilog	class:uvm_printer_element
get_element_type_name	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer_element::get_element_type_name ();$/;"	f	language:SystemVerilog	class:uvm_printer_element
get_element_value	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer_element::get_element_value ();$/;"	f	language:SystemVerilog	class:uvm_printer_element
get_elements	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function queue_of_element get_elements();$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
get_enable_print_topology	./uvm-verilator/src/base/uvm_root.svh	/^function bit uvm_root::get_enable_print_topology();$/;"	f	language:SystemVerilog	class:uvm_root
get_end_elements	./uvm-verilator/src/base/uvm_printer.svh	/^function int uvm_printer::get_end_elements ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_end_node	./uvm-verilator/src/base/uvm_phase.svh	/^  function uvm_phase get_end_node();   return m_end_node; endfunction$/;"	f	language:SystemVerilog	class:uvm_phase
get_end_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function bit [63:0] uvm_mem_region::get_end_offset();$/;"	f	language:SystemVerilog	class:uvm_mem_region
get_end_time	./uvm-verilator/src/base/uvm_transaction.svh	/^function time uvm_transaction::get_end_time ();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_endian	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_endianness_e uvm_reg_map::get_endian(uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_event_pool	./uvm-verilator/src/base/uvm_transaction.svh	/^function uvm_event_pool uvm_transaction::get_event_pool();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) get_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
get_extension	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function uvm_object get_extension(uvm_object_wrapper ext_type );$/;"	f	language:SystemVerilog	class:uvm_policy
get_extension	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function uvm_tlm_extension_base get_extension(uvm_tlm_extension_base ext_handle);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_factory	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_factory get_factory();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_field_by_name	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_field uvm_reg::get_field_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg
get_field_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_field uvm_reg_block::get_field_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_field_by_name	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_vreg_field uvm_vreg::get_field_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_vreg
get_fields	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_fields(ref uvm_reg_field fields[$]);$/;"	f	language:SystemVerilog	class:uvm_reg
get_fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_fields(ref uvm_reg_field fields[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_fields	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_fields(ref uvm_reg_field fields[$], input uvm_hier_e hier=UVM_HIE/;"	f	language:SystemVerilog	class:uvm_reg_map
get_fields	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::get_fields(ref uvm_vreg_field fields[$]);$/;"	f	language:SystemVerilog	class:uvm_vreg
get_file	./uvm-verilator/src/base/uvm_printer.svh	/^function UVM_FILE uvm_printer::get_file ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_file	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function UVM_FILE get_file();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_file_handle	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function UVM_FILE get_file_handle(uvm_severity severity, string id);$/;"	f	language:SystemVerilog	class:uvm_report_handler
get_filename	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function string get_filename();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_finish_on_completion	./uvm-verilator/src/base/uvm_root.svh	/^  virtual  function bit get_finish_on_completion();$/;"	f	language:SystemVerilog	class:uvm_root
get_first	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_first (ref int itr, input T obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks
get_first_child	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::get_first_child(ref string name);$/;"	f	language:SystemVerilog	class:uvm_component
get_fname	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function string get_fname();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_frontdoor	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_frontdoor uvm_mem::get_frontdoor(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_mem
get_frontdoor	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_frontdoor uvm_reg::get_frontdoor(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_reg
get_full_hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_full_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f	language:SystemVerilog	class:uvm_mem
get_full_hdl_path	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_full_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f	language:SystemVerilog	class:uvm_reg
get_full_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_full_hdl_path(ref string paths[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_full_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::get_full_hdl_path(ref string paths[$],$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_full_name	./uvm-verilator/src/base/uvm_component.svh	/^function string uvm_component::get_full_name ();$/;"	f	language:SystemVerilog	class:uvm_component
get_full_name	./uvm-verilator/src/base/uvm_object.svh	/^function string uvm_object::get_full_name ();$/;"	f	language:SystemVerilog	class:uvm_object
get_full_name	./uvm-verilator/src/base/uvm_phase.svh	/^function string uvm_phase::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_phase
get_full_name	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function string get_full_name();$/;"	f	language:SystemVerilog	class:uvm_port_base
get_full_name	./uvm-verilator/src/reg/uvm_mem.svh	/^function string uvm_mem::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_mem
get_full_name	./uvm-verilator/src/reg/uvm_reg.svh	/^function string uvm_reg::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_reg
get_full_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function string uvm_reg_block::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_full_name	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function string uvm_reg_field::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_full_name	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function string uvm_reg_file::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_full_name	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function string uvm_reg_map::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_full_name	./uvm-verilator/src/reg/uvm_vreg.svh	/^function string uvm_vreg::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_full_name	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function string uvm_vreg_field::get_full_name();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
get_full_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function string get_full_name();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_global	./uvm-verilator/src/base/uvm_pool.svh	/^  static function T get_global (KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
get_global	./uvm-verilator/src/base/uvm_pool.svh	/^  static function T get_global (string key);$/;"	f	language:SystemVerilog	class:uvm_object_string_pool
get_global	./uvm-verilator/src/base/uvm_queue.svh	/^  static function T get_global (int index);$/;"	f	language:SystemVerilog	class:uvm_queue
get_global_pool	./uvm-verilator/src/base/uvm_pool.svh	/^  static function this_type get_global_pool ();$/;"	f	language:SystemVerilog	class:uvm_object_string_pool
get_global_pool	./uvm-verilator/src/base/uvm_pool.svh	/^  static function this_type get_global_pool ();$/;"	f	language:SystemVerilog	class:uvm_pool
get_global_queue	./uvm-verilator/src/base/uvm_queue.svh	/^  static function this_type get_global_queue ();$/;"	f	language:SystemVerilog	class:uvm_queue
get_global_seed	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function int unsigned get_global_seed();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_handle	./uvm-verilator/src/base/uvm_recorder.svh	/^   function int get_handle();$/;"	f	language:SystemVerilog	class:uvm_recorder
get_handle	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function int get_handle();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
get_hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f	language:SystemVerilog	class:uvm_mem
get_hdl_path	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	f	language:SystemVerilog	class:uvm_reg
get_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_hdl_path(ref string paths[$], input string kind = "");$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::get_hdl_path(ref string paths[$], input string kind = "");$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_hdl_path_kinds	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_hdl_path_kinds (ref string kinds[$]);$/;"	f	language:SystemVerilog	class:uvm_mem
get_hdl_path_kinds	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_hdl_path_kinds (ref string kinds[$]);$/;"	f	language:SystemVerilog	class:uvm_reg
get_highest_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_highest_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	f	language:SystemVerilog	class:uvm_resource
get_highest_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  static function uvm_resource_base get_highest_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get_id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function string get_id();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_id	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function string get_id();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_id_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function int get_id_count(string id);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_id_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::get_id_enabled ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_id_set	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void get_id_set(output string q[$]);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_if	./uvm-verilator/src/base/uvm_port_base.svh	/^  function uvm_port_base #(IF) get_if(int index=0);$/;"	f	language:SystemVerilog	class:uvm_port_base
get_immediate_children	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element_proxy::get_immediate_children(uvm_printer_element s,$/;"	f	language:SystemVerilog	class:uvm_printer_element_proxy
get_immediate_children	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void get_immediate_children(STRUCTURE s, ref STRUCTURE children[$]);   $/;"	f	language:SystemVerilog	class:uvm_component_proxy
get_imp	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::get_imp();$/;"	f	language:SystemVerilog	class:uvm_phase
get_incr	./uvm-verilator/src/reg/uvm_vreg.svh	/^function int unsigned uvm_vreg::get_incr();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_indent	./uvm-verilator/src/base/uvm_printer.svh	/^function int uvm_table_printer::get_indent() ;$/;"	f	language:SystemVerilog	class:uvm_table_printer
get_indent	./uvm-verilator/src/base/uvm_printer.svh	/^function int uvm_tree_printer::get_indent() ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
get_indirect_reg	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function uvm_reg get_indirect_reg(string  fname = "",$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
get_initiator	./uvm-verilator/src/base/uvm_transaction.svh	/^function uvm_component uvm_transaction::get_initiator();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_inst	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  static function uvm_cmdline_processor get_inst();$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_inst_count	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::get_inst_count();$/;"	f	language:SystemVerilog	class:uvm_object
get_inst_id	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::get_inst_id();$/;"	f	language:SystemVerilog	class:uvm_object
get_int	./uvm-verilator/src/base/uvm_packer.svh	/^function int unsigned uvm_packer::get_int(int unsigned index);$/;"	f	language:SystemVerilog	class:uvm_packer
get_ints	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_ints( ref int unsigned ints [] ); get_packed_ints(ints); endfuncti/;"	f	language:SystemVerilog	class:uvm_packer
get_is_active	./uvm-verilator/src/comps/uvm_agent.svh	/^  virtual function uvm_active_passive_enum get_is_active();$/;"	f	language:SystemVerilog	class:uvm_agent
get_item	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function uvm_reg_item get_item();$/;"	f	language:SystemVerilog	class:uvm_reg_adapter
get_jump_target	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::get_jump_target();$/;"	f	language:SystemVerilog	class:uvm_phase
get_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^protected function m_uvm_printer_knobs get_knobs() ; return knobs; endfunction$/;"	f	language:SystemVerilog	class:uvm_printer
get_last	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_last (ref int itr, input T obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks
get_len	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function int unsigned uvm_mem_region::get_len();$/;"	f	language:SystemVerilog	class:uvm_mem_region
get_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   function uvm_object get_lhs();$/;"	f	language:SystemVerilog	class:uvm_link_base
get_line	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function int get_line();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_line	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function int get_line();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_line_prefix	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::get_line_prefix ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_link	./uvm-verilator/src/base/uvm_links.svh	/^   static function uvm_cause_effect_link get_link(uvm_object lhs,$/;"	f	language:SystemVerilog	class:uvm_cause_effect_link
get_link	./uvm-verilator/src/base/uvm_links.svh	/^   static function uvm_parent_child_link get_link(uvm_object lhs,$/;"	f	language:SystemVerilog	class:uvm_parent_child_link
get_link	./uvm-verilator/src/base/uvm_links.svh	/^   static function uvm_related_link get_link(uvm_object lhs,$/;"	f	language:SystemVerilog	class:uvm_related_link
get_local_map	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_map uvm_mem::get_local_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_mem
get_local_map	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_map uvm_reg::get_local_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg
get_local_map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function uvm_reg_map get_local_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
get_lsb_pos	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function int unsigned uvm_reg_field::get_lsb_pos();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_lsb_pos_in_register	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function int unsigned uvm_vreg_field::get_lsb_pos_in_register();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
get_map_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::get_map_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_maps	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_maps(ref uvm_reg_map maps[$]);$/;"	f	language:SystemVerilog	class:uvm_mem
get_maps	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_maps(ref uvm_reg_map maps[$]);$/;"	f	language:SystemVerilog	class:uvm_reg
get_maps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_maps(ref uvm_reg_map maps[$]);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_maps	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::get_maps(ref uvm_reg_map maps[$]);$/;"	f	language:SystemVerilog	class:uvm_vreg
get_max_depth	./uvm-verilator/src/base/uvm_printer.svh	/^function int uvm_printer::get_max_depth ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_max_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function int get_max_quit_count();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_max_ready_to_end_iterations	./uvm-verilator/src/base/uvm_phase.svh	/^function int uvm_phase::get_max_ready_to_end_iterations();$/;"	f	language:SystemVerilog	class:uvm_phase
get_max_size	./uvm-verilator/src/reg/uvm_mem.svh	/^function int unsigned uvm_mem::get_max_size();$/;"	f	language:SystemVerilog	class:uvm_mem
get_max_size	./uvm-verilator/src/reg/uvm_reg.svh	/^function int unsigned uvm_reg::get_max_size();$/;"	f	language:SystemVerilog	class:uvm_reg
get_max_size	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function int unsigned uvm_reg_field::get_max_size();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_mem_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_mem uvm_reg_block::get_mem_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_mem_by_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_mem uvm_reg_map::get_mem_by_offset(uvm_reg_addr_t offset);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_mem_map_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_mem_map_info(uvm_mem mem, bit error=1);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_memories	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_memories(ref uvm_mem mems[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_memories	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_memories(ref uvm_mem mems[$], input uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_memory	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem uvm_mem_mam::get_memory();$/;"	f	language:SystemVerilog	class:uvm_mem_mam
get_memory	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem uvm_mem_region::get_memory();$/;"	f	language:SystemVerilog	class:uvm_mem_region
get_memory	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_mem uvm_vreg::get_memory();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_memory_for_alloc	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static char* get_memory_for_alloc(int need)$/;"	f	language:C	typeref:typename:char *	file:
get_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function string get_message();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_message	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function string get_message();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_message_database	./uvm-verilator/src/base/uvm_report_server.svh	/^   virtual function uvm_tr_database get_message_database();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_mirrored_value	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_data_t  uvm_reg::get_mirrored_value(string  fname = "",$/;"	f	language:SystemVerilog	class:uvm_reg
get_mirrored_value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_data_t  uvm_reg_field::get_mirrored_value(string  fname = "",$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_miscompares	./uvm-verilator/src/base/uvm_comparer.svh	/^function string uvm_comparer::get_miscompares();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_n_bits	./uvm-verilator/src/reg/uvm_mem.svh	/^function int unsigned uvm_mem::get_n_bits();$/;"	f	language:SystemVerilog	class:uvm_mem
get_n_bits	./uvm-verilator/src/reg/uvm_reg.svh	/^function int unsigned uvm_reg::get_n_bits();$/;"	f	language:SystemVerilog	class:uvm_reg
get_n_bits	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function int unsigned uvm_reg_field::get_n_bits();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_n_bits	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function int unsigned uvm_vreg_field::get_n_bits();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
get_n_bytes	./uvm-verilator/src/reg/uvm_mem.svh	/^function int unsigned uvm_mem::get_n_bytes();$/;"	f	language:SystemVerilog	class:uvm_mem
get_n_bytes	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function int unsigned uvm_mem_region::get_n_bytes();$/;"	f	language:SystemVerilog	class:uvm_mem_region
get_n_bytes	./uvm-verilator/src/reg/uvm_reg.svh	/^function int unsigned uvm_reg::get_n_bytes();$/;"	f	language:SystemVerilog	class:uvm_reg
get_n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_n_bytes(uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_n_bytes	./uvm-verilator/src/reg/uvm_vreg.svh	/^function int unsigned uvm_vreg::get_n_bytes();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_n_maps	./uvm-verilator/src/reg/uvm_mem.svh	/^function int uvm_mem::get_n_maps();$/;"	f	language:SystemVerilog	class:uvm_mem
get_n_maps	./uvm-verilator/src/reg/uvm_reg.svh	/^function int uvm_reg::get_n_maps();$/;"	f	language:SystemVerilog	class:uvm_reg
get_n_maps	./uvm-verilator/src/reg/uvm_vreg.svh	/^function int uvm_vreg::get_n_maps();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_n_memlocs	./uvm-verilator/src/reg/uvm_vreg.svh	/^function int unsigned uvm_vreg::get_n_memlocs();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_name	./uvm-verilator/src/base/uvm_object.svh	/^function string uvm_object::get_name ();$/;"	f	language:SystemVerilog	class:uvm_object
get_name	./uvm-verilator/src/base/uvm_port_base.svh	/^  function string get_name();$/;"	f	language:SystemVerilog	class:uvm_port_base
get_name	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function string get_name();$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
get_name	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function string get_name();$/;"	f	language:SystemVerilog	class:uvm_time
get_name_constraint	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function string get_name_constraint();$/;"	f	language:SystemVerilog	class:uvm_component_name_check_visitor
get_name_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::get_name_enabled ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_next	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_next (ref int itr, input T obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks
get_next_child	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::get_next_child(ref string name);$/;"	f	language:SystemVerilog	class:uvm_component
get_next_item	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::get_next_item(output REQ t);$/;"	t	language:SystemVerilog	class:uvm_sequencer
get_next_item	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task get_next_item(output T1 t);$/;"	t	language:SystemVerilog	class:uvm_sqr_if_base
get_next_item_called	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  bit get_next_item_called;$/;"	r	language:SystemVerilog	class:uvm_sequencer
get_num_children	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::get_num_children();$/;"	f	language:SystemVerilog	class:uvm_component
get_num_copies	./uvm-verilator/src/base/uvm_copier.svh	/^function int unsigned get_num_copies(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_copier
get_num_extensions	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function int get_num_extensions();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_num_last_reqs	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function int unsigned uvm_sequencer_param_base::get_num_last_reqs();$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
get_num_last_rsps	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function int unsigned uvm_sequencer_param_base::get_num_last_rsps();$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
get_num_reqs_sent	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function int uvm_sequencer_param_base::get_num_reqs_sent();$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
get_num_rsps_received	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function int uvm_sequencer_param_base::get_num_rsps_received();$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
get_num_waiters	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function int get_num_waiters ();$/;"	f	language:SystemVerilog	class:uvm_barrier
get_num_waiters	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function int get_num_waiters ();$/;"	f	language:SystemVerilog	class:uvm_event_base
get_object_type	./uvm-verilator/src/base/uvm_object.svh	/^function uvm_object_wrapper uvm_object::get_object_type();$/;"	f	language:SystemVerilog	class:uvm_object
get_object_type	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function uvm_object_wrapper get_object_type();$/;"	f	language:SystemVerilog	class:uvm_resource
get_objection	./uvm-verilator/src/base/uvm_phase.svh	/^  function uvm_objection get_objection();$/;"	f	language:SystemVerilog	class:uvm_phase
get_objection_count	./uvm-verilator/src/base/uvm_objection.svh	/^  function int get_objection_count (uvm_object obj=null);$/;"	f	language:SystemVerilog	class:uvm_objection
get_objection_count	./uvm-verilator/src/base/uvm_phase.svh	/^function int uvm_phase::get_objection_count (uvm_object obj=null);$/;"	f	language:SystemVerilog	class:uvm_phase
get_objection_total	./uvm-verilator/src/base/uvm_objection.svh	/^  function int get_objection_total (uvm_object obj=null);$/;"	f	language:SystemVerilog	class:uvm_objection
get_objectors	./uvm-verilator/src/base/uvm_objection.svh	/^  function void get_objectors(ref uvm_object list[$]);$/;"	f	language:SystemVerilog	class:uvm_objection
get_offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_addr_t uvm_mem::get_offset(uvm_reg_addr_t offset = 0,$/;"	f	language:SystemVerilog	class:uvm_mem
get_offset	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_addr_t uvm_reg::get_offset(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_reg
get_offset_in_memory	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_reg_addr_t  uvm_vreg::get_offset_in_memory(longint unsigned idx);$/;"	f	language:SystemVerilog	class:uvm_vreg
get_op_name	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function string get_op_name();$/;"	f	language:SystemVerilog	class:uvm_field_op
get_op_type	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function uvm_field_flag_t get_op_type();$/;"	f	language:SystemVerilog	class:uvm_field_op
get_open_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   function time get_open_time();$/;"	f	language:SystemVerilog	class:uvm_recorder
get_packed_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_packed_bits(ref bit unsigned stream[]);$/;"	f	language:SystemVerilog	class:uvm_packer
get_packed_size	./uvm-verilator/src/base/uvm_packer.svh	/^function int uvm_packer::get_packed_size();$/;"	f	language:SystemVerilog	class:uvm_packer
get_parent	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::get_parent ();$/;"	f	language:SystemVerilog	class:uvm_component
get_parent	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::get_parent();$/;"	f	language:SystemVerilog	class:uvm_phase
get_parent	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function uvm_component get_parent();$/;"	f	language:SystemVerilog	class:uvm_port_base
get_parent	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_block uvm_mem::get_parent();$/;"	f	language:SystemVerilog	class:uvm_mem
get_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_block uvm_reg::get_parent();$/;"	f	language:SystemVerilog	class:uvm_reg
get_parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::get_parent();$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg uvm_reg_field::get_parent();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_parent	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function uvm_reg_block uvm_reg_file::get_parent();$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_parent	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_block uvm_reg_map::get_parent();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_reg_block uvm_vreg::get_parent();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function uvm_vreg uvm_vreg_field::get_parent();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
get_parent_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map uvm_reg_map::get_parent_map();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_parent_sequence	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function uvm_sequence_base get_parent_sequence();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_peek_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) get_peek_export;  $/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
get_peek_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_get_peek_export #(REQ) get_peek_request_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
get_peek_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_get_peek_export #(RSP) get_peek_response_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
get_phase_max_ready_to_end	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function int get_phase_max_ready_to_end();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_phase_type	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase_type uvm_phase::get_phase_type();$/;"	f	language:SystemVerilog	class:uvm_phase
get_physical_addresses	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int uvm_reg_map::get_physical_addresses(uvm_reg_addr_t     base_addr,$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_physical_addresses_to_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int uvm_reg_map::get_physical_addresses_to_map($/;"	f	language:SystemVerilog	class:uvm_reg_map
get_plusargs	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function void get_plusargs (output string args[$]);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_policy	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function uvm_policy get_policy();$/;"	f	language:SystemVerilog	class:uvm_field_op
get_port	./uvm-verilator/src/base/uvm_port_base.svh	/^  function PORT get_port();$/;"	f	language:SystemVerilog	class:uvm_port_component
get_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function int unsigned get_precedence(uvm_resource_base r);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get_predecessors_for_successors	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::get_predecessors_for_successors(output bit pred_of_succ[uvm_phase]);$/;"	f	language:SystemVerilog	class:uvm_phase
get_prev	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_prev (ref int itr, input T obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks
get_prev_state	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function uvm_phase_state get_prev_state();$/;"	f	language:SystemVerilog	class:uvm_phase_state_change
get_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function int get_priority();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_propagate_mode	./uvm-verilator/src/base/uvm_objection.svh	/^  function bit get_propagate_mode();$/;"	f	language:SystemVerilog	class:uvm_objection
get_provided_to	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void get_provided_to (ref uvm_port_base #(IF) list[string]);$/;"	f	language:SystemVerilog	class:uvm_port_base
get_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function int get_quit_count();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_radix_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::get_radix_enabled ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_radix_str	./uvm-verilator/src/base/uvm_printer.svh	/^  function string get_radix_str(uvm_radix_enum radix);$/;"	f	language:SystemVerilog	class:m_uvm_printer_knobs
get_radix_string	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::get_radix_string (uvm_radix_enum radix);$/;"	f	language:SystemVerilog	class:uvm_printer
get_randomize_enabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual  function bit get_randomize_enabled();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_ready_to_end_count	./uvm-verilator/src/base/uvm_phase.svh	/^  function int unsigned get_ready_to_end_count();$/;"	f	language:SystemVerilog	class:uvm_phase
get_realtime	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function real get_realtime(time scaled, real secs = 1.0e-9);$/;"	f	language:SystemVerilog	class:uvm_time
get_record	./uvm-verilator/src/base/uvm_resource.svh	/^  get_t get_record [$];  \/\/ history of gets$/;"	r	language:SystemVerilog	class:uvm_resource_pool
get_record_attribute_handle	./uvm-verilator/src/base/uvm_recorder.svh	/^   virtual function int get_record_attribute_handle();$/;"	f	language:SystemVerilog	class:uvm_recorder
get_recorder_from_handle	./uvm-verilator/src/base/uvm_recorder.svh	/^   static function uvm_recorder get_recorder_from_handle(int id);$/;"	f	language:SystemVerilog	class:uvm_recorder
get_recorders	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function unsigned get_recorders(ref uvm_recorder q[$]);$/;"	f	language:SystemVerilog	class:uvm_tr_stream
get_recursion_policy	./uvm-verilator/src/base/uvm_comparer.svh	/^function uvm_recursion_policy_enum uvm_comparer::get_recursion_policy();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_recursion_policy	./uvm-verilator/src/base/uvm_copier.svh	/^virtual function uvm_recursion_policy_enum get_recursion_policy();$/;"	f	language:SystemVerilog	class:uvm_copier
get_recursion_policy	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_recursion_policy_enum uvm_printer::get_recursion_policy ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_recursion_policy	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function uvm_recursion_policy_enum get_recursion_policy();$/;"	f	language:SystemVerilog	class:uvm_recorder
get_reg_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg uvm_reg_block::get_reg_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_reg_by_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg uvm_reg_map::get_reg_by_offset(uvm_reg_addr_t offset,$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_reg_map_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_reg_map_info(uvm_reg rg, bit error=1);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_regfile	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_file uvm_reg::get_regfile();$/;"	f	language:SystemVerilog	class:uvm_reg
get_regfile	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function uvm_reg_file uvm_reg_file::get_regfile();$/;"	f	language:SystemVerilog	class:uvm_reg_file
get_region	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_mem_region uvm_vreg::get_region();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_register	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg uvm_reg_field::get_register();$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_register	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function uvm_vreg uvm_vreg_field::get_register();$/;"	f	language:SystemVerilog	class:uvm_vreg_field
get_registers	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_registers(ref uvm_reg regs[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_registers	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_registers(ref uvm_reg regs[$], input uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_report_action	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_action(uvm_severity severity, string id);$/;"	f	language:SystemVerilog	class:uvm_report_object
get_report_catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function uvm_report_catcher get_report_catcher(string name);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_report_file_handle	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_file_handle(uvm_severity severity, string id);$/;"	f	language:SystemVerilog	class:uvm_report_object
get_report_handler	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function uvm_report_handler get_report_handler();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_report_handler	./uvm-verilator/src/base/uvm_report_object.svh	/^  function uvm_report_handler get_report_handler();$/;"	f	language:SystemVerilog	class:uvm_report_object
get_report_max_verbosity_level	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_max_verbosity_level();$/;"	f	language:SystemVerilog	class:uvm_report_object
get_report_object	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function uvm_report_object get_report_object();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_report_server	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_report_server get_report_server();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_report_server	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function uvm_report_server get_report_server();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_report_verbosity_level	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_verbosity_level(uvm_severity severity=UVM_INFO, string id="");$/;"	f	language:SystemVerilog	class:uvm_report_object
get_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_get_peek_export #(REQ) get_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
get_reset	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_data_t uvm_reg::get_reset(string kind = "HARD");$/;"	f	language:SystemVerilog	class:uvm_reg
get_reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_field::get_reset(string kind = "HARD");$/;"	f	language:SystemVerilog	class:uvm_reg_field
get_resource_pool	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_resource_pool get_resource_pool();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_resource_pool_default_precedence	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function int unsigned get_resource_pool_default_precedence();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_response	./uvm-verilator/src/seq/uvm_sequence.svh	/^  virtual task get_response(output RSP response, input int transaction_id = -1);$/;"	t	language:SystemVerilog	class:uvm_sequence
get_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_get_peek_export #(RSP) get_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
get_response_queue_depth	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function int get_response_queue_depth();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_response_queue_error_report_disabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function bit get_response_queue_error_report_disabled();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_response_queue_error_report_enabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function bit get_response_queue_error_report_enabled();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_response_status	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_tlm_response_status_e get_response_status();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_response_string	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function string get_response_string();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_result	./uvm-verilator/src/base/uvm_comparer.svh	/^function int unsigned uvm_comparer::get_result();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_rhs	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function uvm_object get_rhs();$/;"	f	language:SystemVerilog	class:uvm_field_op
get_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   function uvm_object get_rhs();$/;"	f	language:SystemVerilog	class:uvm_link_base
get_rights	./uvm-verilator/src/reg/uvm_mem.svh	/^function string uvm_mem::get_rights(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_mem
get_rights	./uvm-verilator/src/reg/uvm_reg.svh	/^function string uvm_reg::get_rights(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_reg
get_rights	./uvm-verilator/src/reg/uvm_vreg.svh	/^function string uvm_vreg::get_rights(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_vreg
get_root	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function uvm_root get_root();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_root_blocks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_root_blocks(ref uvm_reg_block blks[$]);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_root_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::get_root_enabled ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_root_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map uvm_reg_map::get_root_map();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_root_sequence	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function uvm_sequence_base get_root_sequence();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_root_sequence_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function string get_root_sequence_name();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_run_count	./uvm-verilator/src/base/uvm_phase.svh	/^function int uvm_phase::get_run_count();$/;"	f	language:SystemVerilog	class:uvm_phase
get_schedule	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::get_schedule(bit hier=0);$/;"	f	language:SystemVerilog	class:uvm_phase
get_schedule_name	./uvm-verilator/src/base/uvm_phase.svh	/^function string uvm_phase::get_schedule_name(bit hier=0);$/;"	f	language:SystemVerilog	class:uvm_phase
get_scope	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function bit get_scope(uvm_resource_base rsrc,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
get_scope	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function string get_scope();$/;"	f	language:SystemVerilog	class:uvm_resource_base
get_scope	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function string get_scope();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
get_separators	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_line_printer::get_separators() ;$/;"	f	language:SystemVerilog	class:uvm_line_printer
get_separators	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_tree_printer::get_separators() ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
get_sequence	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function uvm_object_wrapper uvm_sequence_library::get_sequence(int unsigned idx);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
get_sequence_id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function int get_sequence_id();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_sequence_path	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function string get_sequence_path();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_sequence_state	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function uvm_sequence_state_enum get_sequence_state();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_sequencer_base uvm_reg_map::get_sequencer(uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_sequencer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function uvm_sequencer_base get_sequencer();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_sequences	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::get_sequences(ref uvm_object_wrapper seq_types[$]);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
get_server	./uvm-verilator/src/base/uvm_report_server.svh	/^        static function uvm_report_server get_server();$/;"	f	language:SystemVerilog	class:uvm_report_server
get_severity	./uvm-verilator/src/base/uvm_comparer.svh	/^function uvm_severity uvm_comparer::get_severity();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_severity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function uvm_severity get_severity();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_severity	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function uvm_severity get_severity();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_severity_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function int get_severity_count(uvm_severity severity);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_severity_id_file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  local function UVM_FILE get_severity_id_file(uvm_severity severity, string id);$/;"	f	language:SystemVerilog	class:uvm_report_handler
get_severity_set	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void get_severity_set(output uvm_severity q[$]);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_show_max	./uvm-verilator/src/base/uvm_comparer.svh	/^function int unsigned uvm_comparer::get_show_max();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_size	./uvm-verilator/src/reg/uvm_mem.svh	/^function longint unsigned uvm_mem::get_size();$/;"	f	language:SystemVerilog	class:uvm_mem
get_size	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_size();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_size	./uvm-verilator/src/reg/uvm_vreg.svh	/^function int unsigned uvm_vreg::get_size();$/;"	f	language:SystemVerilog	class:uvm_vreg
get_size_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::get_size_enabled ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_start_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function bit [63:0] uvm_mem_region::get_start_offset();$/;"	f	language:SystemVerilog	class:uvm_mem_region
get_starting_phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function uvm_phase get_starting_phase();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_state	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function uvm_phase_state get_state();$/;"	f	language:SystemVerilog	class:uvm_phase_state_change
get_state	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase_state uvm_phase::get_state();$/;"	f	language:SystemVerilog	class:uvm_phase
get_stream	./uvm-verilator/src/base/uvm_recorder.svh	/^   function uvm_tr_stream get_stream();$/;"	f	language:SystemVerilog	class:uvm_recorder
get_stream_from_handle	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   static function uvm_tr_stream get_stream_from_handle(int id);$/;"	f	language:SystemVerilog	class:uvm_tr_stream
get_stream_type_name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function string get_stream_type_name();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
get_streaming_width	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function int unsigned get_streaming_width();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
get_streams	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function unsigned get_streams(ref uvm_tr_stream q[$]);$/;"	f	language:SystemVerilog	class:uvm_tr_database
get_submap_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_addr_t uvm_reg_map::get_submap_offset(uvm_reg_map submap);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_submaps	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_submaps(ref uvm_reg_map maps[$], input uvm_hier_e hier=UVM_HIER);$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_t	./uvm-verilator/src/base/uvm_resource.svh	/^class get_t;$/;"	C	language:SystemVerilog
get_threshold	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function int get_threshold ();$/;"	f	language:SystemVerilog	class:uvm_barrier
get_threshold	./uvm-verilator/src/base/uvm_comparer.svh	/^function int unsigned uvm_comparer::get_threshold();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_tool_name	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function string get_tool_name ();$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_tool_version	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function string  get_tool_version ();$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_top_element	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element uvm_printer::get_top_element ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_tr_database	./uvm-verilator/src/base/uvm_component.svh	/^   function uvm_tr_database uvm_component::get_tr_database();$/;"	f	language:SystemVerilog	class:uvm_component
get_tr_handle	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::get_tr_handle ();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_tr_handle	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function int get_tr_handle();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_tr_stream	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_tr_stream uvm_component::get_tr_stream( string name,$/;"	f	language:SystemVerilog	class:uvm_component
get_transaction_id	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::get_transaction_id();$/;"	f	language:SystemVerilog	class:uvm_transaction
get_transaction_order_policy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    function uvm_reg_transaction_order_policy get_transaction_order_policy();$/;"	f	language:SystemVerilog	class:uvm_reg_map
get_trigger_data	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function T get_trigger_data ();$/;"	f	language:SystemVerilog	class:uvm_event
get_trigger_time	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function time get_trigger_time ();$/;"	f	language:SystemVerilog	class:uvm_event_base
get_type	./uvm-verilator/src/base/uvm_object.svh	/^function uvm_object_wrapper uvm_object::get_type();$/;"	f	language:SystemVerilog	class:uvm_object
get_type	./uvm-verilator/src/base/uvm_objection.svh	/^  static function type_id get_type();$/;"	f	language:SystemVerilog	class:uvm_objection
get_type	./uvm-verilator/src/base/uvm_objection.svh	/^  static function type_id get_type();$/;"	f	language:SystemVerilog	class:uvm_test_done_objection
get_type	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_type();$/;"	f	language:SystemVerilog	class:uvm_resource
get_type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_base get_type_handle();$/;"	f	language:SystemVerilog	class:uvm_resource
get_type_handle	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_tlm_extension_base get_type_handle();$/;"	f	language:SystemVerilog	class:uvm_tlm_extension
get_type_handle_name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function string get_type_handle_name();$/;"	f	language:SystemVerilog	class:uvm_tlm_extension
get_type_name	./uvm-verilator/src/base/uvm_event.svh	/^        virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_event
get_type_name	./uvm-verilator/src/base/uvm_object.svh	/^  virtual function string get_type_name (); return "<unknown>"; endfunction$/;"	f	language:SystemVerilog	class:uvm_object
get_type_name	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function string get_type_name ();$/;"	f	language:SystemVerilog	class:uvm_objection
get_type_name	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function string get_type_name ();$/;"	f	language:SystemVerilog	class:uvm_test_done_objection
get_type_name	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_port_base
get_type_name	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_port_component
get_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
get_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
get_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_component_registry
get_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_object_registry
get_type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_registry_common
get_type_name	./uvm-verilator/src/base/uvm_report_server.svh	/^        function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_report_server
get_type_name	./uvm-verilator/src/base/uvm_report_server.svh	/^  function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
get_type_name	./uvm-verilator/src/base/uvm_root.svh	/^	virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_root
get_type_name	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_reg_predictor
get_type_name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_type_name	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function string uvm_sequencer::get_type_name();$/;"	f	language:SystemVerilog	class:uvm_sequencer
get_type_name	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_analysis_export
get_type_name	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  virtual function string get_type_name();$/;"	f	language:SystemVerilog	class:uvm_analysis_port
get_type_name_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::get_type_name_enabled ();$/;"	f	language:SystemVerilog	class:uvm_printer
get_unused_element	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element uvm_printer::get_unused_element() ;$/;"	f	language:SystemVerilog	class:uvm_printer
get_use_response_handler	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function bit get_use_response_handler();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
get_use_sequence_info	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function bit get_use_sequence_info();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
get_uvm_args	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function void get_uvm_args (output string args[$]);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
get_uvm_domain	./uvm-verilator/src/base/uvm_domain.svh	/^  static function uvm_domain get_uvm_domain();$/;"	f	language:SystemVerilog	class:uvm_domain
get_uvm_schedule	./uvm-verilator/src/base/uvm_domain.svh	/^  static function uvm_phase get_uvm_schedule();$/;"	f	language:SystemVerilog	class:uvm_domain
get_uvm_seeding	./uvm-verilator/src/base/uvm_coreservice.svh	/^   virtual function bit get_uvm_seeding();$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
get_uvm_seeding	./uvm-verilator/src/base/uvm_object.svh	/^function bit uvm_object::get_uvm_seeding();$/;"	f	language:SystemVerilog	class:uvm_object
get_value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function string get_value();$/;"	f	language:SystemVerilog	class:uvm_report_message_string_element
get_value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_bitstream_t get_value(output int size, $/;"	f	language:SystemVerilog	class:uvm_report_message_int_element
get_value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_object get_value();$/;"	f	language:SystemVerilog	class:uvm_report_message_object_element
get_verbosity	./uvm-verilator/src/base/uvm_comparer.svh	/^function int unsigned uvm_comparer::get_verbosity();$/;"	f	language:SystemVerilog	class:uvm_comparer
get_verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function int get_verbosity();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
get_verbosity	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function int get_verbosity();$/;"	f	language:SystemVerilog	class:uvm_report_message
get_verbosity_level	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function int get_verbosity_level(uvm_severity severity=UVM_INFO, string id="" );$/;"	f	language:SystemVerilog	class:uvm_report_handler
get_vfield_by_name	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_vreg_field uvm_mem::get_vfield_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_mem
get_vfield_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_vreg_field uvm_reg_block::get_vfield_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_virtual_fields	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_virtual_fields(ref uvm_vreg_field fields[$]);$/;"	f	language:SystemVerilog	class:uvm_mem
get_virtual_fields	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_virtual_fields(ref uvm_vreg_field fields[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_virtual_fields	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_fields(ref uvm_vreg_field fields[$], input uvm_hier_e hie/;"	f	language:SystemVerilog	class:uvm_reg_map
get_virtual_registers	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_virtual_registers(ref uvm_vreg regs[$]);$/;"	f	language:SystemVerilog	class:uvm_mem
get_virtual_registers	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_vreg uvm_mem_region::get_virtual_registers();$/;"	f	language:SystemVerilog	class:uvm_mem_region
get_virtual_registers	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_virtual_registers(ref uvm_vreg regs[$],$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_virtual_registers	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_registers(ref uvm_vreg regs[$], input uvm_hier_e hier=UVM/;"	f	language:SystemVerilog	class:uvm_reg_map
get_vreg_by_name	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_vreg uvm_mem::get_vreg_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_mem
get_vreg_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_vreg uvm_reg_block::get_vreg_by_name(string name);$/;"	f	language:SystemVerilog	class:uvm_reg_block
get_vreg_by_offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_vreg uvm_mem::get_vreg_by_offset(uvm_reg_addr_t offset,$/;"	f	language:SystemVerilog	class:uvm_mem
glob	./uvm-verilator/src/dpi/uvm_regex.svh	/^function string uvm_glob_to_re(string glob);$/;"	p	language:SystemVerilog	function:uvm_glob_to_re
gp	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^     uvm_tlm_gp gp = uvm_tlm_gp::type_id::create("tlm_gp",, this.get_full_name());$/;"	r	language:SystemVerilog	function:uvm_reg_tlm_adapter.reg2bus
gp	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^     uvm_tlm_gp gp = uvm_tlm_gp::type_id_create("tlm_gp",, this.get_full_name());$/;"	r	language:SystemVerilog	function:uvm_reg_tlm_adapter.reg2bus
gp	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^    uvm_tlm_gp gp;$/;"	r	language:SystemVerilog	function:uvm_reg_tlm_adapter.bus2reg
gp	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    uvm_tlm_generic_payload gp;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
gp	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    uvm_tlm_generic_payload gp;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_copy
gpool	./uvm-verilator/src/base/uvm_pool.svh	/^    this_type gpool;$/;"	r	language:SystemVerilog	function:uvm_object_string_pool.get_global
gpool	./uvm-verilator/src/base/uvm_pool.svh	/^    this_type gpool;$/;"	r	language:SystemVerilog	function:uvm_pool.get_global
gqueue	./uvm-verilator/src/base/uvm_queue.svh	/^    this_type gqueue;$/;"	r	language:SystemVerilog	function:uvm_queue.get_global
grab	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  task grab(uvm_sequencer_base sequencer = null);$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
grab	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::grab(uvm_sequence_base sequence_ptr);$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
grant	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  bit        grant;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
grant_queued_locks	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::grant_queued_locks();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
guard	./uvm-verilator/src/base/uvm_objection.svh	/^          fork : guard$/;"	b	language:SystemVerilog	task:uvm_objection.m_execute_scheduled_forks
h1	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void link_tr(int h1,$/;"	p	language:SystemVerilog	function:uvm_recorder.link_tr
h1	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void link_tr(int h1,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.link_tr
h2	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 int h2,$/;"	p	language:SystemVerilog	function:uvm_recorder.link_tr
h2	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 int h2,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.link_tr
handle	./uvm-verilator/src/base/uvm_component.svh	/^   int   handle, link_handle;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
handle	./uvm-verilator/src/base/uvm_component.svh	/^   int handle;$/;"	r	language:SystemVerilog	function:uvm_component.record_error_tr
handle	./uvm-verilator/src/base/uvm_component.svh	/^   int handle;$/;"	r	language:SystemVerilog	function:uvm_component.record_event_tr
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^         int handle = get_inst_id();$/;"	r	language:SystemVerilog	function:uvm_recorder.get_handle
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int check_handle_kind (string htype, int handle);$/;"	p	language:SystemVerilog	function:uvm_recorder.check_handle_kind
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int check_handle_kind (string htype, int handle);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.check_handle_kind
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void end_tr (int handle, time end_time=0);$/;"	p	language:SystemVerilog	function:uvm_recorder.end_tr
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void end_tr (int handle, time end_time=0);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.end_tr
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void free_tr(int handle);$/;"	p	language:SystemVerilog	function:uvm_recorder.free_tr
handle	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void free_tr(int handle);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.free_tr
handle	./uvm-verilator/src/base/uvm_tr_stream.svh	/^         int handle = get_inst_id();$/;"	r	language:SystemVerilog	function:uvm_tr_stream.get_handle
handle	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^       int handle;$/;"	r	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start
handler	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_handler(uvm_report_handler handler);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_handler
has_child	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::has_child(string name);$/;"	f	language:SystemVerilog	class:uvm_component
has_cover	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int            has_cover;$/;"	r	language:SystemVerilog	class:uvm_reg_block
has_cover	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                 int has_cover);$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.new
has_cover	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                int has_cover);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.new
has_coverage	./uvm-verilator/src/reg/uvm_mem.svh	/^                       int              has_coverage = UVM_NO_COVERAGE);$/;"	p	language:SystemVerilog	function:uvm_mem.new
has_coverage	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::has_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_mem
has_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::has_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_reg
has_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg::new(string name="", int unsigned n_bits, int has_coverage);$/;"	p	language:SystemVerilog	function:uvm_reg.new
has_coverage	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::has_coverage(uvm_reg_cvr_t models);$/;"	f	language:SystemVerilog	class:uvm_reg_block
has_coverage	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block::new(string name="", int has_coverage=UVM_NO_COVERAGE);$/;"	p	language:SystemVerilog	function:uvm_reg_block.new
has_do_available	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::has_do_available();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
has_do_available	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function bit has_do_available();$/;"	f	language:SystemVerilog	class:uvm_sqr_if_base
has_hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit  uvm_mem::has_hdl_path(string kind = "");$/;"	f	language:SystemVerilog	class:uvm_mem
has_hdl_path	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit  uvm_reg::has_hdl_path(string kind = "");$/;"	f	language:SystemVerilog	class:uvm_reg
has_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit  uvm_reg_block::has_hdl_path(string kind = "");$/;"	f	language:SystemVerilog	class:uvm_reg_block
has_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function bit  uvm_reg_file::has_hdl_path(string kind = "");$/;"	f	language:SystemVerilog	class:uvm_reg_file
has_lock	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function bit has_lock();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
has_lock	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::has_lock(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
has_reset	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::has_reset(string kind = "HARD",$/;"	f	language:SystemVerilog	class:uvm_reg
has_reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       bit            has_reset,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
has_reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::has_reset(string kind = "HARD",$/;"	f	language:SystemVerilog	class:uvm_reg_field
has_update_threads	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function bit uvm_reg_backdoor::has_update_threads();$/;"	f	language:SystemVerilog	class:uvm_reg_backdoor
has_wildcard	./uvm-verilator/src/base/uvm_factory.svh	/^  bit has_wildcard;$/;"	r	language:SystemVerilog	class:uvm_factory_override
have_been_warned	./uvm-verilator/src/base/uvm_component.svh	/^     static bit have_been_warned;$/;"	r	language:SystemVerilog	function:uvm_component.m_get_tr_database
have_been_warned	./uvm-verilator/src/base/uvm_component.svh	/^  static bit have_been_warned;$/;"	r	language:SystemVerilog	function:uvm_component.begin_child_tr
have_been_warned	./uvm-verilator/src/base/uvm_component.svh	/^  static bit have_been_warned;$/;"	r	language:SystemVerilog	function:uvm_component.print_config_settings
hdl_concat	./uvm-verilator/src/reg/uvm_mem.svh	/^         uvm_hdl_path_concat hdl_concat = hdl_paths.get(i);$/;"	r	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
hdl_concat	./uvm-verilator/src/reg/uvm_mem.svh	/^        uvm_hdl_path_concat hdl_concat = paths[i];$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
hdl_concat	./uvm-verilator/src/reg/uvm_mem.svh	/^       uvm_hdl_path_concat hdl_concat = paths[i];$/;"	r	language:SystemVerilog	task:uvm_mem.backdoor_write
hdl_concat	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_hdl_path_concat hdl_concat = hdl_paths.get(i);$/;"	r	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
hdl_concat	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_hdl_path_concat hdl_concat = paths[i];$/;"	r	language:SystemVerilog	function:uvm_reg.backdoor_read_func
hdl_concat	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_hdl_path_concat hdl_concat = paths[i];$/;"	r	language:SystemVerilog	task:uvm_reg.backdoor_write
hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^                                 string         hdl_path="");$/;"	p	language:SystemVerilog	function:uvm_mem.configure
hdl_path	./uvm-verilator/src/reg/uvm_mem.svh	/^           string hdl_path = {hdl_concat.slices[j].path, "[", idx, "]"};$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
hdl_path	./uvm-verilator/src/reg/uvm_reg.svh	/^                                  string hdl_path = "");$/;"	p	language:SystemVerilog	function:uvm_reg.configure
hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^         string hdl_path = hdl_paths.get(i);$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_full_hdl_path
hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::configure(uvm_reg_block parent=null, string hdl_path="");$/;"	p	language:SystemVerilog	function:uvm_reg_block.configure
hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^         string hdl_path = hdl_paths.get(i);$/;"	r	language:SystemVerilog	function:uvm_reg_file.get_full_hdl_path
hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::configure(uvm_reg_block blk_parent, uvm_reg_file regfile_parent, str/;"	p	language:SystemVerilog	function:uvm_reg_file.configure
hdl_paths	./uvm-verilator/src/reg/uvm_mem.svh	/^      uvm_queue #(uvm_hdl_path_concat) hdl_paths = m_hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_mem.svh	/^  uvm_queue #(uvm_hdl_path_concat) hdl_paths;$/;"	r	language:SystemVerilog	function:uvm_mem.get_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_reg.svh	/^      uvm_queue #(uvm_hdl_path_concat) hdl_paths = m_hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_reg.svh	/^  uvm_queue #(uvm_hdl_path_concat) hdl_paths;$/;"	r	language:SystemVerilog	function:uvm_reg.get_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_queue #(string) hdl_paths = hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_full_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^  uvm_queue #(string) hdl_paths;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_reg_file.svh	/^      uvm_queue #(string) hdl_paths = hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_reg_file.get_full_hdl_path
hdl_paths	./uvm-verilator/src/reg/uvm_reg_file.svh	/^  uvm_queue #(string) hdl_paths;$/;"	r	language:SystemVerilog	function:uvm_reg_file.get_hdl_path
hdl_paths_pool	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local uvm_object_string_pool #(uvm_queue #(string)) hdl_paths_pool;$/;"	r	language:SystemVerilog	class:uvm_reg_block
hdl_paths_pool	./uvm-verilator/src/reg/uvm_reg_file.svh	/^   local uvm_object_string_pool #(uvm_queue #(string)) hdl_paths_pool;$/;"	r	language:SystemVerilog	class:uvm_reg_file
head_id	./uvm-verilator/src/base/uvm_printer.svh	/^    string head_id, head_typ, head_sz;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
head_sz	./uvm-verilator/src/base/uvm_printer.svh	/^    string head_id, head_typ, head_sz;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
head_typ	./uvm-verilator/src/base/uvm_printer.svh	/^    string head_id, head_typ, head_sz;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
header	./uvm-verilator/src/base/uvm_printer.svh	/^    string header;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
header	./uvm-verilator/src/base/uvm_printer.svh	/^  bit header = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
hex_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  string hex_radix = "'h";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_domain(uvm_domain domain, int hier=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_domain
hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_phase_imp(uvm_phase phase, uvm_phase imp, int hier=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_phase_imp
hier	./uvm-verilator/src/base/uvm_phase.svh	/^function string uvm_phase::get_schedule_name(bit hier=0);$/;"	p	language:SystemVerilog	function:uvm_phase.get_schedule_name
hier	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::get_schedule(bit hier=0);$/;"	p	language:SystemVerilog	function:uvm_phase.get_schedule
hier	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                                   input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_virtual_registers
hier	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                                input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_virtual_fields
hier	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                           input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_registers
hier	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_memories
hier	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                        input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_blocks
hier	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                        input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_fields
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function int unsigned uvm_reg_map::get_n_bytes(uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_n_bytes
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_endianness_e uvm_reg_map::get_endian(uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_endian
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_adapter uvm_reg_map::get_adapter(uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_adapter
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_addr_t  uvm_reg_map::get_base_addr(uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_base_addr
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_sequencer_base uvm_reg_map::get_sequencer(uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_sequencer
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_fields(ref uvm_reg_field fields[$], input uvm_hier_e hier=UVM_HIE/;"	p	language:SystemVerilog	function:uvm_reg_map.get_fields
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_memories(ref uvm_mem mems[$], input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_memories
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_registers(ref uvm_reg regs[$], input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_registers
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_submaps(ref uvm_reg_map maps[$], input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_submaps
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_fields(ref uvm_vreg_field fields[$], input uvm_hier_e hie/;"	p	language:SystemVerilog	function:uvm_reg_map.get_virtual_fields
hier	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_registers(ref uvm_vreg regs[$], input uvm_hier_e hier=UVM/;"	p	language:SystemVerilog	function:uvm_reg_map.get_virtual_registers
highest_pri	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int highest_pri;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
highest_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int highest_sequences[$];$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
htype	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int check_handle_kind (string htype, int handle);$/;"	p	language:SystemVerilog	function:uvm_recorder.check_handle_kind
htype	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int check_handle_kind (string htype, int handle);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.check_handle_kind
i	./uvm-verilator/src/base/uvm_component.svh	/^  int i , len;$/;"	r	language:SystemVerilog	function:uvm_component.m_extract_name
i	./uvm-verilator/src/base/uvm_component.svh	/^  int i;$/;"	r	language:SystemVerilog	function:uvm_component.m_apply_verbosity_settings
i	./uvm-verilator/src/base/uvm_misc.svh	/^  int i;$/;"	r	language:SystemVerilog	function:uvm_get_array_index_int
i	./uvm-verilator/src/base/uvm_misc.svh	/^  int i;$/;"	r	language:SystemVerilog	function:uvm_get_array_index_string
i	./uvm-verilator/src/base/uvm_misc.svh	/^function automatic string m_uvm_string_queue_join(ref string i[$]);$/;"	p	language:SystemVerilog	function:m_uvm_string_queue_join
i	./uvm-verilator/src/base/uvm_packer.svh	/^  int i; i=0;$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_string
i	./uvm-verilator/src/base/uvm_phase.svh	/^    int i;$/;"	r	language:SystemVerilog	function:uvm_phase.m_aa2string
i	./uvm-verilator/src/base/uvm_resource.svh	/^              int i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.delete
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_highest_precedence
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_precedence
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_scope
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_type
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.print_resources
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_precedence
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
i	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_scope
i	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  int unsigned i;$/;"	r	language:SystemVerilog	function:uvm_run_test_callback.add
i	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
i	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    int queue_size, i;$/;"	r	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.get_base_response
i	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int           i;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_find_sequence
i	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int i, temp;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
i	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int i;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.remove_sequence_from_queues
i	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int i;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_wait_for_available_sequence
i	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    int i;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.pre_randomize
id	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  string id;$/;"	r	language:SystemVerilog	class:uvm_cmd_line_verb
id	./uvm-verilator/src/base/uvm_component.svh	/^                                                                 string id,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_action_hier
id	./uvm-verilator/src/base/uvm_component.svh	/^                                                                 string id,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_verbosity_hier
id	./uvm-verilator/src/base/uvm_component.svh	/^                                                                string id,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_file_hier
id	./uvm-verilator/src/base/uvm_component.svh	/^    string id;$/;"	w	language:SystemVerilog	typedef:uvm_component.m_verbosity_setting
id	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_action_hier( string id, uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_id_action_hier
id	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_id_file_hier
id	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_id_verbosity_hier
id	./uvm-verilator/src/base/uvm_globals.svh	/^                                 uvm_severity severity=UVM_INFO, string id="");$/;"	p	language:SystemVerilog	function:uvm_report_enabled
id	./uvm-verilator/src/base/uvm_globals.svh	/^                                string id,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.m__uvm_report_dpi
id	./uvm-verilator/src/base/uvm_globals.svh	/^                          string id,$/;"	p	language:SystemVerilog	function:uvm_report
id	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_error(string id,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
id	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_fatal(string id,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
id	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_info(string id,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
id	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_warning(string id,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
id	./uvm-verilator/src/base/uvm_packer.svh	/^function bit uvm_packer::enough_bits(int needed, string id);$/;"	p	language:SystemVerilog	function:uvm_packer.enough_bits
id	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::index_error(int index, string id, int sz);$/;"	p	language:SystemVerilog	function:uvm_packer.index_error
id	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::adjust_name(string id, byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.adjust_name
id	./uvm-verilator/src/base/uvm_recorder.svh	/^   static function uvm_recorder get_recorder_from_handle(int id);$/;"	p	language:SystemVerilog	function:uvm_recorder.get_recorder_from_handle
id	./uvm-verilator/src/base/uvm_recorder.svh	/^   static function void m_free_id(int id);$/;"	p	language:SystemVerilog	function:uvm_recorder.m_free_id
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      string id,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_error(string id,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_fatal(string id,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_info(string id,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_warning(string id,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_id(string id);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.set_id
id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  string  id ;$/;"	r	language:SystemVerilog	class:sev_id_struct
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                         string id,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_override
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                       string id,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_action
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                       string id,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_verbosity
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                     string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_file
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^      string id,$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^    string id = report_message.get_id();$/;"	r	language:SystemVerilog	function:uvm_report_handler.process_report_message
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function UVM_FILE get_file_handle(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_file_handle
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function int get_verbosity_level(uvm_severity severity=UVM_INFO, string id="" );$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_verbosity_level
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function uvm_action get_action(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_action
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_action(input string id, input uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_id_action
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_file (string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_id_file
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_verbosity(input string id, input int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_id_verbosity
id	./uvm-verilator/src/base/uvm_report_handler.svh	/^  local function UVM_FILE get_severity_id_file(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_severity_id_file
id	./uvm-verilator/src/base/uvm_report_message.svh	/^    					   string id,$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
id	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_id(string id);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_id
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  				  uvm_severity severity = UVM_INFO, string id = "");$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_enabled
id	./uvm-verilator/src/base/uvm_report_object.svh	/^                                                string id, $/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_override
id	./uvm-verilator/src/base/uvm_report_object.svh	/^                                               string id, int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_verbosity
id	./uvm-verilator/src/base/uvm_report_object.svh	/^                                               string id, uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_action
id	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_action(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_object.get_report_action
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_file_handle(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_object.get_report_file_handle
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_verbosity_level(uvm_severity severity=UVM_INFO, string id="");$/;"	p	language:SystemVerilog	function:uvm_report_object.get_report_verbosity_level
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_action (string id, uvm_action action);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_id_action
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_file (string id, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_id_file
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_verbosity (string id, int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_id_verbosity
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_file (uvm_severity severity, string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_file
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_error( string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_fatal( string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_info( string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
id	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_warning( string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
id	./uvm-verilator/src/base/uvm_report_server.svh	/^    string id;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.report_summarize
id	./uvm-verilator/src/base/uvm_report_server.svh	/^  function int get_id_count(string id);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.get_id_count
id	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void incr_id_count(string id);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.incr_id_count
id	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_id_count(string id, int count);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_id_count
id	./uvm-verilator/src/base/uvm_resource.svh	/^    string id;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.print_resources
id	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input string id,$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
id	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   static function uvm_tr_stream get_stream_from_handle(int id);$/;"	p	language:SystemVerilog	function:uvm_tr_stream.get_stream_from_handle
id	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   static function void m_free_id(int id);$/;"	p	language:SystemVerilog	function:uvm_tr_stream.m_free_id
id	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::set_transaction_id(int id);$/;"	p	language:SystemVerilog	function:uvm_transaction.set_transaction_id
id	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local static int id;$/;"	r	language:SystemVerilog	class:uvm_reg_block
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    				  uvm_severity severity=UVM_INFO, string id="");$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_enabled
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    string id,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_sequence_id(int id);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_sequence_id
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_error( string id,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_fatal( string id,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_info( string id,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_warning( string id,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
id_a_ary	./uvm-verilator/src/base/uvm_report_handler.svh	/^          uvm_id_actions_array id_a_ary = severity_id_actions[l_severity];$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
id_actions	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_id_actions_array id_actions;$/;"	r	language:SystemVerilog	class:uvm_report_handler
id_f_ary	./uvm-verilator/src/base/uvm_report_handler.svh	/^          uvm_id_file_array id_f_ary = severity_id_file_handles[l_severity];$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
id_file_handles	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_id_file_array id_file_handles;$/;"	r	language:SystemVerilog	class:uvm_report_handler
id_specified	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  bit id_specified ;$/;"	r	language:SystemVerilog	class:sev_id_struct
id_v_ary	./uvm-verilator/src/base/uvm_report_handler.svh	/^          uvm_id_verbosities_array id_v_ary = severity_id_verbosities[l_severity];$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
id_verbosities	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_id_verbosities_array id_verbosities;$/;"	r	language:SystemVerilog	class:uvm_report_handler
identifier	./uvm-verilator/src/base/uvm_printer.svh	/^  bit identifier = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
identifier	./uvm-verilator/src/base/uvm_recorder.svh	/^  bit identifier = 1;$/;"	r	language:SystemVerilog	class:uvm_recorder
idx	./uvm-verilator/src/base/uvm_objection.svh	/^    int  idx;$/;"	r	language:SystemVerilog	function:uvm_objection.clear
idx	./uvm-verilator/src/base/uvm_objection.svh	/^    int idx;$/;"	r	language:SystemVerilog	function:uvm_objection.m_raise
idx	./uvm-verilator/src/base/uvm_phase.svh	/^   int idx;$/;"	r	language:SystemVerilog	function:uvm_phase.get_adjacent_predecessor_nodes
idx	./uvm-verilator/src/base/uvm_phase.svh	/^   int idx;$/;"	r	language:SystemVerilog	function:uvm_phase.get_adjacent_successor_nodes
idx	./uvm-verilator/src/base/uvm_report_handler.svh	/^    string idx;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
idx	./uvm-verilator/src/reg/uvm_mem.svh	/^     string idx;$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
idx	./uvm-verilator/src/reg/uvm_mem.svh	/^     string idx;$/;"	r	language:SystemVerilog	task:uvm_mem.backdoor_write
idx	./uvm-verilator/src/reg/uvm_reg.svh	/^   int idx;$/;"	r	language:SystemVerilog	function:uvm_reg.add_field
idx	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                int idx,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_ftdr_seq.new
idx	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^         int unsigned idx = m_idx.get();$/;"	r	language:SystemVerilog	function:uvm_reg_indirect_data.do_predict
idx	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^      int unsigned idx = m_idx.get_mirrored_value();$/;"	r	language:SystemVerilog	function:uvm_reg_indirect_data.get_indirect_reg
idx	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   function void configure (uvm_reg idx,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.configure
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_write
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_read
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_write
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_read
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int idx;$/;"	r	language:SystemVerilog	function:uvm_vreg.add_field
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_read(longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_read
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_write(longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_write
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_read(longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_read
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_write(longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_write
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_reg_addr_t  uvm_vreg::get_address(longint unsigned idx,$/;"	p	language:SystemVerilog	function:uvm_vreg.get_address
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_reg_addr_t  uvm_vreg::get_offset_in_memory(longint unsigned idx);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_offset_in_memory
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::peek(input longint unsigned   idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::poke(input longint unsigned   idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::read(input  longint unsigned   idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
idx	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::write(input  longint unsigned   idx,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           longint unsigned      idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_write
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_read
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_write
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                         longint unsigned      idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_read
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_read(longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_read
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_write(longint unsigned       idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_write
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_read(longint unsigned      idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_read
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_write(longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_write
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::peek(input  longint unsigned  idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::poke(input  longint unsigned  idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::read(input longint unsigned     idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
idx	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::write(input  longint unsigned    idx,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
idx	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function uvm_object_wrapper uvm_sequence_library::get_sequence(int unsigned idx);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.get_sequence
idx_select	./uvm-verilator/src/base/uvm_packer.svh	/^      int idx_select;$/;"	r	language:SystemVerilog	function:uvm_packer.pack_bytes
idx_select	./uvm-verilator/src/base/uvm_packer.svh	/^      int idx_select;$/;"	r	language:SystemVerilog	function:uvm_packer.pack_ints
image	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   string image;$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
image	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   string image = "{";$/;"	r	language:SystemVerilog	function:uvm_hdl_concat2string
img	./uvm-verilator/src/reg/uvm_reg_block.svh	/^         string img;$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
imp	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_phase_imp(uvm_phase phase, uvm_phase imp, int hier=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_phase_imp
imp	./uvm-verilator/src/base/uvm_phase.svh	/^     uvm_phase imp;$/;"	r	language:SystemVerilog	function:uvm_phase.get_objection
imp	./uvm-verilator/src/base/uvm_port_base.svh	/^    this_type imp;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_add_list
imp	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_target_socket.new
imp	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_target_socket.new
imp	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.new
implement	./uvm-verilator/src/reg/uvm_vreg.svh	/^function bit uvm_vreg::implement(longint unsigned n,$/;"	f	language:SystemVerilog	class:uvm_vreg
impt	./uvm-verilator/src/base/uvm_resource.svh	/^    get_t impt;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.push_get_record
in_catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    static bit in_catcher;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
in_top_thread	./uvm-verilator/src/base/uvm_objection.svh	/^                             int in_top_thread);$/;"	p	language:SystemVerilog	function:uvm_objection.m_propagate
in_top_thread	./uvm-verilator/src/base/uvm_objection.svh	/^                        int in_top_thread=0);$/;"	p	language:SystemVerilog	function:uvm_objection.m_drop
in_top_thread	./uvm-verilator/src/base/uvm_objection.svh	/^                       int in_top_thread=0);$/;"	p	language:SystemVerilog	task:uvm_objection.m_forked_drain
in_use	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local uvm_mem_region in_use[$];$/;"	r	language:SystemVerilog	class:uvm_mem_mam
in_use	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem_region in_use[$];$/;"	r	language:SystemVerilog	class:uvm_mem_mam_policy
include_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::include_coverage(string scope,$/;"	f	language:SystemVerilog	class:uvm_reg
incr	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                      int unsigned       incr = 0);$/;"	p	language:SystemVerilog	function:uvm_vreg.configure
incr	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                     int unsigned     incr = 0);$/;"	p	language:SystemVerilog	function:uvm_vreg.implement
incr	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local int unsigned     incr;    \/\/ From start to start of next$/;"	r	language:SystemVerilog	class:uvm_vreg
incr	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void incr(real t, time scaled, real secs = 1.0e-9);$/;"	f	language:SystemVerilog	class:uvm_time
incr_id_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void incr_id_count(string id);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
incr_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void incr_quit_count();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
incr_severity_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void incr_severity_count(uvm_severity severity);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
indent	./uvm-verilator/src/base/uvm_port_base.svh	/^    static string indent, save;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
indent	./uvm-verilator/src/base/uvm_port_base.svh	/^    static string indent, save;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_provided_to
indent	./uvm-verilator/src/base/uvm_printer.svh	/^  int indent = 2;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
indent	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_table_printer::set_indent(int indent) ;$/;"	p	language:SystemVerilog	function:uvm_table_printer.set_indent
indent	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::set_indent(int indent) ;$/;"	p	language:SystemVerilog	function:uvm_tree_printer.set_indent
indent_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string indent_str;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
index	./uvm-verilator/src/base/uvm_packer.svh	/^function bit unsigned uvm_packer::get_bit(int unsigned index);$/;"	p	language:SystemVerilog	function:uvm_packer.get_bit
index	./uvm-verilator/src/base/uvm_packer.svh	/^function byte unsigned uvm_packer::get_byte(int unsigned index);$/;"	p	language:SystemVerilog	function:uvm_packer.get_byte
index	./uvm-verilator/src/base/uvm_packer.svh	/^function int unsigned uvm_packer::get_int(int unsigned index);$/;"	p	language:SystemVerilog	function:uvm_packer.get_int
index	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::index_error(int index, string id, int sz);$/;"	p	language:SystemVerilog	function:uvm_packer.index_error
index	./uvm-verilator/src/base/uvm_port_base.svh	/^  function uvm_port_base #(IF) get_if(int index=0);$/;"	p	language:SystemVerilog	function:uvm_port_base.get_if
index	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void set_default_index (int index);$/;"	p	language:SystemVerilog	function:uvm_port_base.set_default_index
index	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void set_if (int index=0);$/;"	p	language:SystemVerilog	function:uvm_port_base.set_if
index	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::index_string(int index, string name="");$/;"	p	language:SystemVerilog	function:uvm_printer.index_string
index	./uvm-verilator/src/base/uvm_queue.svh	/^  static function T get_global (int index);$/;"	p	language:SystemVerilog	function:uvm_queue.get_global
index	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function T get (int index);$/;"	p	language:SystemVerilog	function:uvm_queue.get
index	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void delete (int index=-1);$/;"	p	language:SystemVerilog	function:uvm_queue.delete
index	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void insert (int index, T item);$/;"	p	language:SystemVerilog	function:uvm_queue.insert
index	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void delete(int index);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.delete
index	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::get_arbitration_sequence( int index);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.get_arbitration_sequence
index_error	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::index_error(int index, string id, int sz);$/;"	f	language:SystemVerilog	class:uvm_packer
index_string	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::index_string(int index, string name="");$/;"	f	language:SystemVerilog	class:uvm_printer
individually_accessible	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       bit            individually_accessible); $/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
info	./uvm-verilator/src/base/uvm_component.svh	/^                                                 uvm_object info=null,$/;"	p	language:SystemVerilog	function:uvm_component.record_error_tr
info	./uvm-verilator/src/base/uvm_component.svh	/^                                                 uvm_object info=null,$/;"	p	language:SystemVerilog	function:uvm_component.record_event_tr
info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info info;$/;"	r	language:SystemVerilog	function:uvm_mem.get_rights
info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info info;$/;"	r	language:SystemVerilog	function:uvm_reg.get_rights
info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^				uvm_reg_map_info info = get_mem_map_info(rg);$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^				uvm_reg_map_info info = get_reg_map_info(rg);$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_map_info info    = m_mems_info[mem];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_map_info info    = m_regs_info[rg];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map_info info = new;$/;"	r	language:SystemVerilog	function:uvm_reg_map.add_mem
info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map_info info = new;$/;"	r	language:SystemVerilog	function:uvm_reg_map.add_reg
inherited	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_backdoor uvm_mem::get_backdoor(bit inherited = 1);$/;"	p	language:SystemVerilog	function:uvm_mem.get_backdoor
inherited	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_backdoor uvm_reg::get_backdoor(bit inherited = 1);$/;"	p	language:SystemVerilog	function:uvm_reg.get_backdoor
inherited	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_backdoor uvm_reg_block::get_backdoor(bit inherited = 1);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_backdoor
init	./uvm-verilator/src/base/uvm_config_db.svh	/^  static local function void init();$/;"	f	language:SystemVerilog	class:uvm_config_db_options
init	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^  static local function void init();$/;"	f	language:SystemVerilog	class:uvm_resource_db_options
init	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_next_arg(int init=0);$/;"	p	language:SystemVerilog	function:uvm_dpi_get_next_arg
init_access_record	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void init_access_record (inout uvm_resource_types::access_t access_record);$/;"	f	language:SystemVerilog	class:uvm_resource_base
init_e	./uvm-verilator/src/reg/uvm_mem.svh	/^   typedef enum {UNKNOWNS, ZEROES, ONES, ADDRESS, VALUE, INCR, DECR} init_e;$/;"	T	language:SystemVerilog	class:uvm_mem
init_sequence_library	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::init_sequence_library();$/;"	f	language:SystemVerilog	class:uvm_sequence_library
initialize	./uvm-verilator/src/base/uvm_factory.svh	/^  virtual function void initialize(); endfunction$/;"	f	language:SystemVerilog	class:uvm_object_wrapper
initialize	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function void initialize();$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
initialize	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function void initialize();$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
initialize	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function void initialize();$/;"	f	language:SystemVerilog	class:uvm_component_registry
initialize	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function void initialize();$/;"	f	language:SystemVerilog	class:uvm_object_registry
initialize	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function void initialize();$/;"	f	language:SystemVerilog	class:uvm_registry_common
initialize	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void initialize();$/;"	f	language:SystemVerilog	class:uvm_report_handler
initialized	./uvm-verilator/src/base/uvm_component.svh	/^  static bit initialized = 0;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
initialized	./uvm-verilator/src/base/uvm_component.svh	/^  static bit initialized;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
initiator	./uvm-verilator/src/base/uvm_transaction.svh	/^                               uvm_component initiator = null);$/;"	p	language:SystemVerilog	function:uvm_transaction.new
initiator	./uvm-verilator/src/base/uvm_transaction.svh	/^  local uvm_component initiator;$/;"	r	language:SystemVerilog	class:uvm_transaction
initiator	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::set_initiator(uvm_component initiator);$/;"	p	language:SystemVerilog	function:uvm_transaction.set_initiator
initiator_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_passthrough_initiator_socket_base #(T) initiator_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.connect
initiator_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_passthrough_initiator_socket_base #(T) initiator_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.connect
initiator_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_passthrough_initiator_socket_base #(T,P) initiator_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.connect
initiator_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_passthrough_initiator_socket_base #(T,P) initiator_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.connect
insert	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void insert (int index, T item);$/;"	f	language:SystemVerilog	class:uvm_queue
inst	./uvm-verilator/src/base/uvm_callback.svh	/^    this_type inst = get();$/;"	r	language:SystemVerilog	function:uvm_callbacks.m_register_pair
inst	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local static uvm_coreservice_t inst;$/;"	r	language:SystemVerilog	class:uvm_coreservice_t
inst_id	./uvm-verilator/src/base/uvm_misc.svh	/^function int unsigned uvm_create_random_seed ( string type_id, string inst_id="" );$/;"	p	language:SystemVerilog	function:uvm_create_random_seed
inst_name	./uvm-verilator/src/base/uvm_config_db.svh	/^                           string inst_name,$/;"	p	language:SystemVerilog	function:uvm_config_db.set
inst_name	./uvm-verilator/src/base/uvm_config_db.svh	/^                          string inst_name,$/;"	p	language:SystemVerilog	function:uvm_config_db.get
inst_name	./uvm-verilator/src/base/uvm_config_db.svh	/^  function new (string inst_name, string field_name);$/;"	p	language:SystemVerilog	function:m_uvm_waiter.new
inst_name	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function bit exists(uvm_component cntxt, string inst_name,$/;"	p	language:SystemVerilog	function:uvm_config_db.exists
inst_name	./uvm-verilator/src/base/uvm_config_db.svh	/^  static task wait_modified(uvm_component cntxt, string inst_name,$/;"	p	language:SystemVerilog	task:uvm_config_db.wait_modified
inst_name	./uvm-verilator/src/base/uvm_config_db.svh	/^  string inst_name;$/;"	r	language:SystemVerilog	class:m_uvm_waiter
inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  string inst_path;$/;"	r	language:SystemVerilog	function:uvm_default_factory.create_component_by_name
inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^  string inst_path;$/;"	r	language:SystemVerilog	function:uvm_default_factory.create_object_by_name
inst_path	./uvm-verilator/src/base/uvm_registry.svh	/^                                         string inst_path,$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.set_inst_override
inst_path	./uvm-verilator/src/base/uvm_registry.svh	/^                                         string inst_path,$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.set_inst_override
inst_path	./uvm-verilator/src/base/uvm_registry.svh	/^                                         string inst_path,$/;"	p	language:SystemVerilog	function:uvm_component_registry.set_inst_override
inst_path	./uvm-verilator/src/base/uvm_registry.svh	/^                                         string inst_path,$/;"	p	language:SystemVerilog	function:uvm_object_registry.set_inst_override
inst_path	./uvm-verilator/src/base/uvm_registry.svh	/^                                         string inst_path,$/;"	p	language:SystemVerilog	function:uvm_registry_common.set_inst_override
inst_q	./uvm-verilator/src/base/uvm_callback.svh	/^    string inst_q[$];$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
int_str_max	./uvm-verilator/src/dpi/uvm_common.c	/^int int_str_max ( int radix_bits ) {$/;"	f	language:C	typeref:typename:int
ints	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_ints( ref int unsigned ints [] ); get_packed_ints(ints); endfuncti/;"	p	language:SystemVerilog	function:uvm_packer.get_ints
intstream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack_ints (ref int unsigned intstream [],$/;"	p	language:SystemVerilog	function:uvm_object.pack_ints
intstream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack_ints (ref    int unsigned intstream [],$/;"	p	language:SystemVerilog	function:uvm_object.unpack_ints
intstream	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::put_ints( ref int unsigned intstream [] ); set_packed_ints(intstream);/;"	p	language:SystemVerilog	function:uvm_packer.put_ints
invoke_begin_end	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_bottom_up_visitor_adapter.accept
invoke_begin_end	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
invoke_begin_end	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_top_down_visitor_adapter.accept
ir	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       uvm_reg ir;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
ireg	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       uvm_reg_indirect_data ireg;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
is	./uvm-verilator/src/base/uvm_phase.svh	/^function bit uvm_phase::is(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_phase
is_R	./uvm-verilator/src/reg/uvm_reg.svh	/^   bit is_R;$/;"	r	language:SystemVerilog	function:uvm_reg.Xget_fields_accessX
is_W	./uvm-verilator/src/reg/uvm_reg.svh	/^   bit is_W;$/;"	r	language:SystemVerilog	function:uvm_reg.Xget_fields_accessX
is_active	./uvm-verilator/src/base/uvm_transaction.svh	/^function bit uvm_transaction::is_active();$/;"	f	language:SystemVerilog	class:uvm_transaction
is_active	./uvm-verilator/src/comps/uvm_agent.svh	/^  uvm_active_passive_enum is_active = UVM_ACTIVE;$/;"	r	language:SystemVerilog	class:uvm_agent
is_after	./uvm-verilator/src/base/uvm_phase.svh	/^function bit uvm_phase::is_after(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_phase
is_auditing	./uvm-verilator/src/base/uvm_resource_base.svh	/^  static function bit is_auditing();$/;"	f	language:SystemVerilog	class:uvm_resource_options
is_auto_item_recording_enabled	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  virtual function bit is_auto_item_recording_enabled();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
is_auto_item_recording_enabled	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function bit is_auto_item_recording_enabled();$/;"	f	language:SystemVerilog	class:uvm_sqr_if_base
is_auto_updated	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function bit uvm_reg_backdoor::is_auto_updated(uvm_reg_field field);$/;"	f	language:SystemVerilog	class:uvm_reg_backdoor
is_before	./uvm-verilator/src/base/uvm_phase.svh	/^function bit uvm_phase::is_before(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_phase
is_blocked	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function bit is_blocked();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
is_blocked	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_blocked(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
is_busy	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::is_busy();$/;"	f	language:SystemVerilog	class:uvm_reg
is_child	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_child (uvm_sequence_base parent,$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
is_closed	./uvm-verilator/src/base/uvm_recorder.svh	/^   function bit is_closed();$/;"	f	language:SystemVerilog	class:uvm_recorder
is_closed	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function bit is_closed();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
is_dmi_allowed	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^ virtual function bit is_dmi_allowed();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
is_domain	./uvm-verilator/src/base/uvm_phase.svh	/^  function bit is_domain();$/;"	f	language:SystemVerilog	class:uvm_phase
is_empty	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit is_empty();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
is_empty	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit is_empty();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
is_enabled	./uvm-verilator/src/base/uvm_callback.svh	/^  function bit is_enabled();$/;"	f	language:SystemVerilog	class:uvm_callback
is_export	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_export ();$/;"	f	language:SystemVerilog	class:uvm_port_base
is_export	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_export ();$/;"	f	language:SystemVerilog	class:uvm_port_component
is_fatal	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE get_config(uvm_component comp, bit is_fatal);$/;"	p	language:SystemVerilog	function:uvm_utils.get_config
is_full	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit is_full();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
is_full	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit is_full();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
is_grabbed	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_grabbed();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
is_hdl_path_root	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit  uvm_reg_block::is_hdl_path_root (string kind = "");$/;"	f	language:SystemVerilog	class:uvm_reg_block
is_imp	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_imp ();$/;"	f	language:SystemVerilog	class:uvm_port_base
is_imp	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_imp ();$/;"	f	language:SystemVerilog	class:uvm_port_component
is_in_map	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::is_in_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_mem
is_in_map	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::is_in_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg
is_in_map	./uvm-verilator/src/reg/uvm_vreg.svh	/^function bit uvm_vreg::is_in_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_vreg
is_indv_accessible	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::is_indv_accessible(uvm_door_e  path,$/;"	f	language:SystemVerilog	class:uvm_reg_field
is_initialized	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   bit                    is_initialized;$/;"	r	language:SystemVerilog	class:uvm_reg_map_info
is_int	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_config(string cfg, bit is_int);$/;"	p	language:SystemVerilog	function:uvm_root.m_process_config
is_item	./tb/uvm_test.sv	/^  virtual task pre_do(bit is_item);$/;"	p	language:SystemVerilog	task:MyUvmSequence.pre_do
is_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function bit is_item();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
is_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task pre_do(bit is_item);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.pre_do
is_item	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function bit is_item();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
is_known_access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::is_known_access(uvm_reg_map map = null);$/;"	f	language:SystemVerilog	class:uvm_reg_field
is_locked	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   function bit is_locked();$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
is_locked	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::is_locked();$/;"	f	language:SystemVerilog	class:uvm_reg_block
is_null	./uvm-verilator/src/base/uvm_packer.svh	/^function bit uvm_packer::is_null();$/;"	f	language:SystemVerilog	class:uvm_packer
is_object_wrapper	./uvm-verilator/src/base/uvm_packer.svh	/^function bit uvm_packer::is_object_wrapper();$/;"	f	language:SystemVerilog	class:uvm_packer
is_off	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function bit is_off ();$/;"	f	language:SystemVerilog	class:uvm_event_base
is_on	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function bit is_on ();$/;"	f	language:SystemVerilog	class:uvm_event_base
is_on	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  bit is_on ;$/;"	r	language:SystemVerilog	class:sev_id_struct
is_on	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::get_coverage(uvm_reg_cvr_t is_on);$/;"	p	language:SystemVerilog	function:uvm_mem.get_coverage
is_on	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_cvr_t uvm_mem::set_coverage(uvm_reg_cvr_t is_on);$/;"	p	language:SystemVerilog	function:uvm_mem.set_coverage
is_on	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::get_coverage(uvm_reg_cvr_t is_on);$/;"	p	language:SystemVerilog	function:uvm_reg.get_coverage
is_on	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_cvr_t uvm_reg::set_coverage(uvm_reg_cvr_t is_on);$/;"	p	language:SystemVerilog	function:uvm_reg.set_coverage
is_on	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::get_coverage(uvm_reg_cvr_t is_on = UVM_CVR_ALL);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_coverage
is_on	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_cvr_t uvm_reg_block::set_coverage(uvm_reg_cvr_t is_on);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_coverage
is_open	./uvm-verilator/src/base/uvm_recorder.svh	/^   function bit is_open();$/;"	f	language:SystemVerilog	class:uvm_recorder
is_open	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function bit is_open();$/;"	f	language:SystemVerilog	class:uvm_tr_database
is_open	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function bit is_open();$/;"	f	language:SystemVerilog	class:uvm_tr_stream
is_port	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_port ();$/;"	f	language:SystemVerilog	class:uvm_port_base
is_port	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_port ();$/;"	f	language:SystemVerilog	class:uvm_port_component
is_quit_count_reached	./uvm-verilator/src/base/uvm_report_server.svh	/^  function bit is_quit_count_reached();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
is_raise	./uvm-verilator/src/base/uvm_objection.svh	/^                                bit is_raise,$/;"	p	language:SystemVerilog	function:uvm_test_done_objection.qualify
is_rand	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       bit            is_rand,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
is_read	./uvm-verilator/src/reg/uvm_mem.svh	/^                                           bit            is_read,$/;"	p	language:SystemVerilog	function:uvm_mem.sample
is_read	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    bit            is_read,$/;"	p	language:SystemVerilog	function:uvm_mem.XsampleX
is_read	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          bit             is_read,$/;"	p	language:SystemVerilog	function:uvm_reg.sample
is_read	./uvm-verilator/src/reg/uvm_reg.svh	/^                                    bit             is_read,$/;"	p	language:SystemVerilog	function:uvm_reg.XsampleX
is_read	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                           bit            is_read,$/;"	p	language:SystemVerilog	function:uvm_reg_block.sample
is_read	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      bit            is_read,$/;"	p	language:SystemVerilog	function:uvm_reg_block.XsampleX
is_read	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function bit is_read();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
is_read_only	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function bit is_read_only();$/;"	f	language:SystemVerilog	class:uvm_resource_base
is_recording_enabled	./uvm-verilator/src/base/uvm_transaction.svh	/^function bit uvm_transaction::is_recording_enabled ();$/;"	f	language:SystemVerilog	class:uvm_transaction
is_rel_default	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local bit is_rel_default;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
is_relevant	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function bit is_relevant();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
is_relevant_entries	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int is_relevant_entries[$];$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_wait_for_available_sequence
is_response_error	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function bit is_response_error();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
is_response_ok	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function bit is_response_ok();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
is_static	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local bit              is_static;$/;"	r	language:SystemVerilog	class:uvm_vreg
is_tracing	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function bit is_tracing();$/;"	f	language:SystemVerilog	class:uvm_config_db_options
is_tracing	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^  static function bit is_tracing();$/;"	f	language:SystemVerilog	class:uvm_resource_db_options
is_type_name_registered	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::is_type_name_registered (string type_name);$/;"	f	language:SystemVerilog	class:uvm_default_factory
is_type_registered	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::is_type_registered (uvm_object_wrapper obj);$/;"	f	language:SystemVerilog	class:uvm_default_factory
is_unbounded	./uvm-verilator/src/base/uvm_port_base.svh	/^  function bit is_unbounded ();$/;"	f	language:SystemVerilog	class:uvm_port_base
is_valid_path_slice	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int is_valid_path_slice(const char* path) {$/;"	f	language:C	typeref:typename:int	file:
is_volatile	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::is_volatile();$/;"	f	language:SystemVerilog	class:uvm_reg_field
is_wildcard	./uvm-verilator/src/base/uvm_misc.svh	/^function int uvm_get_array_index_int(string arg, output bit is_wildcard);$/;"	p	language:SystemVerilog	function:uvm_get_array_index_int
is_wildcard	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_get_array_index_string(string arg, output bit is_wildcard);$/;"	p	language:SystemVerilog	function:uvm_get_array_index_string
is_write	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function bit is_write();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
issue	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void issue();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
issued1	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  static     bit issued1,issued2;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
issued2	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  static     bit issued1,issued2;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
istop	./uvm-verilator/src/base/uvm_printer.svh	/^function bit uvm_printer::istop ();$/;"	f	language:SystemVerilog	class:uvm_printer
item	./uvm-verilator/src/base/uvm_pool.svh	/^    string item;$/;"	r	language:SystemVerilog	function:uvm_pool.do_print
item	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void add (KEY key, T item);$/;"	p	language:SystemVerilog	function:uvm_pool.add
item	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void insert (int index, T item);$/;"	p	language:SystemVerilog	function:uvm_queue.insert
item	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void push_back(T item);$/;"	p	language:SystemVerilog	function:uvm_queue.push_back
item	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void push_front(T item);$/;"	p	language:SystemVerilog	function:uvm_queue.push_front
item	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  virtual task put(REQ item);$/;"	p	language:SystemVerilog	task:uvm_push_driver.put
item	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function void m_set_item(uvm_reg_item item);$/;"	p	language:SystemVerilog	function:uvm_reg_adapter.m_set_item
item	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^         uvm_reg_item item = new;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task finish_item (uvm_sequence_item item,$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.finish_item
item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task start_item (uvm_sequence_item item,$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start_item
item	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_id_info(uvm_sequence_item item);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_id_info
item	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function void uvm_sequencer::item_done(RSP item = null);$/;"	p	language:SystemVerilog	function:uvm_sequencer.item_done
item	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function void uvm_sequencer::item_done_trigger(RSP item = null);$/;"	p	language:SystemVerilog	function:uvm_sequencer.item_done_trigger
item	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::execute_item(uvm_sequence_item item);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.execute_item
item	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::m_last_req_push_front(REQ item);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.m_last_req_push_front
item	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::m_last_rsp_push_front(RSP item);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.m_last_rsp_push_front
item_done	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function void uvm_sequencer::item_done(RSP item = null);$/;"	f	language:SystemVerilog	class:uvm_sequencer
item_done	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function void item_done(input T2 t = null);$/;"	f	language:SystemVerilog	class:uvm_sqr_if_base
item_done_get_trigger_data	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  function RSP                 item_done_get_trigger_data();$/;"	f	language:SystemVerilog	class:uvm_sequencer
item_done_trigger	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function void uvm_sequencer::item_done_trigger(RSP item = null);$/;"	f	language:SystemVerilog	class:uvm_sequencer
item_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task wait_for_grant(int item_priority = -1, bit lock_request = 0);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.wait_for_grant
item_priority	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                        int item_priority = -1,$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.wait_for_grant
item_priority	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int        item_priority;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
iter	./uvm-verilator/src/base/uvm_report_catcher.svh	/^	  static uvm_report_cb_iter iter = new(null);$/;"	r	language:SystemVerilog	function:uvm_report_catcher.print_catcher
iter	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    int iter;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
iter	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    static uvm_report_cb_iter iter = new(null);$/;"	r	language:SystemVerilog	function:uvm_report_catcher.get_report_catcher
iter	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^      uvm_callback_iter#(uvm_reg_backdoor, uvm_reg_cbs) iter = new(this);$/;"	r	language:SystemVerilog	task:uvm_reg_backdoor.do_post_read
iter	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^      uvm_callback_iter#(uvm_reg_backdoor, uvm_reg_cbs) iter = new(this);$/;"	r	language:SystemVerilog	task:uvm_reg_backdoor.do_pre_write
itr	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_first (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_first
itr	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_last (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_last
itr	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_next (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_next
itr	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_prev (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_prev
ival	./uvm-verilator/src/base/uvm_recorder.svh	/^      bit [63:0] ival = $realtobits(value);$/;"	r	language:SystemVerilog	function:uvm_text_recorder.do_record_field_real
j	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
j	./uvm-verilator/src/reg/uvm_reg.svh	/^         int j = i;$/;"	r	language:SystemVerilog	function:uvm_reg.add_field
j	./uvm-verilator/src/reg/uvm_vreg.svh	/^         int j = i;$/;"	r	language:SystemVerilog	function:uvm_vreg.add_field
jump	./uvm-verilator/src/base/uvm_domain.svh	/^  function void jump(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_domain
jump	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::jump(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_phase
jump_all	./uvm-verilator/src/base/uvm_domain.svh	/^  static function void jump_all(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_domain
jump_all	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::jump_all(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_phase
jump_to	./uvm-verilator/src/base/uvm_phase.svh	/^  function uvm_phase jump_to();$/;"	f	language:SystemVerilog	class:uvm_phase_state_change
k	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
k	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^                     int             k,$/;"	p	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
k	./uvm-verilator/src/reg/uvm_mem.svh	/^              int k = hdl_concat.slices[j].offset;$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
k	./uvm-verilator/src/reg/uvm_reg.svh	/^           int k = hdl_concat.slices[j].offset;$/;"	r	language:SystemVerilog	function:uvm_reg.backdoor_read_func
k	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                    automatic int k = i;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_wait_for_available_sequence
keep_active	./uvm-verilator/src/base/uvm_component.svh	/^                                                 bit    keep_active=0);$/;"	p	language:SystemVerilog	function:uvm_component.record_error_tr
keep_active	./uvm-verilator/src/base/uvm_component.svh	/^                                                 bit    keep_active=0);$/;"	p	language:SystemVerilog	function:uvm_component.record_event_tr
key	./uvm-verilator/src/base/uvm_factory.svh	/^  string key;$/;"	r	language:SystemVerilog	function:uvm_default_factory.print
key	./uvm-verilator/src/base/uvm_pool.svh	/^    KEY key;$/;"	r	language:SystemVerilog	function:uvm_pool.do_copy
key	./uvm-verilator/src/base/uvm_pool.svh	/^    KEY key;$/;"	r	language:SystemVerilog	function:uvm_pool.do_print
key	./uvm-verilator/src/base/uvm_pool.svh	/^    string key;$/;"	r	language:SystemVerilog	function:uvm_object_string_pool.do_print
key	./uvm-verilator/src/base/uvm_pool.svh	/^  static function T get_global (KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.get_global
key	./uvm-verilator/src/base/uvm_pool.svh	/^  static function T get_global (string key);$/;"	p	language:SystemVerilog	function:uvm_object_string_pool.get_global
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function T get (KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.get
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function T get (string key);$/;"	p	language:SystemVerilog	function:uvm_object_string_pool.get
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int exists (KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.exists
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int first (ref KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.first
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int last (ref KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.last
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int next (ref KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.next
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int prev (ref KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.prev
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void add (KEY key, T item);$/;"	p	language:SystemVerilog	function:uvm_pool.add
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void delete (KEY key);$/;"	p	language:SystemVerilog	function:uvm_pool.delete
key	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void delete (string key);$/;"	p	language:SystemVerilog	function:uvm_object_string_pool.delete
key	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    string key;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.check
kill	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::kill();$/;"	f	language:SystemVerilog	class:uvm_phase
kill	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void kill();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
kill_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::kill_sequence(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
kill_successors	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::kill_successors();$/;"	f	language:SystemVerilog	class:uvm_phase
kill_update_thread	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::kill_update_thread(uvm_object element);$/;"	f	language:SystemVerilog	class:uvm_reg_backdoor
kind	./uvm-verilator/src/base/uvm_component.svh	/^   string    kind;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
kind	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^                                              string kind);$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_mem
kind	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^                                              string kind);$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_reg
kind	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^                                             string        kind);$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.do_block
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^                                          string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^                                         input string kind = "",$/;"	p	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    input string kind = "");$/;"	p	language:SystemVerilog	function:uvm_mem.get_hdl_path
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_mem.peek
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_mem.poke
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^  string kind;$/;"	r	language:SystemVerilog	function:uvm_mem.get_hdl_path_kinds
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit  uvm_mem::has_hdl_path(string kind = "");$/;"	p	language:SystemVerilog	function:uvm_mem.has_hdl_path
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_hdl_path(uvm_hdl_path_slice slices[], string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path
kind	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::clear_hdl_path(string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_mem.clear_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                                         input string kind = "",$/;"	p	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                                        input string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg.get_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                                    string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                                  uvm_predict_e     kind = UVM_PREDICT_DIRECT,$/;"	p	language:SystemVerilog	function:uvm_reg.do_predict
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                                 string         kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg.set_reset
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                               uvm_predict_e     kind = UVM_PREDICT_DIRECT,$/;"	p	language:SystemVerilog	function:uvm_reg.predict
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg.peek
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg.poke
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^  string kind;$/;"	r	language:SystemVerilog	function:uvm_reg.get_hdl_path_kinds
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit  uvm_reg::has_hdl_path(string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg.has_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::has_reset(string kind = "HARD",$/;"	p	language:SystemVerilog	function:uvm_reg.has_reset
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_data_t uvm_reg::get_reset(string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg.get_reset
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::clear_hdl_path(string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg.clear_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::reset(string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg.reset
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                               input string kind = "",$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_full_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit  uvm_reg_block::has_hdl_path(string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_block.has_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit  uvm_reg_block::is_hdl_path_root (string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_block.is_hdl_path_root
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_hdl_path(string path, string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::clear_hdl_path(string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_block.clear_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_hdl_path(ref string paths[$], input string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::reset(string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg_block.reset
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_default_hdl_path(string kind);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_default_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_hdl_path_root (string path, string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_hdl_path_root
kind	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^                                      input uvm_predict_e  kind,$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.post_predict
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                        uvm_predict_e     kind = UVM_PREDICT_DIRECT,$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_predict
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg_field.set_reset
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                     uvm_predict_e     kind = UVM_PREDICT_DIRECT,$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_field::get_reset(string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg_field.get_reset
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::has_reset(string kind = "HARD",$/;"	p	language:SystemVerilog	function:uvm_reg_field.has_reset
kind	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::reset(string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_reg_field.reset
kind	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                                     uvm_predict_e     kind = UVM_PREDICT_DIRECT,$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.do_predict
kind	./uvm-verilator/src/reg/uvm_reg_file.svh	/^                                              input string kind = "",$/;"	p	language:SystemVerilog	function:uvm_reg_file.get_full_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function bit  uvm_reg_file::has_hdl_path(string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_file.has_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::add_hdl_path(string path, string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_file.add_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::clear_hdl_path(string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_file.clear_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::get_hdl_path(ref string paths[$], input string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_file.get_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::set_default_hdl_path(string kind);$/;"	p	language:SystemVerilog	function:uvm_reg_file.set_default_hdl_path
kind	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                                     uvm_predict_e     kind = UVM_PREDICT_DIRECT,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.do_predict
kind	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
kind	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
kind	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  rand uvm_access_e kind;$/;"	r	language:SystemVerilog	class:uvm_reg_item
kind	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_access_e kind;$/;"	w	language:SystemVerilog	typedef:uvm_reg_bus_op
kind	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::reset(string kind = "SOFT");$/;"	p	language:SystemVerilog	function:uvm_reg_map.reset
kind	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
kind	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
kind	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
kind	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  string            kind = "",$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
kind	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::reset(string kind = "HARD");$/;"	p	language:SystemVerilog	function:uvm_vreg.reset
kinds	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_hdl_path_kinds (ref string kinds[$]);$/;"	p	language:SystemVerilog	function:uvm_mem.get_hdl_path_kinds
kinds	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_hdl_path_kinds (ref string kinds[$]);$/;"	p	language:SystemVerilog	function:uvm_reg.get_hdl_path_kinds
knobs	./uvm-verilator/src/base/uvm_printer.svh	/^  local m_uvm_printer_knobs knobs ;$/;"	r	language:SystemVerilog	class:uvm_printer
knobs	./uvm-verilator/src/base/uvm_printer.svh	/^  m_uvm_printer_knobs knobs ;$/;"	r	language:SystemVerilog	class:uvm_printer
l_id_count_index	./uvm-verilator/src/base/uvm_report_server.svh	/^    string l_id_count_index;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.do_print
l_int	./uvm-verilator/src/base/uvm_report_handler.svh	/^    int l_int;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
l_report_enabled	./uvm-verilator/src/base/uvm_report_handler.svh	/^    bit l_report_enabled = 0;$/;"	r	language:SystemVerilog	function:uvm_report_handler.report
l_report_handler	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_report_handler l_report_handler = report_message.get_report_handler();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.process_report_message
l_report_handler	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_report_handler l_report_handler;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
l_report_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^     uvm_report_message l_report_message;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.uvm_report
l_report_message	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_report_message l_report_message;$/;"	r	language:SystemVerilog	function:uvm_report_handler.report
l_report_message	./uvm-verilator/src/base/uvm_report_object.svh	/^    uvm_report_message l_report_message;$/;"	r	language:SystemVerilog	function:uvm_report_object.uvm_report
l_report_message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_report_message l_report_message;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.uvm_report
l_report_object	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    uvm_report_object l_report_object = rm.get_report_object();$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
l_report_object	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_report_object l_report_object = uvm_get_report_object();$/;"	r	language:SystemVerilog	function:uvm_sequence_item.uvm_process_report_message
l_report_object	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_report_object l_report_object = uvm_get_report_object();$/;"	r	language:SystemVerilog	function:uvm_sequence_item.uvm_report_enabled
l_root	./uvm-verilator/src/base/uvm_report_server.svh	/^       uvm_root l_root;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
l_rs	./uvm-verilator/src/base/uvm_root.svh	/^		uvm_report_server l_rs = uvm_report_server::get_server();$/;"	r	language:SystemVerilog	function:uvm_root.die
l_rs	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_report_server l_rs;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
l_sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                                                   uvm_sequencer_base l_sequencer, string name);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.create_item
l_severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_severity l_severity;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
l_severity	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_severity l_severity;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
l_severity_count_index	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_severity l_severity_count_index;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.do_print
l_severity_new	./uvm-verilator/src/base/uvm_report_handler.svh	/^        uvm_severity l_severity_new = sev_overrides.get(l_severity);$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
l_str	./uvm-verilator/src/base/uvm_report_handler.svh	/^              string l_str;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
l_str	./uvm-verilator/src/base/uvm_report_handler.svh	/^          string l_str;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
l_string	./uvm-verilator/src/base/uvm_report_message.svh	/^    string l_string;$/;"	r	language:SystemVerilog	function:uvm_report_message.m_record_core_properties
l_verbosity	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_verbosity l_verbosity;$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
l_verbosity	./uvm-verilator/src/base/uvm_report_message.svh	/^    uvm_verbosity l_verbosity;$/;"	r	language:SystemVerilog	function:uvm_report_message.do_print
l_verbosity	./uvm-verilator/src/base/uvm_report_message.svh	/^    uvm_verbosity l_verbosity;$/;"	r	language:SystemVerilog	function:uvm_report_message.m_record_core_properties
l_verbosity	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_verbosity l_verbosity;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
label	./uvm-verilator/src/base/uvm_component.svh	/^                                                 string label="error_tr",$/;"	p	language:SystemVerilog	function:uvm_component.record_error_tr
label	./uvm-verilator/src/base/uvm_component.svh	/^                                                 string label="event_tr",$/;"	p	language:SystemVerilog	function:uvm_component.record_event_tr
label	./uvm-verilator/src/base/uvm_component.svh	/^                                                string label="",$/;"	p	language:SystemVerilog	function:uvm_component.begin_child_tr
label	./uvm-verilator/src/base/uvm_component.svh	/^                                            string label="",$/;"	p	language:SystemVerilog	function:uvm_component.m_begin_tr
label	./uvm-verilator/src/base/uvm_component.svh	/^                                          string label="",$/;"	p	language:SystemVerilog	function:uvm_component.begin_tr
label	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     string label="",$/;"	p	language:SystemVerilog	function:uvm_recorder.begin_tr
label	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     string label="",$/;"	p	language:SystemVerilog	function:uvm_text_recorder.begin_tr
laddr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_addr_t laddr;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
last	./uvm-verilator/src/base/uvm_callback.svh	/^   function CB last();$/;"	f	language:SystemVerilog	class:uvm_callback_iter
last	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int last (ref KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
last_dot	./uvm-verilator/src/base/uvm_objection.svh	/^      int cpath = 0, last_dot=0;$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
last_req	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  function REQ last_req(int unsigned n = 0);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
last_rsp	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  function RSP last_rsp(int unsigned n = 0);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
last_time	./uvm-verilator/src/base/uvm_component.svh	/^      time last_time = 0;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
last_trigger	./uvm-verilator/src/base/uvm_heartbeat.svh	/^    time last_trigger=0;$/;"	r	language:SystemVerilog	task:uvm_heartbeat.m_hb_process
last_trigger	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  time last_trigger [uvm_object];$/;"	r	language:SystemVerilog	class:uvm_heartbeat_callback
lb	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_addr_t lb;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
lbase_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_addr_t lbase_addr;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
lbase_addr2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_addr_t lbase_addr2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
leaf	./uvm-verilator/src/base/uvm_component.svh	/^                                            output string leaf ,$/;"	p	language:SystemVerilog	function:uvm_component.m_extract_name
leaf	./uvm-verilator/src/base/uvm_component.svh	/^  string leaf , remainder;$/;"	r	language:SystemVerilog	function:uvm_component.lookup
len	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    int len = match.len();$/;"	r	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_matches
len	./uvm-verilator/src/base/uvm_component.svh	/^  int i , len;$/;"	r	language:SystemVerilog	function:uvm_component.m_extract_name
len	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                             int unsigned len,$/;"	p	language:SystemVerilog	function:uvm_mem_region.new
len	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   int unsigned len;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_policy
len	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local int unsigned len;$/;"	r	language:SystemVerilog	class:uvm_mem_region
length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   virtual function void set_data_length(int unsigned length);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_data_length
length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^ virtual function void set_byte_enable_length(int unsigned length);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_byte_enable_length
level	./uvm-verilator/src/base/uvm_phase.svh	/^  static int level;$/;"	r	language:SystemVerilog	function:uvm_phase.m_print_successors
level	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void debug_connected_to (int level=0, int max_level=-1);$/;"	p	language:SystemVerilog	function:uvm_port_base.debug_connected_to
level	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void debug_provided_to  (int level=0, int max_level=-1);$/;"	p	language:SystemVerilog	function:uvm_port_base.debug_provided_to
level	./uvm-verilator/src/base/uvm_printer.svh	/^   int level ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
level	./uvm-verilator/src/base/uvm_printer.svh	/^  int    level;$/;"	w	language:SystemVerilog	typedef:uvm_printer_row_info
level	./uvm-verilator/src/base/uvm_printer.svh	/^  int unsigned level ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.emit
level	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_table_printer::m_emit_element(uvm_printer_element element, int unsigned leve/;"	p	language:SystemVerilog	function:uvm_table_printer.m_emit_element
level	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_tree_printer::m_emit_element(uvm_printer_element element, int unsigned level/;"	p	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
levenshtein_distance	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int levenshtein_distance(string s, string t);$/;"	f	language:SystemVerilog	class:uvm_spell_chkr
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                          real lhs, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_real
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                          uvm_integral_t lhs, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_int
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                       string lhs,$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_string
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                       uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_object
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                      uvm_bitstream_t lhs, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^  function void print_msg_object(uvm_object lhs, uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_comparer.print_msg_object
lhs	./uvm-verilator/src/base/uvm_comparer.svh	/^  uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_comparer.object_compared
lhs	./uvm-verilator/src/base/uvm_copier.svh	/^	 			uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_copier.object_copied
lhs	./uvm-verilator/src/base/uvm_copier.svh	/^                                       uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_copier.copy_object
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   function void set(uvm_object lhs, rhs);$/;"	p	language:SystemVerilog	function:uvm_link_base.set
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   function void set_lhs(uvm_object lhs);$/;"	p	language:SystemVerilog	function:uvm_link_base.set_lhs
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   static function uvm_cause_effect_link get_link(uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_cause_effect_link.get_link
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   static function uvm_parent_child_link get_link(uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_parent_child_link.get_link
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   static function uvm_related_link get_link(uvm_object lhs,$/;"	p	language:SystemVerilog	function:uvm_related_link.get_link
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_lhs(uvm_object lhs);$/;"	p	language:SystemVerilog	function:uvm_cause_effect_link.do_set_lhs
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_lhs(uvm_object lhs);$/;"	p	language:SystemVerilog	function:uvm_parent_child_link.do_set_lhs
lhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_lhs(uvm_object lhs);$/;"	p	language:SystemVerilog	function:uvm_related_link.do_set_lhs
lhs	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^      uvm_object lhs = link.get_lhs();$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
lhs	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_object lhs = link.get_lhs();$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
lhs	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^      uvm_object_wrapper lhs = REQ::get_type();$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_get_config
lib	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_check(uvm_object_wrapper seq_type, this_type lib);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.m_check
lindex	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_override lindex;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_name
lindex	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_override lindex;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
line	./uvm-verilator/src/base/uvm_globals.svh	/^				 int line = 0,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
line	./uvm-verilator/src/base/uvm_globals.svh	/^			       int line = 0,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
line	./uvm-verilator/src/base/uvm_globals.svh	/^			       int line = 0,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
line	./uvm-verilator/src/base/uvm_globals.svh	/^			      int line = 0,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
line	./uvm-verilator/src/base/uvm_globals.svh	/^                                int    line);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.m__uvm_report_dpi
line	./uvm-verilator/src/base/uvm_globals.svh	/^                          int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report
line	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					      int line = 0, $/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
line	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
line	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
line	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					   int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
line	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
line	./uvm-verilator/src/base/uvm_report_handler.svh	/^      int line=0,$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
line	./uvm-verilator/src/base/uvm_report_message.svh	/^					   int line,$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
line	./uvm-verilator/src/base/uvm_report_object.svh	/^					    int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
line	./uvm-verilator/src/base/uvm_report_object.svh	/^					  int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
line	./uvm-verilator/src/base/uvm_report_object.svh	/^					  int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
line	./uvm-verilator/src/base/uvm_report_object.svh	/^					 int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
line	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    int line = 0,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
line	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					    int line = 0,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
line	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  int line = 0,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
line	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  int line = 0,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
line	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					 int line = 0,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
line	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    int line = 0,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
line_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string line_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
linefeed	./uvm-verilator/src/base/uvm_printer.svh	/^  string linefeed;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
linefeed	./uvm-verilator/src/base/uvm_printer.svh	/^  string linefeed;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                                     int               lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_mem.set_frontdoor
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    int lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_mem.set_backdoor
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem.write
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem.read
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem.peek
lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem.poke
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                                int               lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_mem_mam.request_region
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                                int          lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_mem_mam.reserve_region
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local int          lineno;$/;"	r	language:SystemVerilog	class:uvm_mem_region
lineno	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local int lineno;$/;"	r	language:SystemVerilog	class:uvm_mem_mam
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                                      int     lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.get
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                                      int     lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.get_mirrored_value
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                                     int               lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.set_frontdoor
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                                    int              lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.set_backdoor
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                               int               lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.predict
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                           int             lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.set
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.update
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.write
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.peek
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.poke
lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg.read
lineno	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   int lineno;$/;"	r	language:SystemVerilog	class:uvm_reg_backdoor
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          int                  lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_backdoor
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  int                 lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
lineno	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int            lineno;$/;"	r	language:SystemVerilog	class:uvm_reg_block
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                            int     lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_field.get
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                            int     lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_field.get_mirrored_value
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                     int               lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                 int             lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_field.set
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
lineno	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                              int             lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.set
lineno	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
lineno	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function uvm_reg_data_t get(string fname="", int lineno=0);$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.get
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                                        int     lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.get
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                                        int     lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.get_indirect_reg
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                              int             lineno = 0);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.set
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
lineno	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
lineno	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  int lineno;$/;"	r	language:SystemVerilog	class:uvm_reg_item
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  int           lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
lineno	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   int lineno;$/;"	r	language:SystemVerilog	class:uvm_reg_frontdoor
lineno	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg.write
lineno	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  int                lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg.read
lineno	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
lineno	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
lineno	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int    lineno;$/;"	r	language:SystemVerilog	class:uvm_vreg_cbs
lineno	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local int lineno;$/;"	r	language:SystemVerilog	class:uvm_vreg
lineno	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  int                 lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
lineno	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  int                 lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
lineno	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
lineno	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  int               lineno = 0);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
lineno	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int    lineno;$/;"	r	language:SystemVerilog	class:uvm_vreg_field_cbs
lineno	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local int lineno;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
link	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   protected virtual function void do_establish_link(uvm_link_base link);$/;"	p	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
link	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function void establish_link(uvm_link_base link);$/;"	p	language:SystemVerilog	function:uvm_tr_database.establish_link
link_handle	./uvm-verilator/src/base/uvm_component.svh	/^   int   handle, link_handle;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
link_recorder	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_recorder recorder, parent_recorder, link_recorder;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
link_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void link_tr(int h1,$/;"	f	language:SystemVerilog	class:uvm_recorder
link_tr	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void link_tr(int h1,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
list	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_component list[$];$/;"	r	language:SystemVerilog	function:uvm_utils.find_all
list	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_object list[string];$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
list	./uvm-verilator/src/base/uvm_objection.svh	/^  function void get_objectors(ref uvm_object list[$]);$/;"	p	language:SystemVerilog	function:uvm_objection.get_objectors
list	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void get_connected_to (ref uvm_port_base #(IF) list[string]);$/;"	p	language:SystemVerilog	function:uvm_port_base.get_connected_to
list	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void get_provided_to (ref uvm_port_base #(IF) list[string]);$/;"	p	language:SystemVerilog	function:uvm_port_base.get_provided_to
list	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function void get_connected_to(ref uvm_port_list list);$/;"	p	language:SystemVerilog	function:uvm_port_component.get_connected_to
list1	./uvm-verilator/src/base/uvm_port_base.svh	/^    PORT list1[string];$/;"	r	language:SystemVerilog	function:uvm_port_component.get_connected_to
ln	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_line(int ln);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_line
local_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_addr_t  local_addr[];$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
local_map	./uvm-verilator/src/reg/uvm_mem.svh	/^       uvm_reg_map local_map = get_local_map(default_map);$/;"	r	language:SystemVerilog	function:uvm_mem.get_default_map
local_map	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_map local_map = l;$/;"	r	language:SystemVerilog	function:uvm_mem.get_local_map
local_map	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_reg_map local_map=l;$/;"	r	language:SystemVerilog	function:uvm_mem.is_in_map
local_map	./uvm-verilator/src/reg/uvm_reg.svh	/^       uvm_reg_map local_map = get_local_map(default_map);$/;"	r	language:SystemVerilog	function:uvm_reg.get_default_map
local_map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map local_map = l;$/;"	r	language:SystemVerilog	function:uvm_reg.is_in_map
local_map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map local_map=l;$/;"	r	language:SystemVerilog	function:uvm_reg.get_local_map
local_map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                               uvm_reg_map local_map);$/;"	p	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
local_map	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_reg_map local_map;$/;"	r	language:SystemVerilog	class:uvm_reg_item
local_map	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       uvm_reg_map local_map;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
locality	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   rand uvm_mem_mam::locality_e   locality;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_cfg
locality_e	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   typedef enum {BROAD, NEARBY}   locality_e;$/;"	T	language:SystemVerilog	class:uvm_mem_mam
lock	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   function void lock();$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
lock	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  task lock(uvm_sequencer_base sequencer = null);$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
lock	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::lock(uvm_sequence_base sequence_ptr);$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
lock	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_lock_req(uvm_sequence_base sequence_ptr, bit lock);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.m_lock_req
lock_arb_size	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int lock_arb_size;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_wait_for_arbitration_completed
lock_list	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected uvm_sequence_base   lock_list[$];$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
lock_model	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::lock_model();$/;"	f	language:SystemVerilog	class:uvm_reg_block
lock_req	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^          uvm_sequence_request lock_req = arb_sequence_q[lock_req_indices[0]];$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.grant_queued_locks
lock_req_indices	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^       int lock_req_indices[$];$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.grant_queued_locks
lock_request	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task wait_for_grant(int item_priority = -1, bit lock_request = 0);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.wait_for_grant
lock_request	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                        bit lock_request = 0);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.wait_for_grant
locked	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local bit            locked;$/;"	r	language:SystemVerilog	class:uvm_reg_block
locked	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local bit locked;$/;"	r	language:SystemVerilog	class:uvm_vreg
longintstream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack_longints (ref longint unsigned longintstream [],$/;"	p	language:SystemVerilog	function:uvm_object.pack_longints
longintstream	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack_longints (ref    longint unsigned longintstream [],$/;"	p	language:SystemVerilog	function:uvm_object.unpack_longints
lookup	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::lookup( string name );$/;"	f	language:SystemVerilog	class:uvm_component
lookup	./uvm-verilator/src/base/uvm_config_db.svh	/^    string lookup;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
lookup_name	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_name(string scope = "",$/;"	f	language:SystemVerilog	class:uvm_resource_pool
lookup_regex	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex(string re, scope);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
lookup_regex_names	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex_names(string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
lookup_scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_scope(string scope);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
lookup_type	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_type(string scope = "",$/;"	f	language:SystemVerilog	class:uvm_resource_pool
lsb	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^            int lsb, w, dc;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
lsb	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            int lsb, w;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
lsb	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         int lsb, w;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
lsb	./uvm-verilator/src/reg/uvm_reg.svh	/^               int lsb = m_fields[i].get_lsb_pos();$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
lsb	./uvm-verilator/src/reg/uvm_reg.svh	/^      int lsb;$/;"	r	language:SystemVerilog	block:uvm_reg.do_write.pre_write_callbacks
lsb	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int                lsb;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
lsb	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                          output int lsb,$/;"	p	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
lsb	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg.peek
lsb	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg.poke
lsb	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg.read
lsb	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg.write
lsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
lsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, lsb;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
lsb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local int unsigned lsb;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
lsb_pos	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       int unsigned   lsb_pos,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
lsb_pos	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                                   int unsigned  lsb_pos);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.configure
m	./uvm-verilator/src/base/uvm_objection.svh	/^	string m = m_display_objections(obj,show_header);$/;"	r	language:SystemVerilog	function:uvm_objection.display_objections
m	./uvm-verilator/src/base/uvm_printer.svh	/^      int m;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
m	./uvm-verilator/src/base/uvm_report_server.svh	/^      string m;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.process_report_message
m	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
m	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    protected virtual function void check_mem(uvm_mem m,$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_mem
m	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_mem m = i;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
m	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg_map m = i;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
m	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   virtual function void unregister(uvm_reg_map m);$/;"	p	language:SystemVerilog	function:uvm_reg_block.unregister
m	./uvm-verilator/src/reg/uvm_reg_map.svh	/^						uvm_reg_data_t m;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
m	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_map m;$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
m	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  local mailbox #( T ) m;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo
m__initialized	./uvm-verilator/src/base/uvm_registry.svh	/^  local static bit m__initialized=__deferred_init();$/;"	r	language:SystemVerilog	class:uvm_registry_common
m__type_aliases	./uvm-verilator/src/base/uvm_registry.svh	/^  local static string m__type_aliases[$];$/;"	r	language:SystemVerilog	class:uvm_registry_common
m__uvm_report_dpi	./uvm-verilator/src/base/uvm_globals.svh	/^export "DPI-C" function m__uvm_report_dpi;$/;"	f	language:SystemVerilog
m__uvm_report_dpi	./uvm-verilator/src/base/uvm_globals.svh	/^function void m__uvm_report_dpi(int severity,$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
m_aa2string	./uvm-verilator/src/base/uvm_phase.svh	/^  local function string m_aa2string(bit aa[uvm_phase]); \/\/ TBD tidy$/;"	f	language:SystemVerilog	class:uvm_phase
m_abort	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   bit m_abort;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
m_access	./uvm-verilator/src/reg/uvm_mem.svh	/^   local string            m_access;$/;"	r	language:SystemVerilog	class:uvm_mem
m_access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local string          m_access;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_action	./uvm-verilator/src/base/uvm_phase.svh	/^   string m_action;$/;"	r	language:SystemVerilog	function:uvm_phase.m_report_null_objection
m_adapter	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_adapter    m_adapter;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_add_child	./uvm-verilator/src/base/uvm_component.svh	/^function bit uvm_component::m_add_child(uvm_component child);$/;"	f	language:SystemVerilog	class:uvm_component
m_add_child	./uvm-verilator/src/base/uvm_root.svh	/^function bit uvm_root::m_add_child (uvm_component child);$/;"	f	language:SystemVerilog	class:uvm_root
m_add_list	./uvm-verilator/src/base/uvm_port_base.svh	/^  local function void m_add_list           (this_type provider);$/;"	f	language:SystemVerilog	class:uvm_port_base
m_add_tw_cbs	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_add_tw_cbs	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_add_typewide_sequence	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_add_typewide_sequence(uvm_object_wrapper seq_type);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
m_added	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected bit m_added;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_addon	./uvm-verilator/src/base/uvm_phase.svh	/^   string m_addon;$/;"	r	language:SystemVerilog	function:uvm_phase.m_report_null_objection
m_addr_reg	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   local uvm_reg m_addr_reg;$/;"	r	language:SystemVerilog	class:uvm_reg_indirect_ftdr_seq
m_address	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand bit [63:0]             m_address;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_after_fifo	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  local uvm_tlm_analysis_fifo #(T) m_after_fifo;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
m_am_i_a	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_am_i_a(uvm_object obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_am_i_a	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_am_i_a(uvm_object obj);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_apply_verbosity_settings	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_apply_verbosity_settings(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
m_arb_size	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected int                 m_arb_size;       \/\/ used for waiting processes$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_arbitration	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  local uvm_sequencer_arb_mode  m_arbitration = UVM_SEQ_ARB_FIFO;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_argv	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  protected string m_argv[$]; $/;"	r	language:SystemVerilog	class:uvm_cmdline_processor
m_atomic	./uvm-verilator/src/reg/uvm_reg.svh	/^   local semaphore         m_atomic;$/;"	r	language:SystemVerilog	class:uvm_reg
m_auto_item_recording	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  local bit m_auto_item_recording = 0;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_auto_item_recording	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  local bit m_auto_item_recording = 1;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_auto_predict	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local bit                m_auto_predict;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_automatic_phase_objection_dap	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local uvm_get_to_lock_dap#(bit) m_automatic_phase_objection_dap;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_b_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static this_type m_b_inst;$/;"	r	language:SystemVerilog	class:uvm_callbacks_base
m_b_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_typeid#(T) m_b_inst;$/;"	r	language:SystemVerilog	class:uvm_typeid
m_backdoor	./uvm-verilator/src/reg/uvm_mem.svh	/^   local uvm_reg_backdoor  m_backdoor;$/;"	r	language:SystemVerilog	class:uvm_mem
m_backdoor	./uvm-verilator/src/reg/uvm_reg.svh	/^   local uvm_reg_backdoor  m_backdoor;$/;"	r	language:SystemVerilog	class:uvm_reg
m_backdoor	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   static local uvm_reg_map   m_backdoor;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_base_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_addr_t     m_base_addr;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_base_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_callbacks#(T,uvm_callback) m_base_inst;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_before_fifo	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  local uvm_tlm_analysis_fifo #(T) m_before_fifo;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
m_begin_tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::m_begin_tr (uvm_transaction tr,$/;"	f	language:SystemVerilog	class:uvm_component
m_begin_tr	./uvm-verilator/src/base/uvm_transaction.svh	/^function int uvm_transaction::m_begin_tr (time begin_time=0, $/;"	f	language:SystemVerilog	class:uvm_transaction
m_bits	./uvm-verilator/src/base/uvm_packer.svh	/^  uvm_pack_bitstream_t m_bits;$/;"	r	language:SystemVerilog	class:uvm_packer
m_build_done	./uvm-verilator/src/base/uvm_component.svh	/^  \/*protected*\/ bit  m_build_done;$/;"	r	language:SystemVerilog	class:uvm_component
m_byte_addressing	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local bit                m_byte_addressing;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_byte_enable	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand byte unsigned          m_byte_enable[];$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_byte_enable_length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand int unsigned m_byte_enable_length;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_caught_error	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_caught_error;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_caught_fatal	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_caught_fatal;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_caught_warning	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_caught_warning;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_cb	./uvm-verilator/src/base/uvm_callback.svh	/^   local CB  m_cb;$/;"	r	language:SystemVerilog	class:uvm_callback_iter
m_cb	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected uvm_heartbeat_callback m_cb;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_cb_find	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find(uvm_queue#(uvm_callback) q, uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_cb_find_name	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find_name(uvm_queue#(uvm_callback) q, string name, string where);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_cb_registered	./uvm-verilator/src/base/uvm_event.svh	/^        static local bit m_cb_registered = m_register_cb();$/;"	r	language:SystemVerilog	class:uvm_event
m_cb_typeid	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_typeid_base m_cb_typeid;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_cb_typename	./uvm-verilator/src/base/uvm_callback.svh	/^  static string m_cb_typename;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_cfg	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      m_uvm_tr_stream_cfg m_cfg;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.get_db
m_cfg	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      m_uvm_tr_stream_cfg m_cfg;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.get_scope
m_cfg	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      m_uvm_tr_stream_cfg m_cfg;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.get_stream_type_name
m_cfg	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      m_uvm_tr_stream_cfg m_cfg;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.m_do_open
m_cfg_dap	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local uvm_set_before_get_dap#(m_uvm_tr_stream_cfg) m_cfg_dap;$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_check	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local uvm_check_e     m_check;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_check	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_check(uvm_object_wrapper seq_type, this_type lib);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
m_check_on_read	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local bit                m_check_on_read;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_check_relationship	./uvm-verilator/src/base/uvm_port_base.svh	/^  local function bit  m_check_relationship (this_type provider);  $/;"	f	language:SystemVerilog	class:uvm_port_base
m_check_uvm_field_flag_size	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_check_uvm_field_flag_size();$/;"	f	language:SystemVerilog	class:uvm_root
m_check_verbosity	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_check_verbosity();$/;"	f	language:SystemVerilog	class:uvm_root
m_children	./uvm-verilator/src/base/uvm_component.svh	/^  protected     uvm_component m_children[string];$/;"	r	language:SystemVerilog	class:uvm_component
m_children	./uvm-verilator/src/base/uvm_printer.svh	/^   local uvm_printer_element m_children[$] ;$/;"	r	language:SystemVerilog	class:uvm_printer_element
m_children_by_handle	./uvm-verilator/src/base/uvm_component.svh	/^  protected     uvm_component m_children_by_handle[uvm_component];$/;"	r	language:SystemVerilog	class:uvm_component
m_choose_next_request	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_choose_next_request();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_cleared	./uvm-verilator/src/base/uvm_objection.svh	/^  protected bit m_cleared; \/* for checking obj count<0 *\/$/;"	r	language:SystemVerilog	class:uvm_objection
m_close_time	./uvm-verilator/src/base/uvm_recorder.svh	/^  local time m_close_time;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_cntxt	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected uvm_component   m_cntxt;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_command	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand uvm_tlm_command_e          m_command;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_comp	./uvm-verilator/src/base/uvm_port_base.svh	/^  uvm_port_component #(this_type) m_comp;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_comparer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_comparer m_comparer ;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_context_pool	./uvm-verilator/src/base/uvm_objection.svh	/^  local static uvm_objection_context_object m_context_pool[$];$/;"	r	language:SystemVerilog	class:uvm_objection
m_convert_verb	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function bit m_convert_verb(string verb_str, output uvm_verbosity verb_enum);$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
m_copier	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_copier m_copier ;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_copier	./uvm-verilator/src/base/uvm_object.svh	/^uvm_copier m_copier;$/;"	r	language:SystemVerilog	function:uvm_object.copy
m_cover_on	./uvm-verilator/src/reg/uvm_mem.svh	/^   local int               m_cover_on;$/;"	r	language:SystemVerilog	class:uvm_mem
m_cover_on	./uvm-verilator/src/reg/uvm_reg.svh	/^   local int               m_cover_on;$/;"	r	language:SystemVerilog	class:uvm_reg
m_cover_on	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local int             m_cover_on;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_current_context	./uvm-verilator/src/base/uvm_comparer.svh	/^  local function string m_current_context(string name="");$/;"	f	language:SystemVerilog	class:uvm_comparer
m_current_context	./uvm-verilator/src/base/uvm_recorder.svh	/^  local function string m_current_context(string name="");$/;"	f	language:SystemVerilog	class:uvm_text_recorder
m_current_phase	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_phase            m_current_phase;            \/\/ the most recently executed phase$/;"	r	language:SystemVerilog	class:uvm_component
m_d_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static this_type m_d_inst;$/;"	r	language:SystemVerilog	class:uvm_derived_callbacks
m_data	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand byte unsigned             m_data[];$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_data_reg	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   local uvm_reg m_data_reg;$/;"	r	language:SystemVerilog	class:uvm_reg_indirect_ftdr_seq
m_db	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      uvm_tr_database m_db;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.m_do_open
m_debug_create	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::m_debug_create (string requested_type_name,$/;"	f	language:SystemVerilog	class:uvm_default_factory
m_debug_display	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::m_debug_display (string requested_type_name,$/;"	f	language:SystemVerilog	class:uvm_default_factory
m_debug_flags	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_debug_flags;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_debug_pass	./uvm-verilator/src/base/uvm_factory.svh	/^  local static bit m_debug_pass;$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_def_index	./uvm-verilator/src/base/uvm_port_base.svh	/^  protected int unsigned  m_def_index;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_default_line_printer	./uvm-verilator/src/base/uvm_printer.svh	/^  local static uvm_line_printer m_default_line_printer ;$/;"	r	language:SystemVerilog	class:uvm_line_printer
m_default_max_ready_to_end_iters	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local int m_default_max_ready_to_end_iters = 20;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_default_max_ready_to_end_iters	./uvm-verilator/src/base/uvm_phase.svh	/^  local static int         m_default_max_ready_to_end_iters = 20;    \/\/ 20 is the initial valu/;"	r	language:SystemVerilog	class:uvm_phase
m_default_precedence	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local int unsigned m_default_precedence = 1000;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_default_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected uvm_sequence_process_wrapper m_default_sequences[uvm_phase];$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_default_table_printer	./uvm-verilator/src/base/uvm_printer.svh	/^  local static uvm_table_printer m_default_table_printer ;$/;"	r	language:SystemVerilog	class:uvm_table_printer
m_default_tree_printer	./uvm-verilator/src/base/uvm_printer.svh	/^  local static uvm_tree_printer m_default_tree_printer ;$/;"	r	language:SystemVerilog	class:uvm_tree_printer
m_delete_tw_cbs	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_delete_tw_cbs(uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_delete_tw_cbs	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_delete_tw_cbs(uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_demoted_error	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_demoted_error;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_demoted_fatal	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_demoted_fatal;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_demoted_warning	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static int m_demoted_warning;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_depth	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  protected  int                m_depth = -1;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
m_derived_types	./uvm-verilator/src/base/uvm_callback.svh	/^  uvm_typeid_base m_derived_types[$]; \/\/one to many relation$/;"	r	language:SystemVerilog	class:uvm_callbacks_base
m_desired	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local uvm_reg_data_t  m_desired;  \/\/ Mirrored after set()$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_disable_cb	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void m_disable_cb;$/;"	f	language:SystemVerilog	class:uvm_heartbeat
m_display_objections	./uvm-verilator/src/base/uvm_objection.svh	/^  protected function string m_display_objections(uvm_object obj=null, bit show_header=1);$/;"	f	language:SystemVerilog	class:uvm_objection
m_dmi	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   bit m_dmi;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_do_config_settings	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_do_config_settings();$/;"	f	language:SystemVerilog	class:uvm_root
m_do_dump_args	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_do_dump_args();$/;"	f	language:SystemVerilog	class:uvm_root
m_do_factory_settings	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_do_factory_settings();$/;"	f	language:SystemVerilog	class:uvm_root
m_do_max_quit_settings	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_do_max_quit_settings();$/;"	f	language:SystemVerilog	class:uvm_root
m_do_open	./uvm-verilator/src/base/uvm_recorder.svh	/^  function void m_do_open(uvm_tr_stream stream, time open_time, string type_name);$/;"	f	language:SystemVerilog	class:uvm_recorder
m_do_open	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function void m_do_open(uvm_tr_database db,$/;"	f	language:SystemVerilog	class:uvm_tr_stream
m_do_post_run_test	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function void uvm_run_test_callback::m_do_post_run_test();$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
m_do_pre_abort	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_do_pre_abort;$/;"	f	language:SystemVerilog	class:uvm_component
m_do_pre_abort	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function void uvm_run_test_callback::m_do_pre_abort();$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
m_do_pre_run_test	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function void uvm_run_test_callback::m_do_pre_run_test();$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
m_do_timeout_settings	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_do_timeout_settings();$/;"	f	language:SystemVerilog	class:uvm_root
m_do_verbosity_settings	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_do_verbosity_settings();$/;"	f	language:SystemVerilog	class:uvm_root
m_domain	./uvm-verilator/src/base/uvm_component.svh	/^  protected uvm_domain m_domain;    \/\/ set_domain stores our domain handle$/;"	r	language:SystemVerilog	class:uvm_component
m_domains	./uvm-verilator/src/base/uvm_domain.svh	/^  static local uvm_domain m_domains[string];$/;"	r	language:SystemVerilog	class:uvm_domain
m_drain_proc	./uvm-verilator/src/base/uvm_objection.svh	/^  local process m_drain_proc[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_drain_proc	./uvm-verilator/src/base/uvm_objection.svh	/^  local process_container_c m_drain_proc[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_drain_time	./uvm-verilator/src/base/uvm_objection.svh	/^  protected time    m_drain_time  [uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_drop	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_drop (uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_objection
m_dyn_check	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_dyn_check(uvm_object_wrapper seq_type);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
m_element_stack	./uvm-verilator/src/base/uvm_printer.svh	/^  local uvm_printer_element m_element_stack[$] ;$/;"	r	language:SystemVerilog	class:uvm_printer
m_emit_element	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_table_printer::m_emit_element(uvm_printer_element element, int unsigned leve/;"	f	language:SystemVerilog	class:uvm_table_printer
m_emit_element	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_tree_printer::m_emit_element(uvm_printer_element element, int unsigned level/;"	f	language:SystemVerilog	class:uvm_tree_printer
m_enable_cb	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void m_enable_cb;$/;"	f	language:SystemVerilog	class:uvm_heartbeat
m_enabled	./uvm-verilator/src/base/uvm_callback.svh	/^  protected bit m_enabled = 1;$/;"	r	language:SystemVerilog	class:uvm_callback
m_end_node	./uvm-verilator/src/base/uvm_phase.svh	/^  protected uvm_phase m_end_node;$/;"	r	language:SystemVerilog	class:uvm_phase
m_endian	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_endianness_e   m_endian;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_event	./uvm-verilator/src/base/uvm_barrier.svh	/^  local  uvm_event#(uvm_object) m_event;$/;"	r	language:SystemVerilog	class:uvm_barrier
m_event	./uvm-verilator/src/base/uvm_event.svh	/^	protected event      m_event;$/;"	e	language:SystemVerilog	class:uvm_event_base
m_event	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected uvm_event#(uvm_object)       m_event;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_events	./uvm-verilator/src/base/uvm_objection.svh	/^  protected uvm_objection_events m_events [uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_execute_scheduled_forks	./uvm-verilator/src/base/uvm_objection.svh	/^  static task m_execute_scheduled_forks();$/;"	t	language:SystemVerilog	class:uvm_objection
m_executing_phases	./uvm-verilator/src/base/uvm_phase.svh	/^  static protected bit m_executing_phases[uvm_phase];$/;"	r	language:SystemVerilog	class:uvm_phase
m_executing_stop_processes	./uvm-verilator/src/base/uvm_objection.svh	/^  local  bit m_executing_stop_processes;$/;"	r	language:SystemVerilog	class:uvm_test_done_objection
m_extensions	./uvm-verilator/src/base/uvm_policy.svh	/^local uvm_object  m_extensions[uvm_object_wrapper];$/;"	r	language:SystemVerilog	class:uvm_policy
m_extensions	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   protected uvm_tlm_extension_base m_extensions [uvm_tlm_extension_base];$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_extract_name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_extract_name(input string name ,$/;"	f	language:SystemVerilog	class:uvm_component
m_factory	./uvm-verilator/src/base/uvm_packer.svh	/^    uvm_factory m_factory;	$/;"	r	language:SystemVerilog	class:uvm_packer
m_field_qda_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_field_qda_enum(TYPE,T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_field_qda_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_field_qda_enum(TYPE,T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_fields	./uvm-verilator/src/reg/uvm_reg.svh	/^   protected uvm_reg_field m_fields[$];   \/\/ Fields in LSB to MSB order$/;"	r	language:SystemVerilog	class:uvm_reg
m_file	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   UVM_FILE m_file;$/;"	r	language:SystemVerilog	class:uvm_text_tr_database
m_filename_dap	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   local uvm_simple_lock_dap#(string) m_filename_dap;$/;"	r	language:SystemVerilog	class:uvm_text_tr_database
m_find_all_recurse	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_find_all_recurse(string comp_match, ref uvm_component comps[$],$/;"	f	language:SystemVerilog	class:uvm_root
m_find_number_driver_connections	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  protected virtual function int  m_find_number_driver_connections();$/;"	f	language:SystemVerilog	class:uvm_push_sequencer
m_find_number_driver_connections	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function int uvm_sequencer::m_find_number_driver_connections();$/;"	f	language:SystemVerilog	class:uvm_sequencer
m_find_number_driver_connections	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int  uvm_sequencer_base::m_find_number_driver_connections();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_find_predecessor	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor(uvm_phase phase, bit stay_in_scope=1, uvm_phase/;"	f	language:SystemVerilog	class:uvm_phase
m_find_predecessor_by_name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor_by_name(string name, bit stay_in_scope=1, uvm_p/;"	f	language:SystemVerilog	class:uvm_phase
m_find_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::m_find_sequence(int sequence_id);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_find_successor	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor(uvm_phase phase, bit stay_in_scope=1, uvm_phase o/;"	f	language:SystemVerilog	class:uvm_phase
m_find_successor_by_name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor_by_name(string name, bit stay_in_scope=1, uvm_pha/;"	f	language:SystemVerilog	class:uvm_phase
m_flushed	./uvm-verilator/src/base/uvm_printer.svh	/^  bit m_flushed ; \/\/ 0 = needs flush, 1 = flushed since last use$/;"	r	language:SystemVerilog	class:uvm_printer
m_fname	./uvm-verilator/src/reg/uvm_mem.svh	/^   local string            m_fname;$/;"	r	language:SystemVerilog	class:uvm_mem
m_fname	./uvm-verilator/src/reg/uvm_reg.svh	/^   local string            m_fname;$/;"	r	language:SystemVerilog	class:uvm_reg
m_fname	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local string          m_fname;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_forced	./uvm-verilator/src/base/uvm_objection.svh	/^  protected bit m_forced;$/;"	r	language:SystemVerilog	class:uvm_test_done_objection
m_forked_contexts	./uvm-verilator/src/base/uvm_objection.svh	/^  local uvm_objection_context_object m_forked_contexts[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_forked_drain	./uvm-verilator/src/base/uvm_objection.svh	/^  task m_forked_drain (uvm_object obj,$/;"	t	language:SystemVerilog	class:uvm_objection
m_forked_list	./uvm-verilator/src/base/uvm_objection.svh	/^  local uvm_objection_context_object m_forked_list[$];$/;"	r	language:SystemVerilog	class:uvm_objection
m_free_id	./uvm-verilator/src/base/uvm_recorder.svh	/^   static function void m_free_id(int id);$/;"	f	language:SystemVerilog	class:uvm_recorder
m_free_id	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   static function void m_free_id(int id);$/;"	f	language:SystemVerilog	class:uvm_tr_stream
m_free_recorder	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function void m_free_recorder(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_tr_stream
m_free_stream	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function void m_free_stream(uvm_tr_stream stream);$/;"	f	language:SystemVerilog	class:uvm_tr_database
m_get_available_op	./uvm-verilator/src/base/uvm_field_op.svh	/^   static function uvm_field_op m_get_available_op() ;$/;"	f	language:SystemVerilog	class:uvm_field_op
m_get_config	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::m_get_config();$/;"	f	language:SystemVerilog	class:uvm_sequence_library
m_get_if_mask	./uvm-verilator/src/base/uvm_port_base.svh	/^  function int m_get_if_mask();$/;"	f	language:SystemVerilog	class:uvm_port_base
m_get_parent	./uvm-verilator/src/base/uvm_objection.svh	/^  function uvm_object m_get_parent(uvm_object obj);$/;"	f	language:SystemVerilog	class:uvm_objection
m_get_q	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void m_get_q (ref uvm_queue #(uvm_callback) q, input T obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks
m_get_report_object	./uvm-verilator/src/base/uvm_object.svh	/^function uvm_report_object uvm_object::m_get_report_object();$/;"	f	language:SystemVerilog	class:uvm_object
m_get_seq_item_priority	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_get_seq_item_priority(uvm_sequence_request seq_q_entry);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_get_sqr_sequence_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function int m_get_sqr_sequence_id(int sequencer_id, bit update_sequence_id);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_get_stack_size	./uvm-verilator/src/base/uvm_printer.svh	/^  protected function int m_get_stack_size(); return m_element_stack.size(); endfunction$/;"	f	language:SystemVerilog	class:uvm_printer
m_get_tr_database	./uvm-verilator/src/base/uvm_component.svh	/^   function uvm_tr_database uvm_component::m_get_tr_database();$/;"	f	language:SystemVerilog	class:uvm_component
m_get_transitive_children	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void m_get_transitive_children(ref uvm_phase phases[$]);$/;"	f	language:SystemVerilog	class:uvm_phase
m_get_tw_cb_q	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function uvm_queue#(uvm_callback) m_get_tw_cb_q(uvm_object obj);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_get_tw_cb_q	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function uvm_queue#(uvm_callback) m_get_tw_cb_q(uvm_object obj);$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_global_pool	./uvm-verilator/src/base/uvm_pool.svh	/^  static protected this_type m_global_pool;$/;"	r	language:SystemVerilog	class:uvm_object_string_pool
m_global_pool	./uvm-verilator/src/base/uvm_pool.svh	/^  static protected this_type m_global_pool;$/;"	r	language:SystemVerilog	class:uvm_pool
m_global_queue	./uvm-verilator/src/base/uvm_queue.svh	/^  static local this_type m_global_queue;$/;"	r	language:SystemVerilog	class:uvm_queue
m_has_cover	./uvm-verilator/src/reg/uvm_mem.svh	/^   local int               m_has_cover;$/;"	r	language:SystemVerilog	class:uvm_mem
m_has_cover	./uvm-verilator/src/reg/uvm_reg.svh	/^   local int               m_has_cover;$/;"	r	language:SystemVerilog	class:uvm_reg
m_has_wildcard	./uvm-verilator/src/base/uvm_factory.svh	/^  function bit m_has_wildcard(string nm);$/;"	f	language:SystemVerilog	class:uvm_factory_override
m_hb_process	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  task m_hb_process;$/;"	t	language:SystemVerilog	class:uvm_heartbeat
m_hblist	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected uvm_component   m_hblist[$];$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_hdl_paths_pool	./uvm-verilator/src/reg/uvm_mem.svh	/^               #(uvm_queue #(uvm_hdl_path_concat)) m_hdl_paths_pool;$/;"	r	language:SystemVerilog	class:uvm_mem
m_hdl_paths_pool	./uvm-verilator/src/reg/uvm_reg.svh	/^       #(uvm_queue #(uvm_hdl_path_concat)) m_hdl_paths_pool;$/;"	r	language:SystemVerilog	class:uvm_reg
m_i	./uvm-verilator/src/base/uvm_callback.svh	/^   local int m_i;$/;"	r	language:SystemVerilog	class:uvm_callback_iter
m_id	./uvm-verilator/src/base/uvm_recorder.svh	/^   local static int m_id;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_id_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  protected int m_id_count[string];$/;"	r	language:SystemVerilog	class:uvm_default_report_server
m_ids_by_recorder	./uvm-verilator/src/base/uvm_recorder.svh	/^   local static int m_ids_by_recorder[uvm_recorder];$/;"	r	language:SystemVerilog	class:uvm_recorder
m_ids_by_stream	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local static int m_ids_by_stream[uvm_tr_stream];$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_idx	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   local int     m_idx;$/;"	r	language:SystemVerilog	class:uvm_reg_indirect_ftdr_seq
m_idx	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   protected uvm_reg m_idx;$/;"	r	language:SystemVerilog	class:uvm_reg_indirect_data
m_if	./uvm-verilator/src/base/uvm_port_base.svh	/^  protected this_type     m_if;    \/\/ REMOVE$/;"	r	language:SystemVerilog	class:uvm_port_base
m_if_mask	./uvm-verilator/src/base/uvm_port_base.svh	/^  protected int unsigned  m_if_mask;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_imp	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase                m_imp;        \/\/ phase imp to call when we execute this node$/;"	r	language:SystemVerilog	class:uvm_phase
m_imp	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  local IMP m_imp;$/;"	r	language:SystemVerilog	class:uvm_tlm_b_target_socket
m_imp	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  local IMP m_imp;$/;"	r	language:SystemVerilog	class:uvm_tlm_nb_target_socket
m_imp_list	./uvm-verilator/src/base/uvm_port_base.svh	/^  local this_type         m_imp_list[string];$/;"	r	language:SystemVerilog	class:uvm_port_base
m_individually_accessible	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local bit             m_individually_accessible;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_init_map	./uvm-verilator/src/base/uvm_globals.svh	/^    protected static function void m_init_map();$/;"	f	language:SystemVerilog	class:m__uvm_report_dpi.uvm_enum_wrapper
m_init_objections	./uvm-verilator/src/base/uvm_objection.svh	/^  static function void m_init_objections();$/;"	f	language:SystemVerilog	class:uvm_objection
m_init_phase_daps	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_init_phase_daps(bit create);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_initialize	./uvm-verilator/src/base/uvm_callback.svh	/^  static function this_type m_initialize();$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_initialize	./uvm-verilator/src/base/uvm_callback.svh	/^  static function this_type m_initialize();$/;"	f	language:SystemVerilog	class:uvm_typed_callbacks
m_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  local static this_type m_inst;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_inst	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  static local uvm_cmdline_processor m_inst;$/;"	r	language:SystemVerilog	class:uvm_cmdline_processor
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_build_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_build_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_check_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_check_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_connect_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_connect_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_end_of_elaboration_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_end_of_elaboration_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_extract_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_extract_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_final_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_final_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_report_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_report_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_run_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_run_phase
m_inst	./uvm-verilator/src/base/uvm_common_phases.svh	/^   local static uvm_start_of_simulation_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_start_of_simulation_phase
m_inst	./uvm-verilator/src/base/uvm_objection.svh	/^   protected static uvm_test_done_objection m_inst;$/;"	r	language:SystemVerilog	class:uvm_test_done_objection
m_inst	./uvm-verilator/src/base/uvm_registry.svh	/^     static this_type m_inst;$/;"	r	language:SystemVerilog	function:uvm_component_registry.get
m_inst	./uvm-verilator/src/base/uvm_registry.svh	/^     static this_type m_inst;$/;"	r	language:SystemVerilog	function:uvm_object_registry.get
m_inst	./uvm-verilator/src/base/uvm_registry.svh	/^     static this_type m_inst;$/;"	r	language:SystemVerilog	function:uvm_registry_common.get
m_inst	./uvm-verilator/src/base/uvm_registry.svh	/^    static this_type m_inst;$/;"	r	language:SystemVerilog	function:uvm_abstract_component_registry.get
m_inst	./uvm-verilator/src/base/uvm_registry.svh	/^    static this_type m_inst;$/;"	r	language:SystemVerilog	function:uvm_abstract_object_registry.get
m_inst	./uvm-verilator/src/base/uvm_root.svh	/^	static local uvm_root m_inst;$/;"	r	language:SystemVerilog	class:uvm_root
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_configure_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_configure_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_main_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_main_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_post_configure_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_post_configure_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_post_main_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_post_main_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_post_reset_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_post_reset_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_post_shutdown_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_post_shutdown_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_pre_configure_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_pre_configure_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_pre_main_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_pre_main_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_pre_reset_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_pre_reset_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_pre_shutdown_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_pre_shutdown_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_reset_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_reset_phase
m_inst	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   local static uvm_shutdown_phase m_inst;$/;"	r	language:SystemVerilog	class:uvm_shutdown_phase
m_inst_aliases	./uvm-verilator/src/base/uvm_factory.svh	/^  protected m_inst_typename_alias_t  m_inst_aliases[$];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_inst_count	./uvm-verilator/src/base/uvm_object.svh	/^  static protected int m_inst_count;$/;"	r	language:SystemVerilog	class:uvm_object
m_inst_id	./uvm-verilator/src/base/uvm_object.svh	/^  local int m_inst_id;$/;"	r	language:SystemVerilog	class:uvm_object
m_inst_overrides	./uvm-verilator/src/base/uvm_factory.svh	/^  protected uvm_factory_override m_inst_overrides[$];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_inst_typename_alias_t	./uvm-verilator/src/base/uvm_factory.svh	/^  } m_inst_typename_alias_t;$/;"	T	language:SystemVerilog	class:uvm_default_factory
m_is_busy	./uvm-verilator/src/reg/uvm_reg.svh	/^   \/*local*\/ bit           m_is_busy;$/;"	r	language:SystemVerilog	class:uvm_reg
m_is_closed	./uvm-verilator/src/base/uvm_recorder.svh	/^  local bit m_is_closed;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_is_closed	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local bit m_is_closed;$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_is_for_me	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_for_me(uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks
m_is_for_me	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_for_me(uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_is_locked_by_field	./uvm-verilator/src/reg/uvm_reg.svh	/^   \/*local*\/ bit           m_is_locked_by_field;$/;"	r	language:SystemVerilog	class:uvm_reg
m_is_opened	./uvm-verilator/src/base/uvm_recorder.svh	/^  local bit m_is_opened;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_is_opened	./uvm-verilator/src/base/uvm_tr_database.svh	/^   local bit m_is_opened;$/;"	r	language:SystemVerilog	class:uvm_tr_database
m_is_opened	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local bit m_is_opened;$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_is_powered_down	./uvm-verilator/src/reg/uvm_mem.svh	/^   local bit               m_is_powered_down;$/;"	r	language:SystemVerilog	class:uvm_mem
m_is_registered	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks
m_is_registered	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	f	language:SystemVerilog	class:uvm_callbacks_base
m_is_relevant_completed	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int m_is_relevant_completed;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_is_set	./uvm-verilator/src/base/uvm_field_op.svh	/^   local bit m_is_set;$/;"	r	language:SystemVerilog	class:uvm_field_op
m_item	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  local uvm_reg_item m_item;$/;"	r	language:SystemVerilog	class:uvm_reg_adapter
m_jump_bkwd	./uvm-verilator/src/base/uvm_phase.svh	/^  local bit                m_jump_bkwd;$/;"	r	language:SystemVerilog	class:uvm_phase
m_jump_fwd	./uvm-verilator/src/base/uvm_phase.svh	/^  local bit                m_jump_fwd;$/;"	r	language:SystemVerilog	class:uvm_phase
m_jump_phase	./uvm-verilator/src/base/uvm_phase.svh	/^  local uvm_phase          m_jump_phase;$/;"	r	language:SystemVerilog	class:uvm_phase
m_jump_to	./uvm-verilator/src/base/uvm_phase.svh	/^  \/* local *\/ uvm_phase       m_jump_to;$/;"	r	language:SystemVerilog	class:uvm_phase_state_change
m_kill	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_kill();$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_last_req_buffer	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  REQ m_last_req_buffer[$];$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_last_req_push_front	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::m_last_req_push_front(REQ item);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
m_last_rsp_buffer	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  RSP m_last_rsp_buffer[$];$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_last_rsp_push_front	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::m_last_rsp_push_front(RSP item);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
m_last_wait_relevant_time	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected time                m_last_wait_relevant_time = 0 ;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_leaf_name	./uvm-verilator/src/base/uvm_object.svh	/^  local string m_leaf_name;$/;"	r	language:SystemVerilog	class:uvm_object
m_length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand int unsigned           m_length;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   local uvm_object m_lhs;$/;"	r	language:SystemVerilog	class:uvm_cause_effect_link
m_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   local uvm_object m_lhs;$/;"	r	language:SystemVerilog	class:uvm_parent_child_link
m_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   local uvm_object m_lhs;$/;"	r	language:SystemVerilog	class:uvm_related_link
m_linefeed	./uvm-verilator/src/base/uvm_printer.svh	/^  protected string m_linefeed ;$/;"	r	language:SystemVerilog	class:uvm_tree_printer
m_lineno	./uvm-verilator/src/reg/uvm_mem.svh	/^   local int               m_lineno;$/;"	r	language:SystemVerilog	class:uvm_mem
m_lineno	./uvm-verilator/src/reg/uvm_reg.svh	/^   local int               m_lineno;$/;"	r	language:SystemVerilog	class:uvm_reg
m_lineno	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local int             m_lineno;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_lock_arb_size	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected int                 m_lock_arb_size;  \/\/ used for waiting processes$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_lock_req	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_lock_req(uvm_sequence_base sequence_ptr, bit lock);$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
m_locked	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   local bit m_locked;$/;"	r	language:SystemVerilog	class:uvm_get_to_lock_dap
m_locked	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   local bit m_locked;$/;"	r	language:SystemVerilog	class:uvm_simple_lock_dap
m_locked	./uvm-verilator/src/reg/uvm_mem.svh	/^   local bit               m_locked;$/;"	r	language:SystemVerilog	class:uvm_mem
m_locked	./uvm-verilator/src/reg/uvm_reg.svh	/^   local bit               m_locked;$/;"	r	language:SystemVerilog	class:uvm_reg
m_lookup_strs	./uvm-verilator/src/base/uvm_factory.svh	/^  protected bit                      m_lookup_strs[string];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_lsb	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local int unsigned    m_lsb;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_maps	./uvm-verilator/src/reg/uvm_mem.svh	/^   local bit               m_maps[uvm_reg_map];$/;"	r	language:SystemVerilog	class:uvm_mem
m_maps	./uvm-verilator/src/reg/uvm_reg.svh	/^   protected bit           m_maps[uvm_reg_map];$/;"	r	language:SystemVerilog	class:uvm_reg
m_matches	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  int m_matches, m_mismatches;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
m_matches_inst_override	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::m_matches_inst_override(uvm_factory_override override,$/;"	f	language:SystemVerilog	class:uvm_default_factory
m_matches_type_override	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::m_matches_type_override(uvm_factory_override override,$/;"	f	language:SystemVerilog	class:uvm_default_factory
m_matches_type_pair	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::m_matches_type_pair(m_uvm_factory_type_pair_t match_type_pair,$/;"	f	language:SystemVerilog	class:uvm_default_factory
m_max_name	./uvm-verilator/src/base/uvm_printer.svh	/^  protected int m_max_name=4;$/;"	r	language:SystemVerilog	class:uvm_table_printer
m_max_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  local int m_max_quit_count; $/;"	r	language:SystemVerilog	class:uvm_default_report_server
m_max_size	./uvm-verilator/src/base/uvm_port_base.svh	/^  local int               m_max_size;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_max_size	./uvm-verilator/src/base/uvm_printer.svh	/^  protected int m_max_size=4;$/;"	r	language:SystemVerilog	class:uvm_table_printer
m_max_size	./uvm-verilator/src/reg/uvm_mem.svh	/^   local static int unsigned  m_max_size;$/;"	r	language:SystemVerilog	class:uvm_mem
m_max_size	./uvm-verilator/src/reg/uvm_reg.svh	/^   local static int unsigned m_max_size;$/;"	r	language:SystemVerilog	class:uvm_reg
m_max_size	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local static int m_max_size;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_max_type	./uvm-verilator/src/base/uvm_printer.svh	/^  protected int m_max_type=4;$/;"	r	language:SystemVerilog	class:uvm_table_printer
m_max_value	./uvm-verilator/src/base/uvm_printer.svh	/^  protected int m_max_value=5;$/;"	r	language:SystemVerilog	class:uvm_table_printer
m_max_verbosity_level	./uvm-verilator/src/base/uvm_report_handler.svh	/^  int m_max_verbosity_level;$/;"	r	language:SystemVerilog	class:uvm_report_handler
m_max_zero_time_wait_relevant_count	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected int                 m_max_zero_time_wait_relevant_count = 10;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_me	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   local static uvm_reg_read_only_cbs m_me;$/;"	r	language:SystemVerilog	class:uvm_reg_read_only_cbs
m_me	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   local static uvm_reg_write_only_cbs m_me;$/;"	r	language:SystemVerilog	class:uvm_reg_write_only_cbs
m_mems_by_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_mem            m_mems_by_offset[uvm_reg_map_addr_range];$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_mems_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_map_info   m_mems_info[uvm_mem];$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_message_db	./uvm-verilator/src/base/uvm_report_server.svh	/^   protected uvm_tr_database m_message_db;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
m_min_size	./uvm-verilator/src/base/uvm_port_base.svh	/^  local int               m_min_size;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_mirrored	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local uvm_reg_data_t  m_mirrored; \/\/ What we think is in the HW$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_mismatches	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  int m_matches, m_mismatches;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
m_mode	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected uvm_heartbeat_modes   m_mode;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_modified_report_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static uvm_report_message m_modified_report_message;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_my_tlm_ext_type	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   local static this_type m_my_tlm_ext_type = ID();$/;"	r	language:SystemVerilog	class:uvm_tlm_extension
m_n_bits	./uvm-verilator/src/reg/uvm_mem.svh	/^   local int unsigned      m_n_bits;$/;"	r	language:SystemVerilog	class:uvm_mem
m_n_bits	./uvm-verilator/src/reg/uvm_reg.svh	/^   local int unsigned      m_n_bits;$/;"	r	language:SystemVerilog	class:uvm_reg
m_n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local int unsigned       m_n_bytes;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_n_stop_threads	./uvm-verilator/src/base/uvm_objection.svh	/^  local  int m_n_stop_threads;$/;"	r	language:SystemVerilog	class:uvm_test_done_objection
m_n_used_bits	./uvm-verilator/src/reg/uvm_reg.svh	/^   local int unsigned      m_n_used_bits;$/;"	r	language:SystemVerilog	class:uvm_reg
m_name	./uvm-verilator/src/base/uvm_component.svh	/^  string m_name;$/;"	r	language:SystemVerilog	class:uvm_component
m_name	./uvm-verilator/src/base/uvm_printer.svh	/^   local string m_name ;$/;"	r	language:SystemVerilog	class:uvm_printer_element
m_name	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local string m_name;$/;"	r	language:SystemVerilog	class:uvm_time
m_newline	./uvm-verilator/src/base/uvm_printer.svh	/^  protected string m_newline = "\\n";$/;"	r	language:SystemVerilog	class:uvm_tree_printer
m_next_transaction_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^            int                m_next_transaction_id = 1;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_num_last_reqs	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  protected int m_num_last_reqs = 1;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_num_last_rsps	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  protected int m_num_last_rsps = 1;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_num_procs_not_yet_returned	./uvm-verilator/src/base/uvm_phase.svh	/^  int                      m_num_procs_not_yet_returned;$/;"	r	language:SystemVerilog	class:uvm_phase
m_num_reqs_sent	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  protected int m_num_reqs_sent;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_num_rsps_received	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  protected int m_num_rsps_received;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_obj	./uvm-verilator/src/base/uvm_callback.svh	/^   local T   m_obj;$/;"	r	language:SystemVerilog	class:uvm_callback_iter
m_obj_name	./uvm-verilator/src/base/uvm_phase.svh	/^   string m_obj_name = (obj == null) ? "uvm_top" : obj.get_full_name();$/;"	r	language:SystemVerilog	function:uvm_phase.m_report_null_objection
m_object	./uvm-verilator/src/base/uvm_field_op.svh	/^   local uvm_object m_object;$/;"	r	language:SystemVerilog	class:uvm_field_op
m_object_names	./uvm-verilator/src/base/uvm_comparer.svh	/^  local string m_object_names[$];$/;"	r	language:SystemVerilog	class:uvm_comparer
m_object_names	./uvm-verilator/src/base/uvm_recorder.svh	/^  local string m_object_names[$];$/;"	r	language:SystemVerilog	class:uvm_text_recorder
m_object_references	./uvm-verilator/src/base/uvm_packer.svh	/^    local uvm_object m_object_references[int];$/;"	r	language:SystemVerilog	class:uvm_packer
m_objection	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected uvm_objection m_objection;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_objections	./uvm-verilator/src/base/uvm_objection.svh	/^  static uvm_objection m_objections[$];$/;"	r	language:SystemVerilog	class:uvm_objection
m_op_type	./uvm-verilator/src/base/uvm_field_op.svh	/^   local  uvm_field_flag_t m_op_type;$/;"	r	language:SystemVerilog	class:uvm_field_op
m_open_time	./uvm-verilator/src/base/uvm_recorder.svh	/^  local time m_open_time;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_orig_report_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static uvm_report_message m_orig_report_message;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_override_info	./uvm-verilator/src/base/uvm_factory.svh	/^  local uvm_factory_override     m_override_info[$];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_pack	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::m_pack (inout uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_object
m_pack_iter	./uvm-verilator/src/base/uvm_packer.svh	/^  int        m_pack_iter; \/\/ Used to track the bit of the next pack$/;"	r	language:SystemVerilog	class:uvm_packer
m_packer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_packer m_packer ;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_parent	./uvm-verilator/src/base/uvm_component.svh	/^  \/*protected*\/ uvm_component m_parent;$/;"	r	language:SystemVerilog	class:uvm_component
m_parent	./uvm-verilator/src/base/uvm_phase.svh	/^  protected uvm_phase      m_parent;     \/\/ our 'schedule' node [or points 'up' one level]$/;"	r	language:SystemVerilog	class:uvm_phase
m_parent	./uvm-verilator/src/reg/uvm_mem.svh	/^   local uvm_reg_block     m_parent;$/;"	r	language:SystemVerilog	class:uvm_mem
m_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^   local uvm_reg_block     m_parent;$/;"	r	language:SystemVerilog	class:uvm_reg
m_parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local uvm_reg         m_parent;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_parent	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_block      m_parent;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_parent_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_map        m_parent_map;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_parent_sequence	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  protected  uvm_sequence_base  m_parent_sequence;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
m_pending	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  local uvm_predict_s m_pending[uvm_reg];$/;"	r	language:SystemVerilog	class:uvm_reg_predictor
m_pending_blocked_gets	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  protected int m_pending_blocked_gets;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo
m_phase	./uvm-verilator/src/base/uvm_phase.svh	/^  \/* local *\/ uvm_phase       m_phase;$/;"	r	language:SystemVerilog	class:uvm_phase_state_change
m_phase_all_done	./uvm-verilator/src/base/uvm_root.svh	/^	bit m_phase_all_done;$/;"	r	language:SystemVerilog	class:uvm_root
m_phase_hopper	./uvm-verilator/src/base/uvm_phase.svh	/^  local static mailbox #(uvm_phase) m_phase_hopper = new();$/;"	r	language:SystemVerilog	class:uvm_phase
m_phase_imps	./uvm-verilator/src/base/uvm_component.svh	/^  \/*protected*\/ uvm_phase  m_phase_imps[uvm_phase];    \/\/ functors to override ovm_root defa/;"	r	language:SystemVerilog	class:uvm_component
m_phase_proc	./uvm-verilator/src/base/uvm_phase.svh	/^  local process            m_phase_proc;$/;"	r	language:SystemVerilog	class:uvm_phase
m_phase_process	./uvm-verilator/src/base/uvm_component.svh	/^  protected process    m_phase_process;$/;"	r	language:SystemVerilog	class:uvm_component
m_phase_trace	./uvm-verilator/src/base/uvm_phase.svh	/^  protected static bit m_phase_trace;$/;"	r	language:SystemVerilog	class:uvm_phase
m_phase_type	./uvm-verilator/src/base/uvm_phase.svh	/^  protected uvm_phase_type m_phase_type;$/;"	r	language:SystemVerilog	class:uvm_phase
m_phasing_active	./uvm-verilator/src/base/uvm_component.svh	/^  \/*protected*\/ int  m_phasing_active;$/;"	r	language:SystemVerilog	class:uvm_component
m_plus_argv	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  protected string m_plus_argv[$];$/;"	r	language:SystemVerilog	class:uvm_cmdline_processor
m_policy	./uvm-verilator/src/base/uvm_field_op.svh	/^   local uvm_policy m_policy;$/;"	r	language:SystemVerilog	class:uvm_field_op
m_policy_names	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local static bit m_policy_names[string];$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_policy_stack	./uvm-verilator/src/base/uvm_policy.svh	/^local uvm_object m_policy_stack[$];$/;"	r	language:SystemVerilog	class:uvm_policy
m_pool	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_pool#(uvm_object,uvm_queue#(uvm_callback)) m_pool;$/;"	r	language:SystemVerilog	class:uvm_callbacks_base
m_port	./uvm-verilator/src/base/uvm_port_base.svh	/^  PORT m_port;$/;"	r	language:SystemVerilog	class:uvm_port_component
m_port_type	./uvm-verilator/src/base/uvm_port_base.svh	/^  local uvm_port_type_e   m_port_type;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_predecessors	./uvm-verilator/src/base/uvm_phase.svh	/^  protected bit  m_predecessors[uvm_phase];$/;"	r	language:SystemVerilog	class:uvm_phase
m_predefine_policies	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::m_predefine_policies();$/;"	f	language:SystemVerilog	class:uvm_reg_field
m_predefined	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local static bit m_predefined = m_predefine_policies();$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_premature_end	./uvm-verilator/src/base/uvm_phase.svh	/^  local bit                m_premature_end;$/;"	r	language:SystemVerilog	class:uvm_phase
m_prev_state	./uvm-verilator/src/base/uvm_phase.svh	/^  \/* local *\/ uvm_phase_state m_prev_state;$/;"	r	language:SystemVerilog	class:uvm_phase_state_change
m_print_resources	./uvm-verilator/src/base/uvm_resource.svh	/^  function void m_print_resources(uvm_printer printer,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
m_print_successors	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::m_print_successors();$/;"	f	language:SystemVerilog	class:uvm_phase
m_print_termination_state	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::m_print_termination_state();$/;"	f	language:SystemVerilog	class:uvm_phase
m_printer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_printer m_printer ;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_printer	./uvm-verilator/src/base/uvm_resource.svh	/^    static uvm_tree_printer m_printer;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.dump
m_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local     int                m_priority = -1;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_process	./uvm-verilator/src/reg/uvm_reg.svh	/^   local process           m_process;$/;"	r	language:SystemVerilog	class:uvm_reg
m_process_config	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_config(string cfg, bit is_int);$/;"	f	language:SystemVerilog	class:uvm_root
m_process_default_sequence	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_default_sequence(string cfg);$/;"	f	language:SystemVerilog	class:uvm_root
m_process_inst_override	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_inst_override(string ovr);$/;"	f	language:SystemVerilog	class:uvm_root
m_process_type_override	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_type_override(string ovr);$/;"	f	language:SystemVerilog	class:uvm_root
m_prop_mode	./uvm-verilator/src/base/uvm_objection.svh	/^  protected bit m_prop_mode = 1;$/;"	r	language:SystemVerilog	class:uvm_objection
m_propagate	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_propagate (uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_objection
m_provided_by	./uvm-verilator/src/base/uvm_port_base.svh	/^  local this_type m_provided_by[string];$/;"	r	language:SystemVerilog	class:uvm_port_base
m_provided_to	./uvm-verilator/src/base/uvm_port_base.svh	/^  local this_type m_provided_to[string];$/;"	r	language:SystemVerilog	class:uvm_port_base
m_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  local int m_quit_count;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
m_raise	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_raise (uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_objection
m_rand_exts	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   local rand uvm_tlm_extension_base m_rand_exts[];$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_read_in_progress	./uvm-verilator/src/reg/uvm_mem.svh	/^   local bit               m_read_in_progress;$/;"	r	language:SystemVerilog	class:uvm_mem
m_read_in_progress	./uvm-verilator/src/reg/uvm_reg.svh	/^   local bit               m_read_in_progress;$/;"	r	language:SystemVerilog	class:uvm_reg
m_read_in_progress	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local bit             m_read_in_progress;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_ready_to_end_count	./uvm-verilator/src/base/uvm_phase.svh	/^  local int unsigned m_ready_to_end_count;$/;"	r	language:SystemVerilog	class:uvm_phase
m_record_core_properties	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void m_record_core_properties(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message
m_record_message	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void m_record_message(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message
m_recorders_by_id	./uvm-verilator/src/base/uvm_recorder.svh	/^   local static uvm_recorder m_recorders_by_id[int];$/;"	r	language:SystemVerilog	class:uvm_recorder
m_records	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local bit m_records[uvm_recorder];$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_recur_states	./uvm-verilator/src/base/uvm_comparer.svh	/^  state_info_t m_recur_states[uvm_object \/*LHS*\/][uvm_object \/*RHS*\/][uvm_recursion_policy_e/;"	r	language:SystemVerilog	class:uvm_comparer
m_recur_states	./uvm-verilator/src/base/uvm_copier.svh	/^   recursion_state_e m_recur_states[uvm_object \/*RHS*\/][uvm_object \/*LHS*\/][uvm_recursion_po/;"	r	language:SystemVerilog	class:uvm_copier
m_recur_states	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_policy::recursion_state_e m_recur_states[uvm_object][uvm_recursion_policy_enum \/*recursio/;"	r	language:SystemVerilog	class:uvm_printer
m_recycle	./uvm-verilator/src/base/uvm_field_op.svh	/^   function void m_recycle();$/;"	f	language:SystemVerilog	class:uvm_field_op
m_recycled_elements	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_printer_element m_recycled_elements[$];$/;"	r	language:SystemVerilog	class:uvm_printer
m_recycled_op	./uvm-verilator/src/base/uvm_field_op.svh	/^   static uvm_field_op m_recycled_op[$] ; $/;"	r	language:SystemVerilog	class:uvm_field_op
m_reg_process	./uvm-verilator/src/reg/uvm_reg.svh	/^   process m_reg_process;$/;"	r	language:SystemVerilog	task:uvm_reg.XatomicX
m_regfile_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^   local uvm_reg_file      m_regfile_parent;$/;"	r	language:SystemVerilog	class:uvm_reg
m_register_cb	./uvm-verilator/src/base/uvm_event.svh	/^        static local function bit m_register_cb();$/;"	f	language:SystemVerilog	class:uvm_event
m_register_pair	./uvm-verilator/src/base/uvm_callback.svh	/^  static function bit m_register_pair(string tname="", cbname="");$/;"	f	language:SystemVerilog	class:uvm_callbacks
m_register_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_register_sequence(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_registered	./uvm-verilator/src/base/uvm_callback.svh	/^  bit m_registered;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_registered_cbs	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  local static uvm_run_test_callback   m_registered_cbs[$];$/;"	r	language:SystemVerilog	class:uvm_run_test_callback
m_regs_by_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg            m_regs_by_offset[uvm_reg_addr_t];$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_regs_by_offset_wo	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg            m_regs_by_offset_wo[uvm_reg_addr_t]; $/;"	r	language:SystemVerilog	class:uvm_reg_map
m_regs_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_map_info   m_regs_info[uvm_reg];$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_relnotes_done	./uvm-verilator/src/base/uvm_root.svh	/^	static local bit m_relnotes_done=0;$/;"	r	language:SystemVerilog	class:uvm_root
m_report	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, s/;"	f	language:SystemVerilog	class:uvm_objection
m_report_null_objection	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::m_report_null_objection(uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_phase
m_req_fifo	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  \/* local *\/ uvm_tlm_fifo #(REQ) m_req_fifo;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
m_request	./uvm-verilator/src/seq/uvm_sequence.svh	/^    REQ m_request;$/;"	r	language:SystemVerilog	function:uvm_sequence.send_request
m_request_fifo	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  protected uvm_tlm_fifo #(REQ) m_request_fifo;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
m_res	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local real m_res;$/;"	r	language:SystemVerilog	class:uvm_time
m_reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local uvm_reg_data_t  m_reset[string];$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_resolution	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   static local real m_resolution = 1.0e-12; \/\/ ps by default$/;"	r	language:SystemVerilog	class:uvm_time
m_resolve_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::m_resolve_type_name(string requested_type_name)/;"	f	language:SystemVerilog	class:uvm_default_factory
m_resolve_type_name_by_inst	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::m_resolve_type_name_by_inst(string requested_ty/;"	f	language:SystemVerilog	class:uvm_default_factory
m_resolved	./uvm-verilator/src/base/uvm_port_base.svh	/^  local bit               m_resolved;$/;"	r	language:SystemVerilog	class:uvm_port_base
m_response_fifo	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  protected uvm_tlm_fifo #(RSP) m_response_fifo;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
m_response_status	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand uvm_tlm_response_status_e  m_response_status;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_rf	./uvm-verilator/src/reg/uvm_reg_file.svh	/^   local uvm_reg_file   m_rf;$/;"	r	language:SystemVerilog	class:uvm_reg_file
m_rh	./uvm-verilator/src/base/uvm_report_object.svh	/^  uvm_report_handler m_rh;$/;"	r	language:SystemVerilog	class:uvm_report_object
m_rh_init	./uvm-verilator/src/base/uvm_report_object.svh	/^  local function void m_rh_init();$/;"	f	language:SystemVerilog	class:uvm_report_object
m_rh_set	./uvm-verilator/src/base/uvm_report_object.svh	/^  local bit m_rh_set;$/;"	r	language:SystemVerilog	class:uvm_report_object
m_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   local uvm_object m_rhs;$/;"	r	language:SystemVerilog	class:uvm_cause_effect_link
m_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   local uvm_object m_rhs;$/;"	r	language:SystemVerilog	class:uvm_parent_child_link
m_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   local uvm_object m_rhs;$/;"	r	language:SystemVerilog	class:uvm_related_link
m_root_names	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local static int unsigned m_root_names[string];$/;"	r	language:SystemVerilog	class:uvm_reg_block
m_roots	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local static bit     m_roots[uvm_reg_block];$/;"	r	language:SystemVerilog	class:uvm_reg_block
m_rp	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_resource_pool m_rp ;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_rsc	./uvm-verilator/src/base/uvm_config_db.svh	/^  static uvm_pool#(string,uvm_resource#(T)) m_rsc[uvm_component];$/;"	r	language:SystemVerilog	class:uvm_config_db
m_run_count	./uvm-verilator/src/base/uvm_phase.svh	/^  local int                m_run_count; \/\/ num times this phase has executed$/;"	r	language:SystemVerilog	class:uvm_phase
m_run_phases	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::m_run_phases();$/;"	t	language:SystemVerilog	class:uvm_phase
m_s_typeid	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_typeid_base m_s_typeid;$/;"	r	language:SystemVerilog	class:uvm_derived_callbacks
m_safe_drop_starting_phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_safe_drop_starting_phase(string description = "",$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_safe_raise_starting_phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_safe_raise_starting_phase(string description = "",$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_scheduled_contexts	./uvm-verilator/src/base/uvm_objection.svh	/^  local uvm_objection_context_object m_scheduled_contexts[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_scheduled_list	./uvm-verilator/src/base/uvm_objection.svh	/^  local static uvm_objection_context_object m_scheduled_list[$];$/;"	r	language:SystemVerilog	class:uvm_objection
m_select_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_select_sequence();$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
m_sequence_exiting	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_sequence_exiting(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_sequence_id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  local      int                m_sequence_id = -1;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
m_sequence_process	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected process  m_sequence_process;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_sequence_state	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected uvm_sequence_state m_sequence_state;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_sequence_wrapper	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_object_wrapper m_sequence_wrapper;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_sequencer_base m_sequencer;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_sequencer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  protected  uvm_sequencer_base m_sequencer;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
m_sequencer_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected int                 m_sequencer_id;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_set	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   local bit m_set;$/;"	r	language:SystemVerilog	class:uvm_set_before_get_dap
m_set_action_called	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local static bit m_set_action_called;$/;"	r	language:SystemVerilog	class:uvm_report_catcher
m_set_arbitration_completed	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_set_arbitration_completed(int request_id);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_set_attribute	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void m_set_attribute (int txh,$/;"	f	language:SystemVerilog	class:uvm_recorder
m_set_attribute	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void m_set_attribute (int txh,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
m_set_cl_action	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_set_cl_action;$/;"	f	language:SystemVerilog	class:uvm_component
m_set_cl_msg_args	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_set_cl_msg_args;$/;"	f	language:SystemVerilog	class:uvm_component
m_set_cl_sev	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_set_cl_sev;$/;"	f	language:SystemVerilog	class:uvm_component
m_set_cl_verb	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_set_cl_verb;$/;"	f	language:SystemVerilog	class:uvm_component
m_set_cnt	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    local int m_set_cnt;$/;"	r	language:SystemVerilog	class:uvm_reg_fifo
m_set_extension	./uvm-verilator/src/base/uvm_policy.svh	/^uvm_object m_set_extension;$/;"	r	language:SystemVerilog	function:uvm_policy.set_extension
m_set_full_name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_set_full_name();$/;"	f	language:SystemVerilog	class:uvm_component
m_set_item	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function void m_set_item(uvm_reg_item item);$/;"	f	language:SystemVerilog	class:uvm_reg_adapter
m_set_local_rsrc	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_resource_base m_set_local_rsrc;$/;"	r	language:SystemVerilog	class:uvm_object
m_set_mem_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::m_set_mem_offset(uvm_mem mem, $/;"	f	language:SystemVerilog	class:uvm_reg_map
m_set_p_sequencer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void m_set_p_sequencer();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
m_set_reg_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::m_set_reg_offset(uvm_reg rg, $/;"	f	language:SystemVerilog	class:uvm_reg_map
m_set_sqr_sequence_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_set_sqr_sequence_id(int sequencer_id, int sequence_id);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_severity_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  local int m_severity_count[uvm_severity];$/;"	r	language:SystemVerilog	class:uvm_default_report_server
m_show_msg	./uvm-verilator/src/base/uvm_resource_db.svh	/^  protected static function void m_show_msg($/;"	f	language:SystemVerilog	class:uvm_resource_db
m_size	./uvm-verilator/src/base/uvm_printer.svh	/^   local string m_size ;$/;"	r	language:SystemVerilog	class:uvm_printer_element
m_size	./uvm-verilator/src/reg/uvm_mem.svh	/^   local longint unsigned  m_size;$/;"	r	language:SystemVerilog	class:uvm_mem
m_size	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local int unsigned    m_size;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_size	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    local int unsigned m_size;$/;"	r	language:SystemVerilog	class:uvm_reg_fifo
m_size	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  local int m_size;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo
m_source_count	./uvm-verilator/src/base/uvm_objection.svh	/^  protected int     m_source_count[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_space	./uvm-verilator/src/base/uvm_printer.svh	/^  local static string m_space ;$/;"	r	language:SystemVerilog	class:uvm_table_printer
m_sqr_seq_ids	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected int m_sqr_seq_ids[int];$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_start_hb_process	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void m_start_hb_process();$/;"	f	language:SystemVerilog	class:uvm_heartbeat
m_started	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected bit             m_started;$/;"	r	language:SystemVerilog	class:uvm_heartbeat
m_starting_phase_dap	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local uvm_get_to_lock_dap#(uvm_phase) m_starting_phase_dap;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_state	./uvm-verilator/src/base/uvm_phase.svh	/^  local uvm_phase_state    m_state;$/;"	r	language:SystemVerilog	class:uvm_phase
m_static_check	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_static_check(uvm_object_wrapper seq_type);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
m_stop	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  local bit m_stop;$/;"	r	language:SystemVerilog	class:uvm_random_stimulus
m_stop_event	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  protected event           m_stop_event;$/;"	e	language:SystemVerilog	class:uvm_heartbeat
m_stream	./uvm-verilator/src/base/uvm_recorder.svh	/^     uvm_tr_stream m_stream;$/;"	r	language:SystemVerilog	function:uvm_recorder.m_do_open
m_stream	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^      uvm_text_tr_stream m_stream = uvm_text_tr_stream::type_id::create(name);$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_open_stream
m_stream	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^      uvm_text_tr_stream m_stream = uvm_text_tr_stream::type_id_create(name);$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_open_stream
m_stream_dap	./uvm-verilator/src/base/uvm_recorder.svh	/^  local uvm_set_before_get_dap#(uvm_tr_stream) m_stream_dap;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_streaming_width	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   rand int unsigned m_streaming_width;$/;"	r	language:SystemVerilog	class:uvm_tlm_generic_payload
m_streams	./uvm-verilator/src/base/uvm_component.svh	/^  local uvm_tr_stream m_streams[string][string];$/;"	r	language:SystemVerilog	class:uvm_component
m_streams	./uvm-verilator/src/base/uvm_report_server.svh	/^   protected uvm_tr_stream m_streams[string][string]; \/\/ ro.name,rh.name$/;"	r	language:SystemVerilog	class:uvm_default_report_server
m_streams	./uvm-verilator/src/base/uvm_tr_database.svh	/^   local bit m_streams[uvm_tr_stream];$/;"	r	language:SystemVerilog	class:uvm_tr_database
m_streams_by_id	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local static uvm_tr_stream m_streams_by_id[int];$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_string	./uvm-verilator/src/base/uvm_printer.svh	/^  string m_string;$/;"	r	language:SystemVerilog	class:uvm_printer
m_submap_rights	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local string             m_submap_rights[uvm_reg_map]; \/\/ value=rights of submap at this le/;"	r	language:SystemVerilog	class:uvm_reg_map
m_submaps	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_addr_t     m_submaps[uvm_reg_map];       \/\/ value=offset of submap at this le/;"	r	language:SystemVerilog	class:uvm_reg_map
m_successors	./uvm-verilator/src/base/uvm_phase.svh	/^  protected bit  m_successors[uvm_phase];$/;"	r	language:SystemVerilog	class:uvm_phase
m_super_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static this_super_type m_super_inst;$/;"	r	language:SystemVerilog	class:uvm_derived_callbacks
m_super_type	./uvm-verilator/src/base/uvm_callback.svh	/^  uvm_typeid_base m_super_type;       \/\/one to one relation $/;"	r	language:SystemVerilog	class:uvm_callbacks_base
m_sync	./uvm-verilator/src/base/uvm_phase.svh	/^  local uvm_phase m_sync[$];  \/\/ schedule instance to which we are synced$/;"	r	language:SystemVerilog	class:uvm_phase
m_system_n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local int unsigned       m_system_n_bytes;$/;"	r	language:SystemVerilog	class:uvm_reg_map
m_t_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static this_type m_t_inst;$/;"	r	language:SystemVerilog	class:uvm_typed_callbacks
m_tbl	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   protected uvm_reg m_tbl[];$/;"	r	language:SystemVerilog	class:uvm_reg_indirect_data
m_terminate_phase	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::m_terminate_phase();$/;"	f	language:SystemVerilog	class:uvm_phase
m_text_db	./uvm-verilator/src/base/uvm_recorder.svh	/^   uvm_text_tr_database m_text_db;$/;"	r	language:SystemVerilog	class:uvm_text_recorder
m_text_db	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   local uvm_text_tr_database m_text_db;$/;"	r	language:SystemVerilog	class:uvm_text_tr_stream
m_this_type	./uvm-verilator/src/base/uvm_callback.svh	/^  this_type       m_this_type[$];     \/\/one to many T->T\/CB$/;"	r	language:SystemVerilog	class:uvm_callbacks_base
m_threshold	./uvm-verilator/src/base/uvm_comparer.svh	/^  local int unsigned m_threshold;$/;"	r	language:SystemVerilog	class:uvm_comparer
m_time	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      time m_time = (open_time == 0) ? $time : open_time;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.open_recorder
m_time	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local time m_time;  \/\/ Number of 'm_res' time units,$/;"	r	language:SystemVerilog	class:uvm_time
m_time_settings	./uvm-verilator/src/base/uvm_component.svh	/^  static m_verbosity_setting m_time_settings[$];$/;"	r	language:SystemVerilog	class:uvm_component
m_tmp	./uvm-verilator/src/base/uvm_policy.svh	/^uvm_object  m_tmp;$/;"	r	language:SystemVerilog	function:uvm_policy.pop_active_object
m_top	./uvm-verilator/src/base/uvm_objection.svh	/^  protected uvm_root m_top;$/;"	r	language:SystemVerilog	class:uvm_objection
m_top_all_dropped	./uvm-verilator/src/base/uvm_objection.svh	/^  \/*protected*\/ bit     m_top_all_dropped;$/;"	r	language:SystemVerilog	class:uvm_objection
m_total_count	./uvm-verilator/src/base/uvm_objection.svh	/^  protected int     m_total_count [uvm_object];$/;"	r	language:SystemVerilog	class:uvm_objection
m_tr_h	./uvm-verilator/src/base/uvm_component.svh	/^  local uvm_recorder m_tr_h[uvm_transaction];$/;"	r	language:SystemVerilog	class:uvm_component
m_tr_recorder	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^            uvm_recorder       m_tr_recorder;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_trace_mode	./uvm-verilator/src/base/uvm_objection.svh	/^  protected bit     m_trace_mode;$/;"	r	language:SystemVerilog	class:uvm_objection
m_tracing	./uvm-verilator/src/base/uvm_callback.svh	/^  \/*protected*\/ static bit m_tracing = 1;$/;"	r	language:SystemVerilog	class:uvm_callbacks_base
m_transaction_id	./uvm-verilator/src/base/uvm_transaction.svh	/^  local int m_transaction_id = -1;$/;"	r	language:SystemVerilog	class:uvm_transaction
m_transformer	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  local TRANSFORMER m_transformer;$/;"	r	language:SystemVerilog	class:uvm_algorithmic_comparator
m_traverse	./uvm-verilator/src/base/uvm_task_phase.svh	/^  function void m_traverse(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_task_phase
m_trigger	./uvm-verilator/src/base/uvm_barrier.svh	/^  local task m_trigger();$/;"	t	language:SystemVerilog	class:uvm_barrier
m_tw_cb_q	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_queue#(uvm_callback) m_tw_cb_q;$/;"	r	language:SystemVerilog	class:uvm_typed_callbacks
m_type	./uvm-verilator/src/base/uvm_factory.svh	/^typedef struct {uvm_object_wrapper m_type;$/;"	w	language:SystemVerilog	typedef:m_uvm_factory_type_pair_t
m_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                string             m_type_name;} m_uvm_factory_type_pair_t;$/;"	w	language:SystemVerilog	typedef:m_uvm_factory_type_pair_t
m_type_name	./uvm-verilator/src/base/uvm_printer.svh	/^   local string m_type_name ;$/;"	r	language:SystemVerilog	class:uvm_printer_element
m_type_name	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^    static string m_type_name;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.type_name
m_type_names	./uvm-verilator/src/base/uvm_factory.svh	/^  protected uvm_object_wrapper       m_type_names[string];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_type_overrides	./uvm-verilator/src/base/uvm_factory.svh	/^  protected uvm_factory_override m_type_overrides[$];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_typeid	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_typeid_base m_typeid;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_typename	./uvm-verilator/src/base/uvm_callback.svh	/^  static string m_typename;$/;"	r	language:SystemVerilog	class:uvm_callbacks
m_typename	./uvm-verilator/src/base/uvm_callback.svh	/^  static string m_typename;$/;"	r	language:SystemVerilog	class:uvm_typed_callbacks
m_types	./uvm-verilator/src/base/uvm_factory.svh	/^  protected bit                      m_types[uvm_object_wrapper];$/;"	r	language:SystemVerilog	class:uvm_default_factory
m_typewide_sequences	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   static protected uvm_object_wrapper m_typewide_sequences[$];$/;"	r	language:SystemVerilog	class:uvm_sequence_library
m_unlock_req	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_unlock_req(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_unpack_iter	./uvm-verilator/src/base/uvm_packer.svh	/^  int        m_unpack_iter; \/\/ Used to track the bit of the next unpack$/;"	r	language:SystemVerilog	class:uvm_packer
m_unpack_post	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::m_unpack_post (uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_object
m_unpack_pre	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::m_unpack_pre (inout uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_object
m_unregister_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_unregister_sequence(int sequence_id);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_unsupported_resource_base	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_resource_base m_unsupported_resource_base = null;$/;"	r	language:SystemVerilog	class:uvm_component
m_unsupported_set_local	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_unsupported_set_local(uvm_resource_base rsrc);$/;"	f	language:SystemVerilog	class:uvm_component
m_unsupported_set_local	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::m_unsupported_set_local(uvm_resource_base rsrc);$/;"	f	language:SystemVerilog	class:uvm_object
m_update_in_progress	./uvm-verilator/src/reg/uvm_reg.svh	/^   protected bit           m_update_in_progress;$/;"	r	language:SystemVerilog	class:uvm_reg
m_update_lists	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_update_lists();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
m_update_thread	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   local process m_update_thread[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_reg_backdoor
m_update_thread	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   local process_container_c m_update_thread[uvm_object];$/;"	r	language:SystemVerilog	class:uvm_reg_backdoor
m_use_ovm_run_semantic	./uvm-verilator/src/base/uvm_phase.svh	/^  local static bit m_use_ovm_run_semantic;$/;"	r	language:SystemVerilog	class:uvm_phase
m_use_response_handler	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local bit m_use_response_handler;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_use_sequence_info	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  protected  bit                m_use_sequence_info;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
m_use_uvm_seeding	./uvm-verilator/src/base/uvm_coreservice.svh	/^   local bit m_use_uvm_seeding = 1;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_user_hook	./uvm-verilator/src/base/uvm_field_op.svh	/^   local bit m_user_hook;$/;"	r	language:SystemVerilog	class:uvm_field_op
m_user_inst	./uvm-verilator/src/base/uvm_callback.svh	/^  static this_user_type m_user_inst;$/;"	r	language:SystemVerilog	class:uvm_derived_callbacks
m_uvm_applied_cl_action	./uvm-verilator/src/base/uvm_component.svh	/^static uvm_cmdline_parsed_arg_t m_uvm_applied_cl_action[$];$/;"	r	language:SystemVerilog	class:uvm_component
m_uvm_applied_cl_sev	./uvm-verilator/src/base/uvm_component.svh	/^static uvm_cmdline_parsed_arg_t m_uvm_applied_cl_sev[$];$/;"	r	language:SystemVerilog	class:uvm_component
m_uvm_argv	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  protected string m_uvm_argv[$];$/;"	r	language:SystemVerilog	class:uvm_cmdline_processor
m_uvm_bottomup_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define m_uvm_bottomup_phase(PHASE,COMP,PREFIX) \\$/;"	d	language:SystemVerilog
m_uvm_compare_begin	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define m_uvm_compare_begin(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
m_uvm_compare_end	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define m_uvm_compare_end \\$/;"	d	language:SystemVerilog
m_uvm_compare_named_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define m_uvm_compare_named_object(NAME, LVALUE, RVALUE, COMPARER) \\$/;"	d	language:SystemVerilog
m_uvm_compare_threshold_begin	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define m_uvm_compare_threshold_begin(COMPARER) \\$/;"	d	language:SystemVerilog
m_uvm_compare_threshold_end	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define m_uvm_compare_threshold_end \\$/;"	d	language:SystemVerilog
m_uvm_component_abstract_registry_internal	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_component_abstract_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_component_abstract_registry_internal	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_component_abstract_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_component_abstract_registry_param	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_component_abstract_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_component_abstract_registry_param	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_component_abstract_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_component_registry_internal	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_component_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_component_registry_internal	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_component_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_component_registry_param	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_component_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_component_registry_param	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_component_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_config_obj_misc	./uvm-verilator/src/base/uvm_misc.svh	/^typedef uvm_config_db#(uvm_object) m_uvm_config_obj_misc;$/;"	T	language:SystemVerilog
m_uvm_core_state	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_core_state m_uvm_core_state = UVM_CORE_UNINITIALIZED;$/;"	r	language:SystemVerilog
m_uvm_da_resize	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_da_resize(ARG, SZ) \\$/;"	d	language:SystemVerilog
m_uvm_da_resize	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_da_resize(ARG, SZ) \\$/;"	d	language:SystemVerilog
m_uvm_domain	./uvm-verilator/src/base/uvm_domain.svh	/^  static local uvm_domain m_uvm_domain; \/\/ run-time phases$/;"	r	language:SystemVerilog	class:uvm_domain
m_uvm_error	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static void m_uvm_error(const char *id, const char *msg, ...) {$/;"	f	language:C	typeref:typename:void	file:
m_uvm_factory_type_pair_t	./uvm-verilator/src/base/uvm_factory.svh	/^                string             m_type_name;} m_uvm_factory_type_pair_t;$/;"	T	language:SystemVerilog
m_uvm_field_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_begin(ARG, FLAG) \\$/;"	d	language:SystemVerilog
m_uvm_field_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_begin(ARG, FLAG) \\$/;"	d	language:SystemVerilog
m_uvm_field_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_end(ARG) \\$/;"	d	language:SystemVerilog
m_uvm_field_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_end(ARG) \\$/;"	d	language:SystemVerilog
m_uvm_field_op_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_op_begin(OP, FLAG) \\$/;"	d	language:SystemVerilog
m_uvm_field_op_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_op_begin(OP, FLAG) \\$/;"	d	language:SystemVerilog
m_uvm_field_op_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_op_end(OP) \\$/;"	d	language:SystemVerilog
m_uvm_field_op_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_op_end(OP) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_int(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_int(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_object(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_object(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_real	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_real(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_real	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_real(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_string(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_qda_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_qda_string(TYPE,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
m_uvm_field_radix	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_radix(FLAG) uvm_radix_enum'((FLAG)&(UVM_RADIX))$/;"	d	language:SystemVerilog
m_uvm_field_radix	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_radix(FLAG) uvm_radix_enum'((FLAG)&(UVM_RADIX))$/;"	d	language:SystemVerilog
m_uvm_field_recursion	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_field_recursion(FLAG) uvm_recursion_policy_enum'((FLAG)&(UVM_RECURSION))$/;"	d	language:SystemVerilog
m_uvm_field_recursion	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_field_recursion(FLAG) uvm_recursion_policy_enum'((FLAG)&(UVM_RECURSION))$/;"	d	language:SystemVerilog
m_uvm_get_object_handle	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static void m_uvm_get_object_handle(const char* path, vhpiHandleT *handle,int *language)$/;"	f	language:C	typeref:typename:void	file:
m_uvm_get_root	./uvm-verilator/src/base/uvm_root.svh	/^function uvm_root uvm_root::m_uvm_get_root();$/;"	f	language:SystemVerilog	class:uvm_root
m_uvm_global_seed	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local int unsigned m_uvm_global_seed = $urandom;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
m_uvm_lock_model_complete	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local event m_uvm_lock_model_complete;$/;"	e	language:SystemVerilog	class:uvm_reg_block
m_uvm_object_abstract_registry_internal	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_object_abstract_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_object_abstract_registry_internal	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_object_abstract_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_object_abstract_registry_param	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_object_abstract_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_object_abstract_registry_param	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_object_abstract_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_object_create_func	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_object_create_func(T) \\$/;"	d	language:SystemVerilog
m_uvm_object_create_func	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_object_create_func(T) \\$/;"	d	language:SystemVerilog
m_uvm_object_registry_internal	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_object_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_object_registry_internal	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_object_registry_internal(T,S) \\$/;"	d	language:SystemVerilog
m_uvm_object_registry_param	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_object_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_object_registry_param	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_object_registry_param(T) \\$/;"	d	language:SystemVerilog
m_uvm_pack_qda_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define m_uvm_pack_qda_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
m_uvm_print_named_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define m_uvm_print_named_object(NAME, VALUE, PRINTER) \\$/;"	d	language:SystemVerilog
m_uvm_printer_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^class m_uvm_printer_knobs;$/;"	C	language:SystemVerilog
m_uvm_queue_resize	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define m_uvm_queue_resize(ARG, SZ) \\$/;"	d	language:SystemVerilog
m_uvm_queue_resize	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define m_uvm_queue_resize(ARG, SZ) \\$/;"	d	language:SystemVerilog
m_uvm_report_dpi	./uvm-verilator/src/dpi/uvm_common.c	/^void m_uvm_report_dpi( int severity,$/;"	f	language:C	typeref:typename:void
m_uvm_schedule	./uvm-verilator/src/base/uvm_domain.svh	/^  static local uvm_phase m_uvm_schedule;$/;"	r	language:SystemVerilog	class:uvm_domain
m_uvm_sqr_seq_base	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^class m_uvm_sqr_seq_base extends uvm_sequence_base;$/;"	C	language:SystemVerilog
m_uvm_string_queue_join	./uvm-verilator/src/base/uvm_misc.svh	/^function automatic string m_uvm_string_queue_join(ref string i[$]);$/;"	f	language:SystemVerilog
m_uvm_task_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define m_uvm_task_phase(PHASE,COMP,PREFIX) \\$/;"	d	language:SystemVerilog
m_uvm_temp_print_buffer	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static char m_uvm_temp_print_buffer[1024];$/;"	v	language:C	typeref:typename:char[1024]	file:
m_uvm_timeout_overridable	./uvm-verilator/src/base/uvm_root.svh	/^	static bit m_uvm_timeout_overridable = 1;$/;"	r	language:SystemVerilog	function:uvm_root.set_timeout
m_uvm_tlm_fast_compare_enum	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^`define m_uvm_tlm_fast_compare_enum(VALUE,TYPE,NAME="") \\$/;"	d	language:SystemVerilog
m_uvm_tlm_fast_compare_int	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^`define m_uvm_tlm_fast_compare_int(VALUE,RADIX,NAME="") \\$/;"	d	language:SystemVerilog
m_uvm_top	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_root m_uvm_top = cs.get_root();$/;"	r	language:SystemVerilog	function:uvm_root.m_process_default_sequence
m_uvm_top	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_root m_uvm_top;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_config
m_uvm_topdown_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define m_uvm_topdown_phase(PHASE,COMP,PREFIX) \\$/;"	d	language:SystemVerilog
m_uvm_tr_stream_cfg	./uvm-verilator/src/base/uvm_tr_stream.svh	/^class m_uvm_tr_stream_cfg;$/;"	C	language:SystemVerilog
m_uvm_waiter	./uvm-verilator/src/base/uvm_config_db.svh	/^class m_uvm_waiter;$/;"	C	language:SystemVerilog
m_value	./uvm-verilator/src/base/uvm_printer.svh	/^   local string m_value ;$/;"	r	language:SystemVerilog	class:uvm_printer_element
m_value	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   local T m_value;$/;"	r	language:SystemVerilog	class:uvm_get_to_lock_dap
m_value	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   local T m_value;$/;"	r	language:SystemVerilog	class:uvm_set_before_get_dap
m_value	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   local T m_value;$/;"	r	language:SystemVerilog	class:uvm_simple_lock_dap
m_value_as_string	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function string m_value_as_string();$/;"	f	language:SystemVerilog	class:uvm_resource
m_value_type_name	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function string m_value_type_name();$/;"	f	language:SystemVerilog	class:uvm_resource
m_verbosity_setting	./uvm-verilator/src/base/uvm_component.svh	/^  } m_verbosity_setting;$/;"	T	language:SystemVerilog	class:uvm_component
m_verbosity_settings	./uvm-verilator/src/base/uvm_component.svh	/^  m_verbosity_setting m_verbosity_settings[$];$/;"	r	language:SystemVerilog	class:uvm_component
m_volatile	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local bit             m_volatile;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_vregs	./uvm-verilator/src/reg/uvm_mem.svh	/^   local bit               m_vregs[uvm_vreg];$/;"	r	language:SystemVerilog	class:uvm_mem
m_wait_arb_not_equal	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_arb_not_equal();$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
m_wait_for_arbitration_completed	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_for_arbitration_completed(int request_id);$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
m_wait_for_available_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_for_available_sequence();$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
m_wait_for_grant_semaphore	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^            int                m_wait_for_grant_semaphore;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
m_wait_for_item_sequence_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected int                 m_wait_for_item_sequence_id,$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_wait_for_item_transaction_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                m_wait_for_item_transaction_id;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_wait_for_pred	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::m_wait_for_pred();$/;"	t	language:SystemVerilog	class:uvm_phase
m_wait_relevant_count	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected int                 m_wait_relevant_count = 0 ;$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
m_waiters	./uvm-verilator/src/base/uvm_config_db.svh	/^  static local uvm_queue#(m_uvm_waiter) m_waiters[string];$/;"	r	language:SystemVerilog	class:uvm_config_db
m_warn_null_cfg	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   local bit m_warn_null_cfg;$/;"	r	language:SystemVerilog	class:uvm_tr_stream
m_warn_null_stream	./uvm-verilator/src/base/uvm_recorder.svh	/^  local bit m_warn_null_stream;$/;"	r	language:SystemVerilog	class:uvm_recorder
m_write_in_progress	./uvm-verilator/src/reg/uvm_mem.svh	/^   local bit               m_write_in_progress;$/;"	r	language:SystemVerilog	class:uvm_mem
m_write_in_progress	./uvm-verilator/src/reg/uvm_reg.svh	/^   local bit               m_write_in_progress; $/;"	r	language:SystemVerilog	class:uvm_reg
m_write_in_progress	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local bit             m_write_in_progress;$/;"	r	language:SystemVerilog	class:uvm_reg_field
m_written	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   local bit             m_written;$/;"	r	language:SystemVerilog	class:uvm_reg_field
main_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::main_phase(uvm_phase phase);           return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
mam	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_mem_mam mam;$/;"	r	language:SystemVerilog	class:uvm_mem
mam	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                           uvm_mem_mam        mam,$/;"	p	language:SystemVerilog	function:uvm_vreg.allocate
map	./uvm-verilator/src/base/uvm_globals.svh	/^    protected static T map[string];$/;"	r	language:SystemVerilog	class:m__uvm_report_dpi.uvm_enum_wrapper
map	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^                     uvm_reg_map     map,$/;"	p	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                              uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_mem.get_vreg_by_offset
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                             uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_mem.get_address
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                            uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_mem.get_offset
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                           uvm_reg_map    map);$/;"	p	language:SystemVerilog	function:uvm_mem.sample
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                     uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	function:uvm_mem.set_frontdoor
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    uvm_reg_map    map);$/;"	p	language:SystemVerilog	function:uvm_mem.XsampleX
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                                    uvm_reg_map map=null,$/;"	p	language:SystemVerilog	function:uvm_mem.get_addresses
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_mem.write
map	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_mem.read
map	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_map map = l;$/;"	r	language:SystemVerilog	function:uvm_mem.get_default_map
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::is_in_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_mem.is_in_map
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function string uvm_mem::get_access(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_mem.get_access
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function string uvm_mem::get_rights(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_mem.get_rights
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_frontdoor uvm_mem::get_frontdoor(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_mem.get_frontdoor
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_map uvm_mem::get_local_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_mem.get_local_map
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_mem.add_map
map	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_offset (uvm_reg_map    map,$/;"	p	language:SystemVerilog	function:uvm_mem.set_offset
map	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  uvm_reg_map        map    = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
map	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  uvm_reg_map        map    = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
map	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  uvm_reg_map        map    = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
map	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_reg_map        map    = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
map	./uvm-verilator/src/reg/uvm_reg.svh	/^	virtual function void unregister(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg.unregister
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          uvm_reg_map     map);$/;"	p	language:SystemVerilog	function:uvm_reg.sample
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                                     uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	function:uvm_reg.set_frontdoor
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                                    uvm_reg_map     map);$/;"	p	language:SystemVerilog	function:uvm_reg.XsampleX
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                               uvm_reg_map          map);$/;"	p	language:SystemVerilog	function:uvm_reg.do_check
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                               uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	function:uvm_reg.predict
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg.update
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_reg_map       map,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg.write
map	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg.read
map	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_map map;  \/\/ = uvm_reg_map::backdoor();$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map map = l;$/;"	r	language:SystemVerilog	function:uvm_reg.get_default_map
map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map map;$/;"	r	language:SystemVerilog	function:uvm_reg.get_default_map
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::is_in_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg.is_in_map
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function int uvm_reg::get_addresses(uvm_reg_map map=null, ref uvm_reg_addr_t addr[]);$/;"	p	language:SystemVerilog	function:uvm_reg.get_addresses
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function string uvm_reg::Xget_fields_accessX(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg.Xget_fields_accessX
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function string uvm_reg::get_rights(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_reg.get_rights
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_addr_t uvm_reg::get_address(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_reg.get_address
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_addr_t uvm_reg::get_offset(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_reg.get_offset
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_frontdoor uvm_reg::get_frontdoor(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_reg.get_frontdoor
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_map uvm_reg::get_local_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg.get_local_map
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg.add_map
map	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_offset (uvm_reg_map    map,$/;"	p	language:SystemVerilog	function:uvm_reg.set_offset
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                           uvm_reg_map    map);$/;"	p	language:SystemVerilog	function:uvm_reg_block.sample
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  uvm_reg_map     map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  uvm_reg_map     map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  uvm_reg_map      map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      uvm_reg_map    map);$/;"	p	language:SystemVerilog	function:uvm_reg_block.XsampleX
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  uvm_reg_map     map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_map map = map_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.Xinit_address_mapsX
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_reg_map  map;$/;"	r	language:SystemVerilog	function:uvm_reg_block.create_map
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_map
map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_default_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_default_map
map	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^                                      input uvm_reg_map    map);$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.post_predict
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                                  uvm_reg_map    map);$/;"	p	language:SystemVerilog	function:uvm_reg_field.XpredictX
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                     uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::is_known_access(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_reg_field.is_known_access
map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function string uvm_reg_field::get_access(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_reg_field.get_access
map	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input uvm_reg_map        map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   \/*local*\/ virtual function void add_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.add_map
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   local function void add_frontdoors(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.add_frontdoors
map	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function uvm_reg_map get_local_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.get_local_map
map	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_reg_map map;$/;"	r	language:SystemVerilog	class:uvm_reg_item
map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^     uvm_reg_map map=l;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
map	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  uvm_reg_map map;$/;"	r	language:SystemVerilog	class:uvm_reg_predictor
map	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
map	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_reg_map   map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
map	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
map	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
map	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
map	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_map       map = null,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                                   uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_address
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           uvm_reg_map            map,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_write
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           uvm_reg_map         map,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_write
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          input uvm_reg_map      map,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_read
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          input uvm_reg_map   map,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_read
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_reg_map      map);$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_write
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_reg_map   map);$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_write
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  uvm_reg_map     map = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         ref uvm_reg_map      map);$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_read
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         ref uvm_reg_map   map);$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_read
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_reg_map     map = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^function bit uvm_vreg::is_in_map(uvm_reg_map map);$/;"	p	language:SystemVerilog	function:uvm_vreg.is_in_map
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^function string uvm_vreg::get_access(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_access
map	./uvm-verilator/src/reg/uvm_vreg.svh	/^function string uvm_vreg::get_rights(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_rights
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  uvm_reg_map      map = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           uvm_reg_map         map,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_write
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           uvm_reg_map        map,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_write
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_reg_map      map = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_reg_map   map);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_write
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_reg_map   map);$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_write
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          uvm_reg_map         map,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_read
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          uvm_reg_map         map,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_read
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                         ref uvm_reg_map    map);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_read
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                         ref uvm_reg_map    map);$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_read
map	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function string uvm_vreg_field::get_access(uvm_reg_map map = null);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.get_access
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^                                     output uvm_reg_map_info map_info);$/;"	p	language:SystemVerilog	function:uvm_mem.Xcheck_accessX
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_mem.get_addresses
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_mem.get_frontdoor
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_mem.get_offset
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_mem.set_frontdoor
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
map_info	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^                                      output uvm_reg_map_info map_info);$/;"	p	language:SystemVerilog	function:uvm_reg.Xcheck_accessX
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_reg.get_addresses
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_reg.get_frontdoor
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_reg.get_offset
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_reg.set_frontdoor
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
map_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
map_info	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                           output uvm_reg_map_info map_info);$/;"	p	language:SystemVerilog	function:uvm_reg_field.Xcheck_accessX
map_info	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_read
map_info	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_write
map_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_map_info   map_info;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
map_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                          output uvm_reg_map_info map_info,$/;"	p	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
map_info	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       uvm_reg_map_info map_info;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
maps	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
maps	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_mem_single_walk_seq.body
maps	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_reg_single_access_seq.body
maps	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
maps	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
maps	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
maps	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
maps	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_maps(ref uvm_reg_map maps[$]);$/;"	p	language:SystemVerilog	function:uvm_mem.get_maps
maps	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_maps(ref uvm_reg_map maps[$]);$/;"	p	language:SystemVerilog	function:uvm_reg.get_maps
maps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local bit            maps[uvm_reg_map];$/;"	r	language:SystemVerilog	class:uvm_reg_block
maps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   string maps[];$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
maps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_map_by_name
maps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_maps(ref uvm_reg_map maps[$]);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_maps
maps	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
maps	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_submaps(ref uvm_reg_map maps[$], input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_submaps
maps	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_reg_map maps[$];$/;"	r	language:SystemVerilog	function:uvm_vreg.convert2string
maps	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::get_maps(ref uvm_reg_map maps[$]);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_maps
mask	./uvm-verilator/src/base/uvm_comparer.svh	/^    logic [63:0] mask;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_field_int
mask	./uvm-verilator/src/base/uvm_comparer.svh	/^    uvm_bitstream_t mask;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_field
mask	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_data_t mask  = ((1 << m_fields[i].get_n_bits())-1);$/;"	r	language:SystemVerilog	function:uvm_reg.do_check
mask	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_data_t mask = ('b1 << m_size)-1;$/;"	r	language:SystemVerilog	function:uvm_reg_field.XpredictX
mask	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_data_t mask = ('b1 << m_size)-1;$/;"	r	language:SystemVerilog	function:uvm_reg_field.set
massage_scope	./uvm-verilator/src/base/uvm_component.svh	/^function string uvm_component::massage_scope(string scope);$/;"	f	language:SystemVerilog	class:uvm_component
master_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_master_imp #(REQ, RSP, this_type, uvm_tlm_fifo #(REQ), uvm_tlm_fifo #(RSP)) master_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
master_phase_process	./uvm-verilator/src/base/uvm_phase.svh	/^        fork : master_phase_process$/;"	b	language:SystemVerilog	task:uvm_phase.execute_phase
match	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_matches (string match, ref string args[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_matches
match	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_value (string match, ref string value);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_value
match	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_values (string match, ref string values[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_values
match	./uvm-verilator/src/base/uvm_resource_base.svh	/^    int match = uvm_is_match(scope, s);$/;"	r	language:SystemVerilog	function:uvm_resource_base.match_scope
match_is_regex	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    bit match_is_regex = (match.len() > 2) && (match[0] == "\/") && (match[match.len()-1] == "\//;"	r	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_matches
match_original_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          bit match_original_type = 1,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
match_scope	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function bit match_scope(string s);$/;"	f	language:SystemVerilog	class:uvm_resource_base
match_type_pair	./uvm-verilator/src/base/uvm_factory.svh	/^  m_uvm_factory_type_pair_t match_type_pair = match_original_type ? override.orig : override.ovr/;"	r	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
match_type_pair	./uvm-verilator/src/base/uvm_factory.svh	/^  m_uvm_factory_type_pair_t match_type_pair = override.orig ;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_matches_inst_override
match_type_pair	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::m_matches_type_pair(m_uvm_factory_type_pair_t match_type_pair,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_pair
matched_overrides	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_factory_override matched_overrides[$]; $/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_name
matched_overrides	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_factory_override matched_overrides[$]; $/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
matching_ops	./uvm-verilator/src/base/uvm_field_op.svh	/^     string matching_ops[$];$/;"	r	language:SystemVerilog	function:uvm_field_op.set
max	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_phase_max_ready_to_end(int max);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_phase_max_ready_to_end
max	./uvm-verilator/src/base/uvm_objection.svh	/^      int max = sname.len() > nm.len() ? nm.len() : sname.len();$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
max	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::set_default_max_ready_to_end_iterations(int max);$/;"	p	language:SystemVerilog	function:uvm_phase.set_default_max_ready_to_end_iterations
max	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::set_max_ready_to_end_iterations(int max);$/;"	p	language:SystemVerilog	function:uvm_phase.set_max_ready_to_end_iterations
max	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_array_range(int min, int max);$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_range
max	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static const int unsigned max = '1;$/;"	r	language:SystemVerilog	class:uvm_spell_chkr
max	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
max	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
max	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  uvm_reg_addr_t max;$/;"	w	language:SystemVerilog	typedef:uvm_reg_map_addr_range
max	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^               int unsigned max=10);$/;"	p	language:SystemVerilog	function:uvm_sequence_library_cfg.new
max	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function int unsigned uvm_sequence_library::select_sequence(int unsigned max);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.select_sequence
max	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::set_num_last_reqs(int unsigned max);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.set_num_last_reqs
max	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::set_num_last_rsps(int unsigned max);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.set_num_last_rsps
max1	./uvm-verilator/src/base/uvm_factory.svh	/^    int max1,max2,max3;$/;"	r	language:SystemVerilog	function:uvm_default_factory.print
max1	./uvm-verilator/src/base/uvm_factory.svh	/^  int    max1,max2,max3;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_display
max2	./uvm-verilator/src/base/uvm_factory.svh	/^    int max1,max2,max3;$/;"	r	language:SystemVerilog	function:uvm_default_factory.print
max2	./uvm-verilator/src/base/uvm_factory.svh	/^  int    max1,max2,max3;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_display
max2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
max2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
max3	./uvm-verilator/src/base/uvm_factory.svh	/^    int max1,max2,max3;$/;"	r	language:SystemVerilog	function:uvm_default_factory.print
max3	./uvm-verilator/src/base/uvm_factory.svh	/^  int    max1,max2,max3;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_display
max_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  int unsigned max_addr;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_size
max_cb_name	./uvm-verilator/src/base/uvm_callback.svh	/^    int max_cb_name=0, max_inst_name=0;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
max_count	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  virtual task generate_stimulus(T t=null, int max_count=0);$/;"	p	language:SystemVerilog	task:uvm_random_stimulus.generate_stimulus
max_inst_name	./uvm-verilator/src/base/uvm_callback.svh	/^    int max_cb_name=0, max_inst_name=0;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
max_level	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void debug_connected_to (int level=0, int max_level=-1);$/;"	p	language:SystemVerilog	function:uvm_port_base.debug_connected_to
max_level	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void debug_provided_to  (int level=0, int max_level=-1);$/;"	p	language:SystemVerilog	function:uvm_port_base.debug_provided_to
max_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   bit [63:0] max_offset;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_policy
max_quit	./uvm-verilator/src/base/uvm_root.svh	/^	string max_quit;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
max_quit_count	./uvm-verilator/src/base/uvm_root.svh	/^	int max_quit_count;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
max_quit_int	./uvm-verilator/src/base/uvm_root.svh	/^	int max_quit_int;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
max_quit_list	./uvm-verilator/src/base/uvm_root.svh	/^			string max_quit_list;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
max_quit_overridable	./uvm-verilator/src/base/uvm_report_server.svh	/^  bit max_quit_overridable = 1;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
max_quit_settings	./uvm-verilator/src/base/uvm_root.svh	/^	string max_quit_settings[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
max_random_count	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   int unsigned max_random_count=10;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
max_random_count	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  int unsigned max_random_count;$/;"	r	language:SystemVerilog	class:uvm_sequence_library_cfg
max_ready_to_end_iters	./uvm-verilator/src/base/uvm_phase.svh	/^  int                      max_ready_to_end_iters = get_default_max_ready_to_end_iterations();$/;"	r	language:SystemVerilog	class:uvm_phase
max_size	./uvm-verilator/src/base/uvm_packer.svh	/^   int max_size = value.size() * $bits(byte);$/;"	r	language:SystemVerilog	function:uvm_packer.pack_bytes
max_size	./uvm-verilator/src/base/uvm_packer.svh	/^   int max_size = value.size() * $bits(byte);$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_bytes
max_size	./uvm-verilator/src/base/uvm_packer.svh	/^   int max_size = value.size() * $bits(int);$/;"	r	language:SystemVerilog	function:uvm_packer.pack_ints
max_size	./uvm-verilator/src/base/uvm_packer.svh	/^   int max_size = value.size() * $bits(int);$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_ints
max_size	./uvm-verilator/src/base/uvm_port_base.svh	/^                int max_size=1);$/;"	p	language:SystemVerilog	function:uvm_port_base.new
max_size	./uvm-verilator/src/base/uvm_port_base.svh	/^  function int max_size ();$/;"	f	language:SystemVerilog	class:uvm_port_base
max_size	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      int max_size = uvm_reg::get_max_size();$/;"	r	language:SystemVerilog	function:uvm_reg_block.lock_model
max_size	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                int min_size=1, int max_size=1);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket_base.new
max_size	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                int min_size=1, int max_size=1);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket_base.new
max_values	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  constraint max_values { value.size() > 0 && value.size() < 1000; }$/;"	O	language:SystemVerilog	class:uvm_reg_item
max_width	./uvm-verilator/src/base/uvm_printer.svh	/^  int max_width = 999;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
mcd	./uvm-verilator/src/base/uvm_printer.svh	/^  int mcd = UVM_STDOUT;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
me	./uvm-verilator/src/base/uvm_callback.svh	/^    T me;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
me	./uvm-verilator/src/base/uvm_callback.svh	/^    T me;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
mem	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   uvm_mem mem;$/;"	r	language:SystemVerilog	class:uvm_mem_single_access_seq
mem	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   uvm_mem mem;$/;"	r	language:SystemVerilog	class:uvm_mem_single_walk_seq
mem	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   uvm_mem mem;$/;"	r	language:SystemVerilog	class:uvm_mem_shared_access_seq
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                      uvm_mem mem = null);$/;"	p	language:SystemVerilog	function:uvm_mem_mam.new
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem mem = this.parent.get_memory();$/;"	r	language:SystemVerilog	task:uvm_mem_region.burst_read
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem mem = this.parent.get_memory();$/;"	r	language:SystemVerilog	task:uvm_mem_region.burst_write
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem mem = this.parent.get_memory();$/;"	r	language:SystemVerilog	task:uvm_mem_region.peek
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem mem = this.parent.get_memory();$/;"	r	language:SystemVerilog	task:uvm_mem_region.poke
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem mem = this.parent.get_memory();$/;"	r	language:SystemVerilog	task:uvm_mem_region.read
mem	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_mem mem = this.parent.get_memory();$/;"	r	language:SystemVerilog	task:uvm_mem_region.write
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_mem mem = mem_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.lock_model
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_mem mem = mem_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_mem_by_name
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_mem mem = mem_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_memories
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_mem mem = mem_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.set_coverage
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_mem mem;$/;"	r	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_mem mem;$/;"	r	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
mem	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_mem(uvm_mem mem);$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_mem
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_mem mem;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		input uvm_mem mem=null$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^     uvm_mem mem = mem_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_mem mem = mem_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_size
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_mem mem;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_mem_map_info(uvm_mem mem, bit error=1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_mem_map_info
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_mem(uvm_mem mem,$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_mem
mem	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::m_set_mem_offset(uvm_mem mem, $/;"	p	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task peek_mem(input  uvm_mem           mem,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task poke_mem(input  uvm_mem           mem,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task read_mem(input  uvm_mem           mem,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task write_mem(input  uvm_mem           mem,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
mem	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                      uvm_mem        mem = null,$/;"	p	language:SystemVerilog	function:uvm_vreg.configure
mem	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                     uvm_mem      mem = null,$/;"	p	language:SystemVerilog	function:uvm_vreg.implement
mem	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local uvm_mem          mem;     \/\/ Where is it implemented?$/;"	r	language:SystemVerilog	class:uvm_vreg
mem	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_mem mem;$/;"	r	language:SystemVerilog	function:uvm_vreg.allocate
mem	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_mem    mem;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
mem	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_mem    mem;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
mem	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_mem    mem;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
mem	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_mem    mem;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
mem_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		uvm_reg_addr_t     mem_offset, \/\/ in terms of memory words$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
mem_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		uvm_reg_addr_t     mem_offset,$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses
mem_range	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map_addr_range mem_range; $/;"	r	language:SystemVerilog	class:uvm_reg_map_info
mem_seq	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   protected uvm_mem_single_access_seq mem_seq;$/;"	r	language:SystemVerilog	class:uvm_mem_access_seq
mem_seq	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   protected uvm_mem_single_walk_seq mem_seq;$/;"	r	language:SystemVerilog	class:uvm_mem_walk_seq
mem_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   protected uvm_mem_shared_access_seq mem_seq;$/;"	r	language:SystemVerilog	class:uvm_reg_mem_shared_access_seq
memory	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local uvm_mem memory;$/;"	r	language:SystemVerilog	class:uvm_mem_mam
mems	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^      uvm_mem mems[$];$/;"	r	language:SystemVerilog	task:uvm_mem_access_seq.do_block
mems	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^      uvm_mem mems[$];$/;"	r	language:SystemVerilog	task:uvm_mem_walk_seq.do_block
mems	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^        uvm_mem       mems[$];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.do_block
mems	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_mem mems[$];$/;"	r	language:SystemVerilog	task:uvm_reg_mem_shared_access_seq.do_block
mems	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int unsigned   mems[uvm_mem];$/;"	r	language:SystemVerilog	class:uvm_reg_block
mems	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_memories(ref uvm_mem mems[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_memories
mems	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_mem  mems[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.convert2string
mems	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_mem  mems[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
mems	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_mem mems[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_virtual_registers
mems	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_memories(ref uvm_mem mems[$], input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_memories
message	./uvm-verilator/src/base/uvm_globals.svh	/^			      string message,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
message	./uvm-verilator/src/base/uvm_globals.svh	/^	                       string message,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
message	./uvm-verilator/src/base/uvm_globals.svh	/^                                 string message,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
message	./uvm-verilator/src/base/uvm_globals.svh	/^                                string message,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.m__uvm_report_dpi
message	./uvm-verilator/src/base/uvm_globals.svh	/^                               string message,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
message	./uvm-verilator/src/base/uvm_globals.svh	/^                          string message,$/;"	p	language:SystemVerilog	function:uvm_report
message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					      string message,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    string message, $/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    string message, $/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					   string message, $/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      string message,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_message(string message);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.set_message
message	./uvm-verilator/src/base/uvm_report_handler.svh	/^      string message,$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
message	./uvm-verilator/src/base/uvm_report_message.svh	/^					   string message,$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
message	./uvm-verilator/src/base/uvm_report_object.svh	/^					    string message,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
message	./uvm-verilator/src/base/uvm_report_object.svh	/^					  string message,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
message	./uvm-verilator/src/base/uvm_report_object.svh	/^					  string message,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
message	./uvm-verilator/src/base/uvm_report_object.svh	/^					 string message,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
message	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    string message,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					    string message,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  string message,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  string message,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					 string message,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    string message,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
mid_do	./tb/uvm_test.sv	/^  virtual function void mid_do(uvm_sequence_item this_item);$/;"	f	language:SystemVerilog	class:MyUvmSequence
mid_do	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void mid_do(uvm_sequence_item this_item);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
min	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_array_range(int min, int max);$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_range
min	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int min = a;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.minimum
min	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int unsigned min;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.check
min	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
min	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
min	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  uvm_reg_addr_t min;$/;"	w	language:SystemVerilog	typedef:uvm_reg_map_addr_range
min	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^               int unsigned min=1,$/;"	p	language:SystemVerilog	function:uvm_sequence_library_cfg.new
min2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
min2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_addr_t min, max, min2, max2;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
min_incr	./uvm-verilator/src/reg/uvm_vreg.svh	/^      int min_incr = (this.get_n_bytes()-1) \/ mem.get_n_bytes() + 1;$/;"	r	language:SystemVerilog	function:uvm_vreg.allocate
min_incr	./uvm-verilator/src/reg/uvm_vreg.svh	/^      int min_incr = (this.get_n_bytes()-1) \/ mem.get_n_bytes() + 1;$/;"	r	language:SystemVerilog	function:uvm_vreg.implement
min_key	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    string min_key[$];$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.check
min_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   bit [63:0] min_offset;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_policy
min_random_count	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   int unsigned min_random_count=10;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
min_random_count	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  int unsigned min_random_count;$/;"	r	language:SystemVerilog	class:uvm_sequence_library_cfg
min_size	./uvm-verilator/src/base/uvm_port_base.svh	/^                int min_size=0,$/;"	p	language:SystemVerilog	function:uvm_port_base.new
min_size	./uvm-verilator/src/base/uvm_port_base.svh	/^  function int min_size ();$/;"	f	language:SystemVerilog	class:uvm_port_base
min_size	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                int min_size=1, int max_size=1);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket_base.new
min_size	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^                int min_size=1, int max_size=1);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket_base.new
minimum	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int minimum(int a, int b, int c);$/;"	f	language:SystemVerilog	class:uvm_spell_chkr
mirror	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::mirror(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_reg
mirror	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::mirror(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_reg_block
mirror	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::mirror(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_field
mirror	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task mirror(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_data
mirror_reg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task mirror_reg(input  uvm_reg       rg,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
mirror_val	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^           uvm_reg_data_t mirror_val;$/;"	r	language:SystemVerilog	function:uvm_reg_fifo.do_predict
miscompares	./uvm-verilator/src/base/uvm_comparer.svh	/^  local string miscompares = "";$/;"	r	language:SystemVerilog	class:uvm_comparer
miscompares	./uvm-verilator/src/base/uvm_comparer.svh	/^  string miscompares = "";$/;"	r	language:SystemVerilog	class:uvm_comparer
mode	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function uvm_heartbeat_modes set_mode (uvm_heartbeat_modes mode = UVM_NO_HB_MODE);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.set_mode
mode	./uvm-verilator/src/base/uvm_objection.svh	/^   function bit trace_mode (int mode=-1);$/;"	p	language:SystemVerilog	function:uvm_objection.trace_mode
mode	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^      string mode;$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
mode	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^                     string          mode,$/;"	p	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
mode	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      string mode[`UVM_REG_DATA_WIDTH];$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
mode	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   rand uvm_mem_mam::alloc_mode_e mode;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_cfg
mode	./uvm-verilator/src/reg/uvm_reg_field.svh	/^         string mode;$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_read
mode	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function string uvm_reg_field::set_access(string mode);$/;"	p	language:SystemVerilog	function:uvm_reg_field.set_access
mode	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^               uvm_sequence_lib_mode mode=UVM_SEQ_LIB_RAND,$/;"	p	language:SystemVerilog	function:uvm_sequence_library_cfg.new
mode_q	./uvm-verilator/src/base/uvm_callback.svh	/^    string mode_q[$];$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
model	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  uvm_reg_block model;$/;"	r	language:SystemVerilog	class:uvm_reg_sequence
models	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::has_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_mem.has_coverage
models	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_cvr_t uvm_mem::build_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_mem.build_coverage
models	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_mem.add_coverage
models	./uvm-verilator/src/reg/uvm_reg.svh	/^                                        uvm_reg_cvr_t models,$/;"	p	language:SystemVerilog	function:uvm_reg.include_coverage
models	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::has_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_reg.has_coverage
models	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_cvr_t uvm_reg::build_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_reg.build_coverage
models	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_reg.add_coverage
models	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::has_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_reg_block.has_coverage
models	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_cvr_t uvm_reg_block::build_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_reg_block.build_coverage
models	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_coverage(uvm_reg_cvr_t models);$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_coverage
modified	./uvm-verilator/src/base/uvm_resource_base.svh	/^  protected bit modified;$/;"	r	language:SystemVerilog	class:uvm_resource_base
msb	./uvm-verilator/src/base/uvm_misc.svh	/^  bit          msb;$/;"	r	language:SystemVerilog	function:uvm_oneway_hash
msg	./uvm-verilator/src/base/uvm_comparer.svh	/^      string msg ;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_object
msg	./uvm-verilator/src/base/uvm_comparer.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_field
msg	./uvm-verilator/src/base/uvm_comparer.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_field_int
msg	./uvm-verilator/src/base/uvm_comparer.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_field_real
msg	./uvm-verilator/src/base/uvm_comparer.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_string
msg	./uvm-verilator/src/base/uvm_comparer.svh	/^  function void print_msg (string msg);$/;"	p	language:SystemVerilog	function:uvm_comparer.print_msg
msg	./uvm-verilator/src/base/uvm_factory.svh	/^      string msg;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_type
msg	./uvm-verilator/src/base/uvm_phase.svh	/^      string msg;$/;"	r	language:SystemVerilog	function:uvm_phase.set_jump_phase
msg	./uvm-verilator/src/base/uvm_registry.svh	/^      string msg;$/;"	r	language:SystemVerilog	function:uvm_registry_common.create
msg	./uvm-verilator/src/base/uvm_report_catcher.svh	/^	  string msg;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.print_catcher
msg	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_process_report_message(uvm_report_message msg);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_process_report_message
msg	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_message(string msg);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_message
msg	./uvm-verilator/src/base/uvm_resource.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_name
msg	./uvm-verilator/src/base/uvm_resource.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_type
msg	./uvm-verilator/src/base/uvm_resource.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_name
msg	./uvm-verilator/src/base/uvm_resource.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
msg	./uvm-verilator/src/base/uvm_resource.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_type
msg	./uvm-verilator/src/base/uvm_resource_db.svh	/^          string msg=`uvm_typename(foo);$/;"	r	language:SystemVerilog	function:uvm_resource_db.m_show_msg
msg	./uvm-verilator/src/base/uvm_resource_db.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_name
msg	./uvm-verilator/src/base/uvm_resource_db.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_type
msg	./uvm-verilator/src/base/uvm_root.svh	/^	string msg;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
msg	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^       string msg = $sformatf("GP miscompare between '%s' and '%s':\\nlhs = %s\\nrhs = %s",$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
msg	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    string msg;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.convert2string
msg_body_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string msg_body_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
msg_queue	./uvm-verilator/src/base/uvm_field_op.svh	/^       string msg_queue[$];$/;"	r	language:SystemVerilog	function:uvm_field_op.set
msk	./uvm-verilator/src/reg/uvm_reg.svh	/^      uvm_reg_data_t  msk;$/;"	r	language:SystemVerilog	block:uvm_reg.do_write.pre_write_callbacks
msk	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  msk;$/;"	r	language:SystemVerilog	task:uvm_vreg.peek
msk	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  msk;$/;"	r	language:SystemVerilog	task:uvm_vreg.poke
msk	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  msk;$/;"	r	language:SystemVerilog	task:uvm_vreg.read
msk	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  msk;$/;"	r	language:SystemVerilog	task:uvm_vreg.write
my_seq_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int my_seq_id;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.has_lock
my_seq_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int my_seq_id;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_lock_req
my_seq_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int my_seq_id;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.wait_for_grant
my_transaction	./tb/my_transaction.sv	/^class my_transaction extends uvm_sequence_item;$/;"	C	language:SystemVerilog
my_type	./uvm-verilator/src/base/uvm_resource.svh	/^  static this_type my_type = get_type();$/;"	r	language:SystemVerilog	class:uvm_resource
n	./uvm-verilator/src/base/uvm_phase.svh	/^      uvm_phase n = ph;$/;"	r	language:SystemVerilog	function:uvm_phase.m_aa2string
n	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^    int k, i, j, n, m, cost, distance;$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
n	./uvm-verilator/src/reg/uvm_reg_map.svh	/^				uvm_reg_data_t n;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
n	./uvm-verilator/src/reg/uvm_vreg.svh	/^function bit uvm_vreg::implement(longint unsigned n,$/;"	p	language:SystemVerilog	function:uvm_vreg.implement
n	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_mem_region uvm_vreg::allocate(longint unsigned   n,$/;"	p	language:SystemVerilog	function:uvm_vreg.allocate
n	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  function REQ last_req(int unsigned n = 0);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.last_req
n	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  function RSP last_rsp(int unsigned n = 0);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.last_rsp
n_access	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int                n_access_extra, n_access;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
n_access_extra	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int                n_access_extra, n_access;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
n_bits	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^      int n_bits;$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
n_bits	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^      int n_bits;$/;"	r	language:SystemVerilog	task:uvm_mem_single_walk_seq.body
n_bits	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      int n_bits;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
n_bits	./uvm-verilator/src/reg/uvm_mem.svh	/^                       int unsigned     n_bits,$/;"	p	language:SystemVerilog	function:uvm_mem.new
n_bits	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg::new(string name="", int unsigned n_bits, int has_coverage);$/;"	p	language:SystemVerilog	function:uvm_reg.new
n_bits	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                 int unsigned n_bits,$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.new
n_bits	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                int unsigned n_bits,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.new
n_bits	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  int n_bits;$/;"	w	language:SystemVerilog	typedef:uvm_reg_bus_op
n_bits	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int                n_bits;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
n_bits	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           int unsigned n_bits);$/;"	p	language:SystemVerilog	function:uvm_vreg.new
n_bits	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local int unsigned  n_bits;$/;"	r	language:SystemVerilog	class:uvm_vreg
n_bytes	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                                int unsigned n_bytes,$/;"	p	language:SystemVerilog	function:uvm_mem_mam.reserve_region
n_bytes	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                             int unsigned n_bytes,$/;"	p	language:SystemVerilog	function:uvm_mem_region.new
n_bytes	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local int unsigned n_bytes;$/;"	r	language:SystemVerilog	class:uvm_mem_region
n_bytes	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   rand int unsigned n_bytes;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_cfg
n_bytes	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::request_region(int unsigned      n_bytes,$/;"	p	language:SystemVerilog	function:uvm_mem_mam.request_region
n_bytes	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                               int unsigned n_bytes,$/;"	p	language:SystemVerilog	function:uvm_reg_block.create_map
n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		int unsigned       n_bytes,  \/\/ number of bytes for the memory stream$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		int unsigned       n_bytes,  \/\/ number of bytes$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses
n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned n_bytes;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
n_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                     int unsigned     n_bytes,$/;"	p	language:SystemVerilog	function:uvm_reg_map.configure
n_bytes_match_check	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   begin : n_bytes_match_check$/;"	b	language:SystemVerilog	function:uvm_reg_map.add_submap
n_used_bits	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local int unsigned  n_used_bits;$/;"	r	language:SystemVerilog	class:uvm_vreg
name	./tb/my_transaction.sv	/^  function new(string name = "my_transaction");$/;"	p	language:SystemVerilog	function:my_transaction.new
name	./tb/uvm_test.sv	/^  function new(string name);$/;"	p	language:SystemVerilog	function:MyUvmSequence.new
name	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:Complex.new
name	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:MyUvmTest.new
name	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:ReadByName.new
name	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:Simple.new
name	./uvm-verilator/src/base/uvm_barrier.svh	/^  function new (string name="", int threshold=0);$/;"	p	language:SystemVerilog	function:uvm_barrier.new
name	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_bottomup_phase.traverse
name	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^  function new(string name);$/;"	p	language:SystemVerilog	function:uvm_bottomup_phase.new
name	./uvm-verilator/src/base/uvm_callback.svh	/^  function new(string name="uvm_callback");$/;"	p	language:SystemVerilog	function:uvm_callback.new
name	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find_name(uvm_queue#(uvm_callback) q, string name, string where);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_cb_find_name
name	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void add_by_name(string name,$/;"	p	language:SystemVerilog	function:uvm_callbacks.add_by_name
name	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void delete_by_name(string name, uvm_callback cb,$/;"	p	language:SystemVerilog	function:uvm_callbacks.delete_by_name
name	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function new(string name = "");$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="build");$/;"	p	language:SystemVerilog	function:uvm_build_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="check");$/;"	p	language:SystemVerilog	function:uvm_check_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="connect");$/;"	p	language:SystemVerilog	function:uvm_connect_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="end_of_elaboration");$/;"	p	language:SystemVerilog	function:uvm_end_of_elaboration_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="extract");$/;"	p	language:SystemVerilog	function:uvm_extract_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="final");$/;"	p	language:SystemVerilog	function:uvm_final_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="report");$/;"	p	language:SystemVerilog	function:uvm_report_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="run"); $/;"	p	language:SystemVerilog	function:uvm_run_phase.new
name	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="start_of_simulation");$/;"	p	language:SystemVerilog	function:uvm_start_of_simulation_phase.new
name	./uvm-verilator/src/base/uvm_comparer.svh	/^	function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_comparer.new
name	./uvm-verilator/src/base/uvm_comparer.svh	/^  local function string m_current_context(string name="");$/;"	p	language:SystemVerilog	function:uvm_comparer.m_current_context
name	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_field (string name, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field
name	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_field_int (string name, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_int
name	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_field_real (string name, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_real
name	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_object (string name,$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_object
name	./uvm-verilator/src/base/uvm_comparer.svh	/^  virtual function bit compare_string (string name,$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_string
name	./uvm-verilator/src/base/uvm_component.svh	/^                                                        string name);$/;"	p	language:SystemVerilog	function:uvm_component.create_component
name	./uvm-verilator/src/base/uvm_component.svh	/^                                                   string name="");$/;"	p	language:SystemVerilog	function:uvm_component.print_override_info
name	./uvm-verilator/src/base/uvm_component.svh	/^                                                  string name="");$/;"	p	language:SystemVerilog	function:uvm_component.create_object
name	./uvm-verilator/src/base/uvm_component.svh	/^   string    name;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
name	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::get_first_child(ref string name);$/;"	p	language:SystemVerilog	function:uvm_component.get_first_child
name	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::get_next_child(ref string name);$/;"	p	language:SystemVerilog	function:uvm_component.get_next_child
name	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::has_child(string name);$/;"	p	language:SystemVerilog	function:uvm_component.has_child
name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::get_child(string name);$/;"	p	language:SystemVerilog	function:uvm_component.get_child
name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::lookup( string name );$/;"	p	language:SystemVerilog	function:uvm_component.lookup
name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component::new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_component.new
name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_object  uvm_component::create (string name =""); $/;"	p	language:SystemVerilog	function:uvm_component.create
name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_tr_stream uvm_component::get_tr_stream( string name,$/;"	p	language:SystemVerilog	function:uvm_component.get_tr_stream
name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_extract_name(input string name ,$/;"	p	language:SystemVerilog	function:uvm_component.m_extract_name
name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_name (string name);$/;"	p	language:SystemVerilog	function:uvm_component.set_name
name	./uvm-verilator/src/base/uvm_copier.svh	/^   function new(string name="uvm_copier") ; $/;"	p	language:SystemVerilog	function:uvm_copier.new
name	./uvm-verilator/src/base/uvm_domain.svh	/^  function new(string name);$/;"	p	language:SystemVerilog	function:uvm_domain.new
name	./uvm-verilator/src/base/uvm_event.svh	/^	function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_event.new
name	./uvm-verilator/src/base/uvm_event.svh	/^	function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_event_base.new
name	./uvm-verilator/src/base/uvm_event_callback.svh	/^  function new (string name=""); $/;"	p	language:SystemVerilog	function:uvm_event_callback.new
name	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function uvm_object create (string name=""); $/;"	p	language:SystemVerilog	function:uvm_event_callback.create
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                              string name, $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_name
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                            string name, $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_type
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                        string name=""); $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_object_by_name
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                        string name=""); $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_object_by_type
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                  string name="");$/;"	p	language:SystemVerilog	function:uvm_default_factory.debug_create_by_name
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                  string name="");$/;"	p	language:SystemVerilog	function:uvm_default_factory.debug_create_by_type
name	./uvm-verilator/src/base/uvm_factory.svh	/^                                            string name);$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_create
name	./uvm-verilator/src/base/uvm_factory.svh	/^  virtual function uvm_component create_component (string name, $/;"	p	language:SystemVerilog	function:uvm_object_wrapper.create_component
name	./uvm-verilator/src/base/uvm_factory.svh	/^  virtual function uvm_object create_object (string name="");$/;"	p	language:SystemVerilog	function:uvm_object_wrapper.create_object
name	./uvm-verilator/src/base/uvm_field_op.svh	/^   function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_field_op.new
name	./uvm-verilator/src/base/uvm_globals.svh	/^    static function bit from_name(string name, ref T value);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_enum_wrapper.from_name
name	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_component cntxt, uvm_objection objection=null);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.new
name	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_object target);$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.new
name	./uvm-verilator/src/base/uvm_links.svh	/^                                                  string name="pc_link");$/;"	p	language:SystemVerilog	function:uvm_parent_child_link.get_link
name	./uvm-verilator/src/base/uvm_links.svh	/^                                                 string name="ce_link");$/;"	p	language:SystemVerilog	function:uvm_cause_effect_link.get_link
name	./uvm-verilator/src/base/uvm_links.svh	/^                                                 string name="ce_link");$/;"	p	language:SystemVerilog	function:uvm_related_link.get_link
name	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_cause_effect_link");$/;"	p	language:SystemVerilog	function:uvm_cause_effect_link.new
name	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_link_base");$/;"	p	language:SystemVerilog	function:uvm_link_base.new
name	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_parent_child_link");$/;"	p	language:SystemVerilog	function:uvm_parent_child_link.new
name	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_related_link");$/;"	p	language:SystemVerilog	function:uvm_related_link.new
name	./uvm-verilator/src/base/uvm_object.svh	/^  string name;$/;"	r	language:SystemVerilog	function:uvm_object.sprint
name	./uvm-verilator/src/base/uvm_object.svh	/^  virtual function uvm_object create (string name=""); return null; endfunction$/;"	p	language:SystemVerilog	function:uvm_object.create
name	./uvm-verilator/src/base/uvm_object.svh	/^function uvm_object::new (string name="");$/;"	p	language:SystemVerilog	function:uvm_object.new
name	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::set_name (string name);$/;"	p	language:SystemVerilog	function:uvm_object.set_name
name	./uvm-verilator/src/base/uvm_objection.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_objection.clear
name	./uvm-verilator/src/base/uvm_objection.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
name	./uvm-verilator/src/base/uvm_objection.svh	/^  function new(string name);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.new
name	./uvm-verilator/src/base/uvm_objection.svh	/^  function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_objection.new
name	./uvm-verilator/src/base/uvm_objection.svh	/^  function new(string name="uvm_test_done");$/;"	p	language:SystemVerilog	function:uvm_test_done_objection.new
name	./uvm-verilator/src/base/uvm_objection.svh	/^  function uvm_object create (string name="");$/;"	p	language:SystemVerilog	function:uvm_objection.create
name	./uvm-verilator/src/base/uvm_objection.svh	/^  function uvm_object create (string name="");$/;"	p	language:SystemVerilog	function:uvm_test_done_objection.create
name	./uvm-verilator/src/base/uvm_objection.svh	/^  static function uvm_objection type_id_create (string name="",$/;"	p	language:SystemVerilog	function:uvm_objection.type_id_create
name	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_packer::new(string name="");$/;"	p	language:SystemVerilog	function:uvm_packer.new
name	./uvm-verilator/src/base/uvm_phase.svh	/^  function new(string name = "uvm_phase_state_change");$/;"	p	language:SystemVerilog	function:uvm_phase_state_change.new
name	./uvm-verilator/src/base/uvm_phase.svh	/^  function new(string name="unnamed-uvm_phase_cb");$/;"	p	language:SystemVerilog	function:uvm_phase_cb.new
name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::find_by_name(string name, bit stay_in_scope=1);$/;"	p	language:SystemVerilog	function:uvm_phase.find_by_name
name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor_by_name(string name, bit stay_in_scope=1, uvm_p/;"	p	language:SystemVerilog	function:uvm_phase.m_find_predecessor_by_name
name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor_by_name(string name, bit stay_in_scope=1, uvm_pha/;"	p	language:SystemVerilog	function:uvm_phase.m_find_successor_by_name
name	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase::new(string name="uvm_phase",$/;"	p	language:SystemVerilog	function:uvm_phase.new
name	./uvm-verilator/src/base/uvm_policy.svh	/^function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_policy.new
name	./uvm-verilator/src/base/uvm_pool.svh	/^  function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_object_string_pool.new
name	./uvm-verilator/src/base/uvm_pool.svh	/^  function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_pool.new
name	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_port_component_base.new
name	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent, PORT port);$/;"	p	language:SystemVerilog	function:uvm_port_component.new
name	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name,$/;"	p	language:SystemVerilog	function:uvm_port_base.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^      string name;$/;"	r	language:SystemVerilog	function:uvm_printer.print_object
name	./uvm-verilator/src/base/uvm_printer.svh	/^  string name;$/;"	w	language:SystemVerilog	typedef:uvm_printer_row_info
name	./uvm-verilator/src/base/uvm_printer.svh	/^  virtual function void print_int (string          name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_int
name	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::index_string(int index, string name="");$/;"	p	language:SystemVerilog	function:uvm_printer.index_string
name	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_line_printer::new(string name="") ;$/;"	p	language:SystemVerilog	function:uvm_line_printer.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer::new(string name="");$/;"	p	language:SystemVerilog	function:uvm_printer.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element::new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_printer_element.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element_proxy::new (string name="");$/;"	p	language:SystemVerilog	function:uvm_printer_element_proxy.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_table_printer::new(string name="");$/;"	p	language:SystemVerilog	function:uvm_table_printer.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_tree_printer::new(string name="");$/;"	p	language:SystemVerilog	function:uvm_tree_printer.new
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_array_header (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_header
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_field (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_field_int (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field_int
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_generic (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_generic_element (string  name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic_element
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_object (string name, uvm_object value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_object
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_object_header (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_object_header
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_real (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_real
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_string (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_string
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_time (string name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_time
name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::push_element ( string name,$/;"	p	language:SystemVerilog	function:uvm_printer.push_element
name	./uvm-verilator/src/base/uvm_queue.svh	/^  function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_queue.new
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function new(string name="unnamed-uvm_text_recorder");$/;"	p	language:SystemVerilog	function:uvm_text_recorder.new
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_field(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_field_int(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field_int
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_field_real(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field_real
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_generic(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_generic
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_object(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_object
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_string(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_string
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_time(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_time
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_field(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_field_int(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field_int
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_field_real(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field_real
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_generic(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_generic
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_object(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_object
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_string(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_string
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_record_time(string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_time
name	./uvm-verilator/src/base/uvm_recorder.svh	/^   virtual protected function void do_record_object(string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.do_record_object
name	./uvm-verilator/src/base/uvm_recorder.svh	/^  function new(string name = "uvm_recorder");$/;"	p	language:SystemVerilog	function:uvm_recorder.new
name	./uvm-verilator/src/base/uvm_recorder.svh	/^  local function string m_current_context(string name="");$/;"	p	language:SystemVerilog	function:uvm_text_recorder.m_current_context
name	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int create_stream (string name,$/;"	p	language:SystemVerilog	function:uvm_recorder.create_stream
name	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int create_stream (string name,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.create_stream
name	./uvm-verilator/src/base/uvm_registry.svh	/^    string name,$/;"	p	language:SystemVerilog	function:uvm_registry_component_creator.create_by_type
name	./uvm-verilator/src/base/uvm_registry.svh	/^    string name,$/;"	p	language:SystemVerilog	function:uvm_registry_object_creator.create_by_type
name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.create
name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	p	language:SystemVerilog	function:uvm_object_registry.create
name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.create
name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	p	language:SystemVerilog	function:uvm_component_registry.create
name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function Tcreated create(string name, uvm_component parent, string contxt);$/;"	p	language:SystemVerilog	function:uvm_registry_common.create
name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_component create_component (string name,$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.create_component
name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_component create_component (string name,$/;"	p	language:SystemVerilog	function:uvm_component_registry.create_component
name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_object create_object(string name="");$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.create_object
name	./uvm-verilator/src/base/uvm_registry.svh	/^  virtual function uvm_object create_object(string name="");$/;"	p	language:SystemVerilog	function:uvm_object_registry.create_object
name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function new(string name = "uvm_report_catcher");$/;"	p	language:SystemVerilog	function:uvm_report_catcher.new
name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void add_int(string name,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_int
name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void add_object(string name,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_object
name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void add_string(string name,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_string
name	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function uvm_report_catcher get_report_catcher(string name);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.get_report_catcher
name	./uvm-verilator/src/base/uvm_report_handler.svh	/^      string name,$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
name	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function new(string name = "uvm_report_handler");$/;"	p	language:SystemVerilog	function:uvm_report_handler.new
name	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_name(string name);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_base.set_name
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  function new(string name = "element_container");$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.new
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  function new(string name = "uvm_report_message");$/;"	p	language:SystemVerilog	function:uvm_report_message.new
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  static function uvm_report_message new_report_message(string name = "uvm_report_message");$/;"	p	language:SystemVerilog	function:uvm_report_message.new_report_message
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_int(string name, uvm_bitstream_t value, $/;"	p	language:SystemVerilog	function:uvm_report_message.add_int
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_int(string name, uvm_bitstream_t value, $/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_int
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_object(string name, uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_object
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_object(string name, uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_report_message.add_object
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_string(string name, string value, $/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_string
name	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_string(string name, string value,$/;"	p	language:SystemVerilog	function:uvm_report_message.add_string
name	./uvm-verilator/src/base/uvm_report_object.svh	/^  function new(string name = "");$/;"	p	language:SystemVerilog	function:uvm_report_object.new
name	./uvm-verilator/src/base/uvm_report_server.svh	/^        function new(string name="base");$/;"	p	language:SystemVerilog	function:uvm_report_server.new
name	./uvm-verilator/src/base/uvm_report_server.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.report_summarize
name	./uvm-verilator/src/base/uvm_report_server.svh	/^  function new(string name = "uvm_report_server");$/;"	p	language:SystemVerilog	function:uvm_default_report_server.new
name	./uvm-verilator/src/base/uvm_resource.svh	/^                                                           string name,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_regex_names
name	./uvm-verilator/src/base/uvm_resource.svh	/^                                                    string name,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_name
name	./uvm-verilator/src/base/uvm_resource.svh	/^                                         string name,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_by_name
name	./uvm-verilator/src/base/uvm_resource.svh	/^                                        string name,$/;"	p	language:SystemVerilog	function:uvm_resource.get_by_name
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name = rsrc.get_name();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.delete
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.dump
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_precedence
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_scope
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_precedence
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_name
name	./uvm-verilator/src/base/uvm_resource.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_scope
name	./uvm-verilator/src/base/uvm_resource.svh	/^  function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_resource.new
name	./uvm-verilator/src/base/uvm_resource.svh	/^  function new(string name="", scope="");$/;"	p	language:SystemVerilog	function:uvm_resource.new
name	./uvm-verilator/src/base/uvm_resource.svh	/^  function void push_get_record(string name, string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.push_get_record
name	./uvm-verilator/src/base/uvm_resource.svh	/^  string name;$/;"	r	language:SystemVerilog	class:get_t
name	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function uvm_object create (string name="");$/;"	p	language:SystemVerilog	function:uvm_resource.create
name	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function new(string name = "");$/;"	p	language:SystemVerilog	function:uvm_resource_base.new
name	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function new(string name = "", string s = "*");$/;"	p	language:SystemVerilog	function:uvm_resource_base.new
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                     string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.get_by_name
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                   input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_name
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit write_by_name(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_name
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t set_default(string scope, string name);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_default
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override_name(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_name
name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override_type(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_type
name	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_bit_rsrc.new
name	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_byte_rsrc.new
name	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_int_rsrc.new
name	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_obj_rsrc.new
name	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_string_rsrc.new
name	./uvm-verilator/src/base/uvm_root.svh	/^	string name;$/;"	r	language:SystemVerilog	function:uvm_root.m_find_all_recurse
name	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function uvm_run_test_callback::new( string name="uvm_run_test_callback");$/;"	p	language:SystemVerilog	function:uvm_run_test_callback.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="configure"); $/;"	p	language:SystemVerilog	function:uvm_configure_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="main"); $/;"	p	language:SystemVerilog	function:uvm_main_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_configure"); $/;"	p	language:SystemVerilog	function:uvm_post_configure_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_main"); $/;"	p	language:SystemVerilog	function:uvm_post_main_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_reset"); $/;"	p	language:SystemVerilog	function:uvm_post_reset_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_shutdown"); $/;"	p	language:SystemVerilog	function:uvm_post_shutdown_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_configure"); $/;"	p	language:SystemVerilog	function:uvm_pre_configure_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_main"); $/;"	p	language:SystemVerilog	function:uvm_pre_main_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_reset"); $/;"	p	language:SystemVerilog	function:uvm_pre_reset_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_shutdown"); $/;"	p	language:SystemVerilog	function:uvm_pre_shutdown_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="reset"); $/;"	p	language:SystemVerilog	function:uvm_reset_phase.new
name	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="shutdown"); $/;"	p	language:SystemVerilog	function:uvm_shutdown_phase.new
name	./uvm-verilator/src/base/uvm_task_phase.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_task_phase.m_traverse
name	./uvm-verilator/src/base/uvm_task_phase.svh	/^  function new(string name);$/;"	p	language:SystemVerilog	function:uvm_task_phase.new
name	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   function new(string name="unnamed-uvm_text_tr_database");$/;"	p	language:SystemVerilog	function:uvm_text_tr_database.new
name	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   protected virtual function uvm_tr_stream do_open_stream(string name,$/;"	p	language:SystemVerilog	function:uvm_text_tr_database.do_open_stream
name	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   function new(string name="unnamed-uvm_text_tr_stream");$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.new
name	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   protected virtual function uvm_recorder do_open_recorder(string name,$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.do_open_recorder
name	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_topdown_phase.traverse
name	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^  function new(string name);$/;"	p	language:SystemVerilog	function:uvm_topdown_phase.new
name	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function new(string name="unnamed-uvm_tr_database");$/;"	p	language:SystemVerilog	function:uvm_tr_database.new
name	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function uvm_tr_stream open_stream(string name,$/;"	p	language:SystemVerilog	function:uvm_tr_database.open_stream
name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function new(string name="unnamed-uvm_tr_stream");$/;"	p	language:SystemVerilog	function:uvm_tr_stream.new
name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function uvm_recorder open_recorder(string name,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.open_recorder
name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   protected virtual function uvm_recorder do_open_recorder(string name,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.do_open_recorder
name	./uvm-verilator/src/base/uvm_transaction.svh	/^function uvm_transaction::new (string name="", $/;"	p	language:SystemVerilog	function:uvm_transaction.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_bottom_up_visitor_adapter.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_by_level_visitor_adapter.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_component_name_check_visitor.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_component_proxy.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_structure_proxy.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_top_down_visitor_adapter.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_visitor.new
name	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	p	language:SystemVerilog	function:uvm_visitor_adapter.new
name	./uvm-verilator/src/comps/uvm_agent.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_agent.new
name	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^ function new(string name, uvm_component parent=null, TRANSFORMER transformer=null);$/;"	p	language:SystemVerilog	function:uvm_algorithmic_comparator.new
name	./uvm-verilator/src/comps/uvm_driver.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_driver.new
name	./uvm-verilator/src/comps/uvm_env.svh	/^  function new (string name="env", uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_env.new
name	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new( string name  , uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_in_order_class_comparator.new
name	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_in_order_built_in_comparator.new
name	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_in_order_comparator.new
name	./uvm-verilator/src/comps/uvm_monitor.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_monitor.new
name	./uvm-verilator/src/comps/uvm_pair.svh	/^  function new (string name="");$/;"	p	language:SystemVerilog	function:uvm_built_in_pair.new
name	./uvm-verilator/src/comps/uvm_pair.svh	/^  function new (string name="", T1 f=null, T2 s=null);$/;"	p	language:SystemVerilog	function:uvm_class_pair.new
name	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_push_driver.new
name	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_random_stimulus.new
name	./uvm-verilator/src/comps/uvm_scoreboard.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_scoreboard.new
name	./uvm-verilator/src/comps/uvm_subscriber.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_subscriber.new
name	./uvm-verilator/src/comps/uvm_test.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_test.new
name	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   function new(string name="unnamed-uvm_get_to_lock_dap#(T)");$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.new
name	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   function new(string name="unnamed-uvm_set_before_get_dap#(T)");$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.new
name	./uvm-verilator/src/dap/uvm_set_get_dap_base.svh	/^   function new(string name="unnamed-uvm_set_get_dap_base#(T)");$/;"	p	language:SystemVerilog	function:uvm_set_get_dap_base.new
name	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   function new(string name="unnamed-uvm_simple_lock_dap#(T)");$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.new
name	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   function new(string name="uam_mem_single_access_seq");$/;"	p	language:SystemVerilog	function:uvm_mem_single_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   function new(string name="uvm_mem_access_seq");$/;"	p	language:SystemVerilog	function:uvm_mem_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   function new(string name="uvm_mem_walk_seq");$/;"	p	language:SystemVerilog	function:uvm_mem_single_walk_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   function new(string name="uvm_mem_walk_seq");$/;"	p	language:SystemVerilog	function:uvm_mem_walk_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_access_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_mem_access_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_mem_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_single_access_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_single_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   function new(string name="uvm_reg_bit_bash_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_bit_bash_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   function new(string name="uvm_reg_single_bit_bash_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_single_bit_bash_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   function new(string name="uvm_reg_hw_reset_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_hw_reset_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^   function new(string name="uvm_reg_mem_built_in_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_mem_built_in_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    function new(string name="uvm_reg_mem_hdl_paths_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_mem_shared_access_seq");$/;"	p	language:SystemVerilog	function:uvm_mem_shared_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_reg_mem_shared_access_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_mem_shared_access_seq.new
name	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_reg_shared_access_seq");$/;"	p	language:SystemVerilog	function:uvm_reg_shared_access_seq.new
name	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_mem::new (string           name,$/;"	p	language:SystemVerilog	function:uvm_mem.new
name	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_vreg uvm_mem::get_vreg_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_mem.get_vreg_by_name
name	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_vreg_field uvm_mem::get_vfield_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_mem.get_vfield_by_name
name	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_hdl_path_slice(string name,$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
name	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_mam::new(string      name,$/;"	p	language:SystemVerilog	function:uvm_mem_mam.new
name	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg::new(string name="", int unsigned n_bits, int has_coverage);$/;"	p	language:SystemVerilog	function:uvm_reg.new
name	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_field uvm_reg::get_field_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg.get_field_by_name
name	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_hdl_path_slice(string name,$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
name	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  function new(string name = "uvm_reg_tlm_adapter");$/;"	p	language:SystemVerilog	function:uvm_reg_tlm_adapter.new
name	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_reg_adapter.new
name	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   function new(string name = "");$/;"	p	language:SystemVerilog	function:uvm_reg_backdoor.new
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^	   string name=blk.get_name();$/;"	r	language:SystemVerilog	function:uvm_reg_block.add_block
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  string             name,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  string             name,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  string              name,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  string             name,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function int uvm_reg_block::find_blocks(input string        name,$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_blocks
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_mem uvm_reg_block::get_mem_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_mem_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg uvm_reg_block::get_reg_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_reg_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::find_block(input string        name,$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_block
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block uvm_reg_block::get_block_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_block_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block::new(string name="", int has_coverage=UVM_NO_COVERAGE);$/;"	p	language:SystemVerilog	function:uvm_reg_block.new
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_field uvm_reg_block::get_field_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_field_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::create_map(string name,$/;"	p	language:SystemVerilog	function:uvm_reg_block.create_map
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_map uvm_reg_block::get_map_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_map_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_vreg uvm_reg_block::get_vreg_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_vreg_by_name
name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_vreg_field uvm_reg_block::get_vfield_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_vfield_by_name
name	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      string name = rw.element.get_full_name();$/;"	r	language:SystemVerilog	task:uvm_reg_read_only_cbs.pre_write
name	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^      string name = rw.element.get_full_name();$/;"	r	language:SystemVerilog	task:uvm_reg_write_only_cbs.pre_read
name	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_cbs");$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.new
name	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_read_only_cbs");$/;"	p	language:SystemVerilog	function:uvm_reg_read_only_cbs.new
name	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_write_only_cbs");$/;"	p	language:SystemVerilog	function:uvm_reg_write_only_cbs.new
name	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::define_access(string name);$/;"	p	language:SystemVerilog	function:uvm_reg_field.define_access
name	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_field::new(string name = "uvm_reg_field");$/;"	p	language:SystemVerilog	function:uvm_reg_field.new
name	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function new(string name = "reg_fifo",$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.new
name	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function uvm_reg_file::new(string name="");$/;"	p	language:SystemVerilog	function:uvm_reg_file.new
name	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   function new(string name = "uvm_reg_indirect",$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.new
name	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_reg_item.new
name	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    function new(string name = "policy");$/;"	p	language:SystemVerilog	function:uvm_reg_transaction_order_policy.new
name	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function new(string name = "uvm_reg_seq_base");$/;"	p	language:SystemVerilog	function:uvm_reg_seq_base.new
name	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map::new(string name = "uvm_reg_map");$/;"	p	language:SystemVerilog	function:uvm_reg_map.new
name	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_reg_predictor.new
name	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_reg_frontdoor.new
name	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  function new (string name="uvm_reg_sequence_inst");$/;"	p	language:SystemVerilog	function:uvm_reg_sequence.new
name	./uvm-verilator/src/reg/uvm_vreg.svh	/^   function new(string name = "uvm_reg_cbs");$/;"	p	language:SystemVerilog	function:uvm_vreg_cbs.new
name	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_vreg::new(string       name,$/;"	p	language:SystemVerilog	function:uvm_vreg.new
name	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_vreg_field uvm_vreg::get_field_by_name(string name);$/;"	p	language:SystemVerilog	function:uvm_vreg.get_field_by_name
name	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   function new(string name = "uvm_vreg_field_cbs");$/;"	p	language:SystemVerilog	function:uvm_vreg_field_cbs.new
name	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function uvm_vreg_field::new(string name="uvm_vreg_field");$/;"	p	language:SystemVerilog	function:uvm_vreg_field.new
name	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  function new (string name, uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_push_sequencer.new
name	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function new (string name = "uvm_sequence");$/;"	p	language:SystemVerilog	function:uvm_sequence.new
name	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                                                   uvm_sequencer_base l_sequencer, string name);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.create_item
name	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function new (string name = "uvm_sequence");$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.new
name	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function new (string name = "uvm_sequence_item");$/;"	p	language:SystemVerilog	function:uvm_sequence_item.new
name	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  function new(string name="",$/;"	p	language:SystemVerilog	function:uvm_sequence_library_cfg.new
name	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  string name;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_check
name	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function uvm_sequence_library::new(string name="");$/;"	p	language:SystemVerilog	function:uvm_sequence_library.new
name	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function uvm_sequencer::new (string name, uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_sequencer.new
name	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  function new (string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_sequencer_analysis_fifo.new
name	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^   function new(string name="unnamed-m_uvm_sqr_seq_base");$/;"	p	language:SystemVerilog	function:m_uvm_sqr_seq_base.new
name	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequencer_base::new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.new
name	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function uvm_sequencer_param_base::new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.new
name	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function new (string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_analysis_export.new
name	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_analysis_port.new
name	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo_base.new
name	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name ,  uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_analysis_fifo.new
name	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name, uvm_component parent = null, int size = 1);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo.new
name	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_tlm_transport_channel.new
name	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null, $/;"	p	language:SystemVerilog	function:uvm_tlm_req_rsp_channel.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    string name;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_print
name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_tlm_extension.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function new(string name = "");$/;"	p	language:SystemVerilog	function:uvm_tlm_extension_base.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function new(string name="");$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_object create (string name="");$/;"	p	language:SystemVerilog	function:uvm_tlm_extension.create
name	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function uvm_object create (string name="");$/;"	p	language:SystemVerilog	function:uvm_tlm_extension_base.create
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_target_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_target_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_passthrough_target_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_target_socket_base.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket_base.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_target_socket_base.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket_base.new
name	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket_base.new
name	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function new(string name = "uvm_tlm_time", real res = 0);$/;"	p	language:SystemVerilog	function:uvm_time.new
name_len	./uvm-verilator/src/base/uvm_printer.svh	/^   int name_len;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
name_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string name_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
name_str	./uvm-verilator/src/base/uvm_printer.svh	/^   string name_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
name_width	./uvm-verilator/src/base/uvm_printer.svh	/^  int name_width = -1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
nb_transport	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit nb_transport(input T1 req, output T2 rsp);$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
nb_transport	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function bit nb_transport (REQ req, output RSP rsp );$/;"	f	language:SystemVerilog	class:uvm_tlm_transport_channel
nb_transport_bw	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);$/;"	f	language:SystemVerilog	class:uvm_tlm_if
nb_transport_fw	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time delay);$/;"	f	language:SystemVerilog	class:uvm_tlm_if
nba	./uvm-verilator/src/base/uvm_globals.svh	/^  int nba;$/;"	r	language:SystemVerilog	task:m__uvm_report_dpi.uvm_wait_for_nba_region
nbytes	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^     int nbytes = (rw.n_bits-1)\/8+1;$/;"	r	language:SystemVerilog	function:uvm_reg_tlm_adapter.reg2bus
nbytes	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^    int nbytes;$/;"	r	language:SystemVerilog	function:uvm_reg_tlm_adapter.bus2reg
need_to_check_all	./uvm-verilator/src/base/uvm_phase.svh	/^  bit need_to_check_all = 1 ;$/;"	r	language:SystemVerilog	task:uvm_phase.wait_for_self_and_siblings_to_drop
needed	./uvm-verilator/src/base/uvm_packer.svh	/^function bit uvm_packer::enough_bits(int needed, string id);$/;"	p	language:SystemVerilog	function:uvm_packer.enough_bits
needs_update	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::needs_update();$/;"	f	language:SystemVerilog	class:uvm_reg
needs_update	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::needs_update();$/;"	f	language:SystemVerilog	class:uvm_reg_block
needs_update	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::needs_update();$/;"	f	language:SystemVerilog	class:uvm_reg_field
needs_update	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function bit needs_update();$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
new	./tb/my_transaction.sv	/^  function new(string name = "my_transaction");$/;"	f	language:SystemVerilog	class:my_transaction
new	./tb/uvm_test.sv	/^  function new(string name);$/;"	f	language:SystemVerilog	class:MyUvmSequence
new	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:Complex
new	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:MyUvmTest
new	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:ReadByName
new	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:Simple
new	./uvm-verilator/src/base/uvm_barrier.svh	/^  function new (string name="", int threshold=0);$/;"	f	language:SystemVerilog	class:uvm_barrier
new	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^  function new(string name);$/;"	f	language:SystemVerilog	class:uvm_bottomup_phase
new	./uvm-verilator/src/base/uvm_callback.svh	/^   function new(T obj);$/;"	f	language:SystemVerilog	class:uvm_callback_iter
new	./uvm-verilator/src/base/uvm_callback.svh	/^  function new(string name="uvm_callback");$/;"	f	language:SystemVerilog	class:uvm_callback
new	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function new(string name = "");$/;"	f	language:SystemVerilog	class:uvm_cmdline_processor
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="build");$/;"	f	language:SystemVerilog	class:uvm_build_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="check");$/;"	f	language:SystemVerilog	class:uvm_check_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="connect");$/;"	f	language:SystemVerilog	class:uvm_connect_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="end_of_elaboration");$/;"	f	language:SystemVerilog	class:uvm_end_of_elaboration_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="extract");$/;"	f	language:SystemVerilog	class:uvm_extract_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="final");$/;"	f	language:SystemVerilog	class:uvm_final_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="report");$/;"	f	language:SystemVerilog	class:uvm_report_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="run"); $/;"	f	language:SystemVerilog	class:uvm_run_phase
new	./uvm-verilator/src/base/uvm_common_phases.svh	/^   protected function new(string name="start_of_simulation");$/;"	f	language:SystemVerilog	class:uvm_start_of_simulation_phase
new	./uvm-verilator/src/base/uvm_comparer.svh	/^	function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_comparer
new	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component::new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_component
new	./uvm-verilator/src/base/uvm_config_db.svh	/^  function new (string inst_name, string field_name);$/;"	f	language:SystemVerilog	class:m_uvm_waiter
new	./uvm-verilator/src/base/uvm_copier.svh	/^   function new(string name="uvm_copier") ; $/;"	f	language:SystemVerilog	class:uvm_copier
new	./uvm-verilator/src/base/uvm_domain.svh	/^  function new(string name);$/;"	f	language:SystemVerilog	class:uvm_domain
new	./uvm-verilator/src/base/uvm_event.svh	/^	function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_event
new	./uvm-verilator/src/base/uvm_event.svh	/^	function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_event_base
new	./uvm-verilator/src/base/uvm_event_callback.svh	/^  function new (string name=""); $/;"	f	language:SystemVerilog	class:uvm_event_callback
new	./uvm-verilator/src/base/uvm_factory.svh	/^  function new (string full_inst_path="",$/;"	f	language:SystemVerilog	class:uvm_factory_override
new	./uvm-verilator/src/base/uvm_field_op.svh	/^   function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_field_op
new	./uvm-verilator/src/base/uvm_globals.svh	/^    protected function new();$/;"	f	language:SystemVerilog	class:m__uvm_report_dpi.uvm_enum_wrapper
new	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_component cntxt, uvm_objection objection=null);$/;"	f	language:SystemVerilog	class:uvm_heartbeat
new	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_object target);$/;"	f	language:SystemVerilog	class:uvm_heartbeat_callback
new	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_cause_effect_link");$/;"	f	language:SystemVerilog	class:uvm_cause_effect_link
new	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_link_base");$/;"	f	language:SystemVerilog	class:uvm_link_base
new	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_parent_child_link");$/;"	f	language:SystemVerilog	class:uvm_parent_child_link
new	./uvm-verilator/src/base/uvm_links.svh	/^   function new(string name="unnamed-uvm_related_link");$/;"	f	language:SystemVerilog	class:uvm_related_link
new	./uvm-verilator/src/base/uvm_misc.svh	/^   function new(process p_);$/;"	f	language:SystemVerilog	class:process_container_c
new	./uvm-verilator/src/base/uvm_object.svh	/^function uvm_object::new (string name="");$/;"	f	language:SystemVerilog	class:uvm_object
new	./uvm-verilator/src/base/uvm_objection.svh	/^  function new(string name);$/;"	f	language:SystemVerilog	class:uvm_objection_callback
new	./uvm-verilator/src/base/uvm_objection.svh	/^  function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_objection
new	./uvm-verilator/src/base/uvm_objection.svh	/^  function new(string name="uvm_test_done");$/;"	f	language:SystemVerilog	class:uvm_test_done_objection
new	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_packer::new(string name="");$/;"	f	language:SystemVerilog	class:uvm_packer
new	./uvm-verilator/src/base/uvm_phase.svh	/^  function new(string name = "uvm_phase_state_change");$/;"	f	language:SystemVerilog	class:uvm_phase_state_change
new	./uvm-verilator/src/base/uvm_phase.svh	/^  function new(string name="unnamed-uvm_phase_cb");$/;"	f	language:SystemVerilog	class:uvm_phase_cb
new	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase::new(string name="uvm_phase",$/;"	f	language:SystemVerilog	class:uvm_phase
new	./uvm-verilator/src/base/uvm_policy.svh	/^function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_policy
new	./uvm-verilator/src/base/uvm_pool.svh	/^  function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_object_string_pool
new	./uvm-verilator/src/base/uvm_pool.svh	/^  function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_pool
new	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_port_component_base
new	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent, PORT port);$/;"	f	language:SystemVerilog	class:uvm_port_component
new	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name,$/;"	f	language:SystemVerilog	class:uvm_port_base
new	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_line_printer::new(string name="") ;$/;"	f	language:SystemVerilog	class:uvm_line_printer
new	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer::new(string name="");$/;"	f	language:SystemVerilog	class:uvm_printer
new	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element::new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_printer_element
new	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_printer_element_proxy::new (string name="");$/;"	f	language:SystemVerilog	class:uvm_printer_element_proxy
new	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_table_printer::new(string name="");$/;"	f	language:SystemVerilog	class:uvm_table_printer
new	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_tree_printer::new(string name="");$/;"	f	language:SystemVerilog	class:uvm_tree_printer
new	./uvm-verilator/src/base/uvm_queue.svh	/^  function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_queue
new	./uvm-verilator/src/base/uvm_recorder.svh	/^   function new(string name="unnamed-uvm_text_recorder");$/;"	f	language:SystemVerilog	class:uvm_text_recorder
new	./uvm-verilator/src/base/uvm_recorder.svh	/^  function new(string name = "uvm_recorder");$/;"	f	language:SystemVerilog	class:uvm_recorder
new	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  function new(string name = "uvm_report_catcher");$/;"	f	language:SystemVerilog	class:uvm_report_catcher
new	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function new(string name = "uvm_report_handler");$/;"	f	language:SystemVerilog	class:uvm_report_handler
new	./uvm-verilator/src/base/uvm_report_message.svh	/^  function new(string name = "element_container");$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
new	./uvm-verilator/src/base/uvm_report_message.svh	/^  function new(string name = "uvm_report_message");$/;"	f	language:SystemVerilog	class:uvm_report_message
new	./uvm-verilator/src/base/uvm_report_object.svh	/^  function new(string name = "");$/;"	f	language:SystemVerilog	class:uvm_report_object
new	./uvm-verilator/src/base/uvm_report_server.svh	/^        function new(string name="base");$/;"	f	language:SystemVerilog	class:uvm_report_server
new	./uvm-verilator/src/base/uvm_report_server.svh	/^  function new(string name = "uvm_report_server");$/;"	f	language:SystemVerilog	class:uvm_default_report_server
new	./uvm-verilator/src/base/uvm_resource.svh	/^  function new();$/;"	f	language:SystemVerilog	class:uvm_resource_pool
new	./uvm-verilator/src/base/uvm_resource.svh	/^  function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_resource
new	./uvm-verilator/src/base/uvm_resource.svh	/^  function new(string name="", scope="");$/;"	f	language:SystemVerilog	class:uvm_resource
new	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function new(string name = "");$/;"	f	language:SystemVerilog	class:uvm_resource_base
new	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function new(string name = "", string s = "*");$/;"	f	language:SystemVerilog	class:uvm_resource_base
new	./uvm-verilator/src/base/uvm_resource_db.svh	/^  protected function new();$/;"	f	language:SystemVerilog	class:uvm_resource_db
new	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	f	language:SystemVerilog	class:uvm_bit_rsrc
new	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	f	language:SystemVerilog	class:uvm_byte_rsrc
new	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	f	language:SystemVerilog	class:uvm_int_rsrc
new	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	f	language:SystemVerilog	class:uvm_obj_rsrc
new	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	f	language:SystemVerilog	class:uvm_string_rsrc
new	./uvm-verilator/src/base/uvm_root.svh	/^function uvm_root::new();$/;"	f	language:SystemVerilog	class:uvm_root
new	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^function uvm_run_test_callback::new( string name="uvm_run_test_callback");$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="configure"); $/;"	f	language:SystemVerilog	class:uvm_configure_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="main"); $/;"	f	language:SystemVerilog	class:uvm_main_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_configure"); $/;"	f	language:SystemVerilog	class:uvm_post_configure_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_main"); $/;"	f	language:SystemVerilog	class:uvm_post_main_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_reset"); $/;"	f	language:SystemVerilog	class:uvm_post_reset_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="post_shutdown"); $/;"	f	language:SystemVerilog	class:uvm_post_shutdown_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_configure"); $/;"	f	language:SystemVerilog	class:uvm_pre_configure_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_main"); $/;"	f	language:SystemVerilog	class:uvm_pre_main_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_reset"); $/;"	f	language:SystemVerilog	class:uvm_pre_reset_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="pre_shutdown"); $/;"	f	language:SystemVerilog	class:uvm_pre_shutdown_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="reset"); $/;"	f	language:SystemVerilog	class:uvm_reset_phase
new	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   protected function new(string name="shutdown"); $/;"	f	language:SystemVerilog	class:uvm_shutdown_phase
new	./uvm-verilator/src/base/uvm_task_phase.svh	/^  function new(string name);$/;"	f	language:SystemVerilog	class:uvm_task_phase
new	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   function new(string name="unnamed-uvm_text_tr_database");$/;"	f	language:SystemVerilog	class:uvm_text_tr_database
new	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^   function new(string name="unnamed-uvm_text_tr_stream");$/;"	f	language:SystemVerilog	class:uvm_text_tr_stream
new	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^  function new(string name);$/;"	f	language:SystemVerilog	class:uvm_topdown_phase
new	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function new(string name="unnamed-uvm_tr_database");$/;"	f	language:SystemVerilog	class:uvm_tr_database
new	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function new(string name="unnamed-uvm_tr_stream");$/;"	f	language:SystemVerilog	class:uvm_tr_stream
new	./uvm-verilator/src/base/uvm_transaction.svh	/^function uvm_transaction::new (string name="", $/;"	f	language:SystemVerilog	class:uvm_transaction
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_bottom_up_visitor_adapter
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_by_level_visitor_adapter
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_component_name_check_visitor
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_component_proxy
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_structure_proxy
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_top_down_visitor_adapter
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_visitor
new	./uvm-verilator/src/base/uvm_traversal.svh	/^  function new (string name = "");$/;"	f	language:SystemVerilog	class:uvm_visitor_adapter
new	./uvm-verilator/src/comps/uvm_agent.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_agent
new	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^ function new(string name, uvm_component parent=null, TRANSFORMER transformer=null);$/;"	f	language:SystemVerilog	class:uvm_algorithmic_comparator
new	./uvm-verilator/src/comps/uvm_driver.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_driver
new	./uvm-verilator/src/comps/uvm_env.svh	/^  function new (string name="env", uvm_component parent=null);$/;"	f	language:SystemVerilog	class:uvm_env
new	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new( string name  , uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_in_order_class_comparator
new	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_in_order_built_in_comparator
new	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_in_order_comparator
new	./uvm-verilator/src/comps/uvm_monitor.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_monitor
new	./uvm-verilator/src/comps/uvm_pair.svh	/^  function new (string name="");$/;"	f	language:SystemVerilog	class:uvm_built_in_pair
new	./uvm-verilator/src/comps/uvm_pair.svh	/^  function new (string name="", T1 f=null, T2 s=null);$/;"	f	language:SystemVerilog	class:uvm_class_pair
new	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_push_driver
new	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_random_stimulus
new	./uvm-verilator/src/comps/uvm_scoreboard.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_scoreboard
new	./uvm-verilator/src/comps/uvm_subscriber.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_subscriber
new	./uvm-verilator/src/comps/uvm_test.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_test
new	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   function new(string name="unnamed-uvm_get_to_lock_dap#(T)");$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
new	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   function new(string name="unnamed-uvm_set_before_get_dap#(T)");$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
new	./uvm-verilator/src/dap/uvm_set_get_dap_base.svh	/^   function new(string name="unnamed-uvm_set_get_dap_base#(T)");$/;"	f	language:SystemVerilog	class:uvm_set_get_dap_base
new	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   function new(string name="unnamed-uvm_simple_lock_dap#(T)");$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
new	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   function new(string name="uam_mem_single_access_seq");$/;"	f	language:SystemVerilog	class:uvm_mem_single_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   function new(string name="uvm_mem_access_seq");$/;"	f	language:SystemVerilog	class:uvm_mem_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   function new(string name="uvm_mem_walk_seq");$/;"	f	language:SystemVerilog	class:uvm_mem_single_walk_seq
new	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   function new(string name="uvm_mem_walk_seq");$/;"	f	language:SystemVerilog	class:uvm_mem_walk_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_access_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_mem_access_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_mem_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   function new(string name="uvm_reg_single_access_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_single_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   function new(string name="uvm_reg_bit_bash_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_bit_bash_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   function new(string name="uvm_reg_single_bit_bash_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_single_bit_bash_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   function new(string name="uvm_reg_hw_reset_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_hw_reset_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^   function new(string name="uvm_reg_mem_built_in_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_mem_built_in_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    function new(string name="uvm_reg_mem_hdl_paths_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_mem_shared_access_seq");$/;"	f	language:SystemVerilog	class:uvm_mem_shared_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_reg_mem_shared_access_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_mem_shared_access_seq
new	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   function new(string name="uvm_reg_shared_access_seq");$/;"	f	language:SystemVerilog	class:uvm_reg_shared_access_seq
new	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_mem::new (string           name,$/;"	f	language:SystemVerilog	class:uvm_mem
new	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_mam::new(string      name,$/;"	f	language:SystemVerilog	class:uvm_mem_mam
new	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region::new(bit [63:0] start_offset,$/;"	f	language:SystemVerilog	class:uvm_mem_region
new	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg::new(string name="", int unsigned n_bits, int has_coverage);$/;"	f	language:SystemVerilog	class:uvm_reg
new	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  function new(string name = "uvm_reg_tlm_adapter");$/;"	f	language:SystemVerilog	class:uvm_reg_tlm_adapter
new	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_reg_adapter
new	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   function new(string name = "");$/;"	f	language:SystemVerilog	class:uvm_reg_backdoor
new	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_block::new(string name="", int has_coverage=UVM_NO_COVERAGE);$/;"	f	language:SystemVerilog	class:uvm_reg_block
new	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_cbs");$/;"	f	language:SystemVerilog	class:uvm_reg_cbs
new	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_read_only_cbs");$/;"	f	language:SystemVerilog	class:uvm_reg_read_only_cbs
new	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   function new(string name = "uvm_reg_write_only_cbs");$/;"	f	language:SystemVerilog	class:uvm_reg_write_only_cbs
new	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function uvm_reg_field::new(string name = "uvm_reg_field");$/;"	f	language:SystemVerilog	class:uvm_reg_field
new	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function new(string name = "reg_fifo",$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
new	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function uvm_reg_file::new(string name="");$/;"	f	language:SystemVerilog	class:uvm_reg_file
new	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   function new(string name = "uvm_reg_indirect",$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
new	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   function new(uvm_reg addr_reg,$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_ftdr_seq
new	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_reg_item
new	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    function new(string name = "policy");$/;"	f	language:SystemVerilog	class:uvm_reg_transaction_order_policy
new	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function new(string name = "uvm_reg_seq_base");$/;"	f	language:SystemVerilog	class:uvm_reg_seq_base
new	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map::new(string name = "uvm_reg_map");$/;"	f	language:SystemVerilog	class:uvm_reg_map
new	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_reg_predictor
new	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_reg_frontdoor
new	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  function new (string name="uvm_reg_sequence_inst");$/;"	f	language:SystemVerilog	class:uvm_reg_sequence
new	./uvm-verilator/src/reg/uvm_vreg.svh	/^   function new(string name = "uvm_reg_cbs");$/;"	f	language:SystemVerilog	class:uvm_vreg_cbs
new	./uvm-verilator/src/reg/uvm_vreg.svh	/^function uvm_vreg::new(string       name,$/;"	f	language:SystemVerilog	class:uvm_vreg
new	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   function new(string name = "uvm_vreg_field_cbs");$/;"	f	language:SystemVerilog	class:uvm_vreg_field_cbs
new	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function uvm_vreg_field::new(string name="uvm_vreg_field");$/;"	f	language:SystemVerilog	class:uvm_vreg_field
new	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  function new (string name, uvm_component parent=null);$/;"	f	language:SystemVerilog	class:uvm_push_sequencer
new	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function new (string name = "uvm_sequence");$/;"	f	language:SystemVerilog	class:uvm_sequence
new	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function new (string name = "uvm_sequence");$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
new	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function new (string name = "uvm_sequence_item");$/;"	f	language:SystemVerilog	class:uvm_sequence_item
new	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  function new(string name="",$/;"	f	language:SystemVerilog	class:uvm_sequence_library_cfg
new	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function uvm_sequence_library::new(string name="");$/;"	f	language:SystemVerilog	class:uvm_sequence_library
new	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function uvm_sequencer::new (string name, uvm_component parent=null);$/;"	f	language:SystemVerilog	class:uvm_sequencer
new	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  function new (string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:uvm_sequencer_analysis_fifo
new	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^   function new(string name="unnamed-m_uvm_sqr_seq_base");$/;"	f	language:SystemVerilog	class:m_uvm_sqr_seq_base
new	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequencer_base::new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
new	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function uvm_sequencer_param_base::new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
new	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function new (string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:uvm_analysis_export
new	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_analysis_port
new	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  function new(string name, uvm_component parent = null);$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
new	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name ,  uvm_component parent = null);$/;"	f	language:SystemVerilog	class:uvm_tlm_analysis_fifo
new	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name, uvm_component parent = null, int size = 1);$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
new	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null);$/;"	f	language:SystemVerilog	class:uvm_tlm_transport_channel
new	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null, $/;"	f	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
new	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_tlm_extension
new	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function new(string name = "");$/;"	f	language:SystemVerilog	class:uvm_tlm_extension_base
new	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function new(string name="");$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_target_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_target_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_initiator_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_passthrough_initiator_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_passthrough_target_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent, IMP imp = null);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_b_target_socket_base
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_initiator_socket_base
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_target_socket_base
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_passthrough_initiator_socket_base
new	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	f	language:SystemVerilog	class:uvm_tlm_nb_passthrough_target_socket_base
new	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function new(string name = "uvm_tlm_time", real res = 0);$/;"	f	language:SystemVerilog	class:uvm_time
new_node	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase new_node, begin_node, end_node, tmp_node;$/;"	r	language:SystemVerilog	function:uvm_phase.add
new_report_message	./uvm-verilator/src/base/uvm_report_message.svh	/^  static function uvm_report_message new_report_message(string name = "uvm_report_message");$/;"	f	language:SystemVerilog	class:uvm_report_message
new_req	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_request new_req;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_lock_req
new_sev	./uvm-verilator/src/base/uvm_report_handler.svh	/^            uvm_severity new_sev = sev_o_ary.get(l_severity);$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
new_severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                         uvm_severity new_severity);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_override
new_severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                      uvm_severity new_severity);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_override
new_severity	./uvm-verilator/src/base/uvm_report_object.svh	/^                                                uvm_severity new_severity);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_override
new_severity	./uvm-verilator/src/base/uvm_report_object.svh	/^                                             uvm_severity new_severity);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_override
new_val	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::set_max_zero_time_wait_relevant_count(int new_val) ;$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.set_max_zero_time_wait_relevant_count
next	./uvm-verilator/src/base/uvm_callback.svh	/^   function CB next();$/;"	f	language:SystemVerilog	class:uvm_callback_iter
next	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int next (ref KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
next_lsb	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^         int next_lsb;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
next_lsb	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int prev_lsb,this_lsb,next_lsb; $/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
next_nba	./uvm-verilator/src/base/uvm_globals.svh	/^  int next_nba;$/;"	r	language:SystemVerilog	task:m__uvm_report_dpi.uvm_wait_for_nba_region
next_sz	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int prev_sz,this_sz,next_sz; $/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
nm	./uvm-verilator/src/base/uvm_callback.svh	/^      string nm;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete
nm	./uvm-verilator/src/base/uvm_callback.svh	/^    string nm,tnm; $/;"	r	language:SystemVerilog	function:uvm_callbacks.add
nm	./uvm-verilator/src/base/uvm_factory.svh	/^  function bit m_has_wildcard(string nm);$/;"	p	language:SystemVerilog	function:uvm_factory_override.m_has_wildcard
nm	./uvm-verilator/src/base/uvm_objection.svh	/^      string sname = source_obj.get_full_name(), nm = obj.get_full_name();$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
nm	./uvm-verilator/src/base/uvm_objection.svh	/^    string nm = is_raise ? "raise_objection" : "drop_objection";$/;"	r	language:SystemVerilog	function:uvm_test_done_objection.qualify
nm	./uvm-verilator/src/base/uvm_phase.svh	/^     string nm = end_with_phase.get_name();$/;"	r	language:SystemVerilog	function:uvm_phase.add
nm	./uvm-verilator/src/base/uvm_phase.svh	/^    string nm = after_phase.get_name();$/;"	r	language:SystemVerilog	function:uvm_phase.add
nm	./uvm-verilator/src/base/uvm_phase.svh	/^    string nm = before_phase.get_name();$/;"	r	language:SystemVerilog	function:uvm_phase.add
nm	./uvm-verilator/src/base/uvm_phase.svh	/^    string nm = start_with_phase.get_name();$/;"	r	language:SystemVerilog	function:uvm_phase.add
nm	./uvm-verilator/src/base/uvm_phase.svh	/^    string nm = with_phase.get_name();$/;"	r	language:SystemVerilog	function:uvm_phase.add
nm	./uvm-verilator/src/base/uvm_port_base.svh	/^    string nm;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_provided_to
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     string nm,$/;"	p	language:SystemVerilog	function:uvm_recorder.begin_tr
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     string nm,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.begin_tr
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 string nm,$/;"	p	language:SystemVerilog	function:uvm_recorder.m_set_attribute
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 string nm,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.m_set_attribute
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^                               string nm,$/;"	p	language:SystemVerilog	function:uvm_recorder.set_attribute
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^                               string nm,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.set_attribute
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void write_attribute(string nm,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute
nm	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void write_attribute_int(string  nm,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute_int
node	./uvm-verilator/src/base/uvm_phase.svh	/^      uvm_phase node;$/;"	r	language:SystemVerilog	function:uvm_phase.sync
node	./uvm-verilator/src/base/uvm_phase.svh	/^      uvm_phase node;$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
node	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void visit(NODE node);$/;"	p	language:SystemVerilog	function:uvm_component_name_check_visitor.visit
nonblocking_get_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) nonblocking_get_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
nonblocking_get_peek_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) nonblocking_get_peek_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
nonblocking_get_peek_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_get_peek_request_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_get_peek_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_get_peek_response_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_get_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_get_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_get_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_get_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_master_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_master_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_peek_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) nonblocking_peek_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
nonblocking_peek_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_peek_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_peek_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_peek_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_put_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_put_imp      #(T, this_type) nonblocking_put_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
nonblocking_put_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_put_request_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_put_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_put_response_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nonblocking_slave_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             nonblocking_slave_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
nopack	./uvm-verilator/src/base/uvm_packer.svh	/^  bit   nopack;             \/\/only count packable bits$/;"	r	language:SystemVerilog	class:uvm_packer
num	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int num ();$/;"	f	language:SystemVerilog	class:uvm_pool
num	./uvm-verilator/src/base/uvm_port_base.svh	/^    int num,curr_num;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_provided_to
num	./uvm-verilator/src/base/uvm_port_base.svh	/^    int sz, num, curr_num;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
num_last_items	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  protected int num_last_items = m_num_last_reqs;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
num_stream_bytes	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int unsigned num_stream_bytes;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
num_waiters	./uvm-verilator/src/base/uvm_barrier.svh	/^  local  int       num_waiters;$/;"	r	language:SystemVerilog	class:uvm_barrier
num_waiters	./uvm-verilator/src/base/uvm_event.svh	/^	protected int        num_waiters;$/;"	r	language:SystemVerilog	class:uvm_event_base
numbits	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     int numbits=$bits(uvm_bitstream_t));$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute_int
numbits	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 int numbits=$bits(uvm_bitstream_t));$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute
numbits	./uvm-verilator/src/base/uvm_recorder.svh	/^                               int numbits=1024);$/;"	p	language:SystemVerilog	function:uvm_recorder.set_attribute
numbits	./uvm-verilator/src/base/uvm_recorder.svh	/^                               int numbits=1024);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.set_attribute
nv	./uvm-verilator/src/reg/uvm_reg_map.svh	/^				byte nv;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
o	./uvm-verilator/src/base/uvm_callback.svh	/^        uvm_report_object o; $/;"	r	language:SystemVerilog	function:uvm_callbacks.add
o	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_object o;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
o	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_object o;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
obj	./tb/uvm_test.sv	/^      Cls obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_agent) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_component) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_driver) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_env) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_monitor) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_scoreboard) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_sequencer) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Complex #(uvm_test) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_agent) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_component) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_driver) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_env) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_monitor) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_scoreboard) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_sequencer) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^      Simple #(uvm_test) obj;$/;"	r	language:SystemVerilog	module:top
obj	./tb/uvm_test.sv	/^  Cls obj;$/;"	r	language:SystemVerilog	class:ReadByName
obj	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
obj	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_delete_tw_cbs
obj	./uvm-verilator/src/base/uvm_callback.svh	/^   function new(T obj);$/;"	p	language:SystemVerilog	function:uvm_callback_iter.new
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  function bit check_registration(uvm_object obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.check_registration
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_first (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_first
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_last (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_last
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_next (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_next
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function CB get_prev (ref int itr, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_prev
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void add(T obj, uvm_callback cb, uvm_apprepend ordering=UVM_APPEND);$/;"	p	language:SystemVerilog	function:uvm_callbacks.add
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void delete(T obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks.delete
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void display(T obj=null);$/;"	p	language:SystemVerilog	function:uvm_callbacks.display
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void display(T obj=null);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.display
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void get_all ( ref CB all_callbacks[$], input T obj=null );$/;"	p	language:SystemVerilog	function:uvm_callbacks.get_all
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void m_get_q (ref uvm_queue #(uvm_callback) q, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_get_q
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_am_i_a(uvm_object obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_am_i_a
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_am_i_a(uvm_object obj);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_am_i_a
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_is_registered
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function bit m_is_registered(uvm_object obj, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_is_registered
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function uvm_queue#(uvm_callback) m_get_tw_cb_q(uvm_object obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_get_tw_cb_q
obj	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function uvm_queue#(uvm_callback) m_get_tw_cb_q(uvm_object obj);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_get_tw_cb_q
obj	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::is_type_registered (uvm_object_wrapper obj);$/;"	p	language:SystemVerilog	function:uvm_default_factory.is_type_registered
obj	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::register (uvm_object_wrapper obj);$/;"	p	language:SystemVerilog	function:uvm_default_factory.register
obj	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                 uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.dropped
obj	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.raised
obj	./uvm-verilator/src/base/uvm_heartbeat.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	task:uvm_heartbeat.m_hb_process
obj	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_utils.create_type_by_name
obj	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_utils.get_config
obj	./uvm-verilator/src/base/uvm_object.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_object.set_local
obj	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	class:uvm_objection_context_object
obj	./uvm-verilator/src/base/uvm_objection.svh	/^   task wait_for_total_count(uvm_object obj=null, int count=0);$/;"	p	language:SystemVerilog	task:uvm_objection.wait_for_total_count
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function int get_objection_count (uvm_object obj=null);$/;"	p	language:SystemVerilog	function:uvm_objection.get_objection_count
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function int get_objection_total (uvm_object obj=null);$/;"	p	language:SystemVerilog	function:uvm_objection.get_objection_total
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function time get_drain_time (uvm_object obj=null);$/;"	p	language:SystemVerilog	function:uvm_objection.get_drain_time
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function uvm_object m_get_parent(uvm_object obj);$/;"	p	language:SystemVerilog	function:uvm_objection.m_get_parent
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void display_objections(uvm_object obj=null, bit show_header=1);$/;"	p	language:SystemVerilog	function:uvm_objection.display_objections
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_drop (uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_objection.m_drop
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_propagate (uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_objection.m_propagate
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_raise (uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_objection.m_raise
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, s/;"	p	language:SystemVerilog	function:uvm_objection.m_report
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void set_drain_time (uvm_object obj=null, time drain);$/;"	p	language:SystemVerilog	function:uvm_objection.set_drain_time
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  protected function string m_display_objections(uvm_object obj=null, bit show_header=1);$/;"	p	language:SystemVerilog	function:uvm_objection.m_display_objections
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  task m_forked_drain (uvm_object obj,$/;"	p	language:SystemVerilog	task:uvm_objection.m_forked_drain
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  task wait_for(uvm_objection_event objt_event, uvm_object obj=null);$/;"	p	language:SystemVerilog	task:uvm_objection.wait_for
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void clear(uvm_object obj=null);$/;"	p	language:SystemVerilog	function:uvm_objection.clear
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void drop_objection (uvm_object obj=null,$/;"	p	language:SystemVerilog	function:uvm_objection.drop_objection
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void dropped (uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_objection.dropped
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_objection_callback.dropped
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void qualify(uvm_object obj=null,$/;"	p	language:SystemVerilog	function:uvm_test_done_objection.qualify
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raise_objection (uvm_object obj=null,$/;"	p	language:SystemVerilog	function:uvm_objection.raise_objection
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raised (uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_objection.raised
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raised (uvm_objection objection, uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_objection_callback.raised
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual task all_dropped (uvm_object obj,$/;"	p	language:SystemVerilog	task:uvm_objection.all_dropped
obj	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object obj, $/;"	p	language:SystemVerilog	task:uvm_objection_callback.all_dropped
obj	./uvm-verilator/src/base/uvm_phase.svh	/^function int uvm_phase::get_objection_count (uvm_object obj=null);$/;"	p	language:SystemVerilog	function:uvm_phase.get_objection_count
obj	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::drop_objection (uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_phase.drop_objection
obj	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::m_report_null_objection(uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_phase.m_report_null_objection
obj	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::raise_objection (uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_phase.raise_objection
obj	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function void push_active_object( uvm_object obj );$/;"	p	language:SystemVerilog	function:uvm_policy.push_active_object
obj	./uvm-verilator/src/base/uvm_registry.svh	/^    T obj;$/;"	r	language:SystemVerilog	function:uvm_component_registry.create_component
obj	./uvm-verilator/src/base/uvm_registry.svh	/^    T obj;$/;"	r	language:SystemVerilog	function:uvm_object_registry.create_object
obj	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_registry_common.create
obj	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				     uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_object
obj	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_object(string name, uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_object
obj	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_object(string name, uvm_object obj,$/;"	p	language:SystemVerilog	function:uvm_report_message.add_object
obj	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_object obj = b;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
obj	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_object obj = m;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
obj	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_object obj = r;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
obj	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_object obj;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_check
obj	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_object obj;$/;"	r	language:SystemVerilog	task:uvm_sequence_library.execute
obj_wrpr	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_object_wrapper obj_wrpr,$/;"	p	language:SystemVerilog	function:uvm_registry_component_creator.create_by_type
obj_wrpr	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_object_wrapper obj_wrpr,$/;"	p	language:SystemVerilog	function:uvm_registry_object_creator.create_by_type
object_compared	./uvm-verilator/src/base/uvm_comparer.svh	/^function uvm_policy::recursion_state_e uvm_comparer::object_compared($/;"	f	language:SystemVerilog	class:uvm_comparer
object_copied	./uvm-verilator/src/base/uvm_copier.svh	/^   virtual function recursion_state_e object_copied($/;"	f	language:SystemVerilog	class:uvm_copier
object_printed	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_policy::recursion_state_e uvm_printer::object_printed (uvm_object value,$/;"	f	language:SystemVerilog	class:uvm_printer
objection	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object source_obj, $/;"	p	language:SystemVerilog	function:uvm_component.dropped
objection	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void raised (uvm_objection objection, uvm_object source_obj, $/;"	p	language:SystemVerilog	function:uvm_component.raised
objection	./uvm-verilator/src/base/uvm_component.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object source_obj, $/;"	p	language:SystemVerilog	task:uvm_component.all_dropped
objection	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_component cntxt, uvm_objection objection=null);$/;"	p	language:SystemVerilog	function:uvm_heartbeat.new
objection	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  virtual function void dropped (uvm_objection objection,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.dropped
objection	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  virtual function void raised (uvm_objection objection,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.raised
objection	./uvm-verilator/src/base/uvm_objection.svh	/^              automatic uvm_objection objection = c.objection;$/;"	r	language:SystemVerilog	block:uvm_objection.m_execute_scheduled_forks.guard
objection	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_objection objection;$/;"	r	language:SystemVerilog	class:uvm_objection_context_object
objection	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_objection_callback.dropped
objection	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raised (uvm_objection objection, uvm_object obj, $/;"	p	language:SystemVerilog	function:uvm_objection_callback.raised
objection	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object obj, $/;"	p	language:SystemVerilog	task:uvm_objection_callback.all_dropped
objection	./uvm-verilator/src/base/uvm_phase.svh	/^      uvm_objection objection = get_objection();$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
objection	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_objection objection;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
objects_triggered	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function int objects_triggered;$/;"	f	language:SystemVerilog	class:uvm_heartbeat_callback
objt_event	./uvm-verilator/src/base/uvm_objection.svh	/^  task wait_for(uvm_objection_event objt_event, uvm_object obj=null);$/;"	p	language:SystemVerilog	task:uvm_objection.wait_for
oct_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  string oct_radix = "'o";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
oe	./uvm-verilator/src/base/uvm_event.svh	/^	   uvm_event#(uvm_object) oe;$/;"	r	language:SystemVerilog	function:uvm_event.do_print
offset	./uvm-verilator/src/base/uvm_component.svh	/^    time   offset;$/;"	w	language:SystemVerilog	typedef:uvm_component.m_verbosity_setting
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                                          int offset,$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                                   uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_mem.set_offset
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_mem.write
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem.read
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_mem.peek
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_mem.poke
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^     int unsigned offset;$/;"	r	language:SystemVerilog	function:uvm_mem.convert2string
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^   protected virtual function void  sample(uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_mem.sample
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function int uvm_mem::get_addresses(uvm_reg_addr_t offset = 0,$/;"	p	language:SystemVerilog	function:uvm_mem.get_addresses
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_addr_t uvm_mem::get_address(uvm_reg_addr_t offset = 0,$/;"	p	language:SystemVerilog	function:uvm_mem.get_address
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_addr_t uvm_mem::get_offset(uvm_reg_addr_t offset = 0,$/;"	p	language:SystemVerilog	function:uvm_mem.get_offset
offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_vreg uvm_mem::get_vreg_by_offset(uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_mem.get_vreg_by_offset
offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
offset	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          int offset,$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
offset	./uvm-verilator/src/reg/uvm_reg.svh	/^                                   uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg.set_offset
offset	./uvm-verilator/src/reg/uvm_reg.svh	/^     int unsigned offset;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
offset	./uvm-verilator/src/reg/uvm_reg.svh	/^   int offset;$/;"	r	language:SystemVerilog	function:uvm_reg.add_field
offset	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
offset	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  uvm_reg_addr_t     offset,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
offset	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   protected virtual function void  sample(uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg_block.sample
offset	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  rand uvm_reg_addr_t offset;$/;"	r	language:SystemVerilog	class:uvm_reg_item
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                            uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                            uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                       uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_submap
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_mem
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_reg
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_addr_t         offset;$/;"	r	language:SystemVerilog	class:uvm_reg_map_info
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_mem uvm_reg_map::get_mem_by_offset(uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_mem_by_offset
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg uvm_reg_map::get_reg_by_offset(uvm_reg_addr_t offset,$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_reg_by_offset
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_parent_map(uvm_reg_map parent_map, uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_parent_map
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_base_addr(uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_base_addr
offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_submap_offset(uvm_reg_map submap, uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_submap_offset
offset	./uvm-verilator/src/reg/uvm_reg_model.svh	/^                          int unsigned offset = -1,$/;"	p	language:SystemVerilog	function:uvm_hdl_path_concat.add_path
offset	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   int offset;$/;"	w	language:SystemVerilog	typedef:uvm_hdl_path_slice
offset	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
offset	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
offset	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
offset	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_addr_t    offset,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
offset	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                      uvm_reg_addr_t     offset = 0,$/;"	p	language:SystemVerilog	function:uvm_vreg.configure
offset	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                     uvm_reg_addr_t   offset = 0,$/;"	p	language:SystemVerilog	function:uvm_vreg.implement
offset	./uvm-verilator/src/reg/uvm_vreg.svh	/^   int offset;$/;"	r	language:SystemVerilog	function:uvm_vreg.add_field
offset	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local uvm_reg_addr_t   offset;  \/\/ Start of vreg[0]$/;"	r	language:SystemVerilog	class:uvm_vreg
ok	./uvm-verilator/src/reg/uvm_mem.svh	/^  bit ok=1;$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
ok	./uvm-verilator/src/reg/uvm_mem.svh	/^  bit ok=1;$/;"	r	language:SystemVerilog	task:uvm_mem.backdoor_write
ok	./uvm-verilator/src/reg/uvm_reg.svh	/^  bit ok=1;$/;"	r	language:SystemVerilog	function:uvm_reg.backdoor_read_func
ok	./uvm-verilator/src/reg/uvm_reg.svh	/^  bit ok=1;$/;"	r	language:SystemVerilog	task:uvm_reg.backdoor_write
ok_to_get	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function uvm_tlm_event ok_to_get();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
ok_to_peek	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function uvm_tlm_event ok_to_peek();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
ok_to_put	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function uvm_tlm_event ok_to_put();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
old_automatic_phase_objection	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    bit                  old_automatic_phase_objection;$/;"	r	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start
old_result	./uvm-verilator/src/base/uvm_comparer.svh	/^    int old_result ;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_object
on	./uvm-verilator/src/base/uvm_callback.svh	/^  function bit callback_mode(int on=-1);$/;"	p	language:SystemVerilog	function:uvm_callback.callback_mode
on	./uvm-verilator/src/base/uvm_event.svh	/^	protected bit        on;$/;"	r	language:SystemVerilog	class:uvm_event_base
on	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::XatomicX(bit on);$/;"	p	language:SystemVerilog	task:uvm_reg.XatomicX
on	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   function void set_auto_predict(bit on=1); m_auto_predict = on; endfunction$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_auto_predict
on	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   function void set_check_on_read(bit on=1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_check_on_read
on	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::XatomicX(bit on);$/;"	p	language:SystemVerilog	task:uvm_vreg.XatomicX
op	./uvm-verilator/src/base/uvm_object.svh	/^      uvm_field_op op;$/;"	r	language:SystemVerilog	function:uvm_object.set_local
op	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_execute_op ( uvm_field_op op);$/;"	p	language:SystemVerilog	function:uvm_object.do_execute_op
op	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::wait_for_state(uvm_phase_state state, uvm_wait_op op=UVM_EQ);$/;"	p	language:SystemVerilog	task:uvm_phase.wait_for_state
op	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	string op;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
op	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	string op;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
op	./uvm-verilator/src/reg/uvm_reg_map.svh	/^        uvm_access_e op;$/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
op_type	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function void set( uvm_field_flag_t op_type, uvm_policy policy = null, uvm_object rhs/;"	p	language:SystemVerilog	function:uvm_field_op.set
open_db	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function bit open_db();$/;"	f	language:SystemVerilog	class:uvm_tr_database
open_file	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function bit open_file();$/;"	f	language:SystemVerilog	class:uvm_recorder
open_file	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function bit open_file();$/;"	f	language:SystemVerilog	class:uvm_text_recorder
open_recorder	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function uvm_recorder open_recorder(string name,$/;"	f	language:SystemVerilog	class:uvm_tr_stream
open_stream	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function uvm_tr_stream open_stream(string name,$/;"	f	language:SystemVerilog	class:uvm_tr_database
open_time	./uvm-verilator/src/base/uvm_recorder.svh	/^                                             time open_time,$/;"	p	language:SystemVerilog	function:uvm_recorder.do_open
open_time	./uvm-verilator/src/base/uvm_recorder.svh	/^                                             time open_time,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_open
open_time	./uvm-verilator/src/base/uvm_recorder.svh	/^  function void m_do_open(uvm_tr_stream stream, time open_time, string type_name);$/;"	p	language:SystemVerilog	function:uvm_recorder.m_do_open
open_time	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^                                                           time   open_time,$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.do_open_recorder
open_time	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                                                            time   open_time,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.do_open_recorder
open_time	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                                      time   open_time = 0,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.open_recorder
ordering	./uvm-verilator/src/base/uvm_callback.svh	/^                                   uvm_apprepend ordering=UVM_APPEND);$/;"	p	language:SystemVerilog	function:uvm_callbacks.add_by_name
ordering	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void add(T obj, uvm_callback cb, uvm_apprepend ordering=UVM_APPEND);$/;"	p	language:SystemVerilog	function:uvm_callbacks.add
ordering	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	p	language:SystemVerilog	function:uvm_callbacks_base.m_add_tw_cbs
ordering	./uvm-verilator/src/base/uvm_callback.svh	/^  virtual function void m_add_tw_cbs(uvm_callback cb, uvm_apprepend ordering);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
orig	./uvm-verilator/src/base/uvm_factory.svh	/^    m_uvm_factory_type_pair_t orig;$/;"	w	language:SystemVerilog	typedef:uvm_default_factory.m_inst_typename_alias_t
orig	./uvm-verilator/src/base/uvm_factory.svh	/^  m_uvm_factory_type_pair_t orig;$/;"	r	language:SystemVerilog	class:uvm_factory_override
orig	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase orig;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_predecessor
orig	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase orig;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_predecessor_by_name
orig	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase orig;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_successor
orig	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase orig;$/;"	r	language:SystemVerilog	function:uvm_phase.m_find_successor_by_name
orig_map	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map orig_map = map;$/;"	r	language:SystemVerilog	function:uvm_mem.get_addresses
orig_map	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map orig_map = map;$/;"	r	language:SystemVerilog	function:uvm_mem.get_offset
orig_map	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map orig_map = map;$/;"	r	language:SystemVerilog	function:uvm_mem.set_offset
orig_map	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map orig_map = map;$/;"	r	language:SystemVerilog	function:uvm_reg.get_addresses
orig_map	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map orig_map = map;$/;"	r	language:SystemVerilog	function:uvm_reg.get_offset
orig_map	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_map orig_map = map;$/;"	r	language:SystemVerilog	function:uvm_reg.set_offset
orig_phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor(uvm_phase phase, bit stay_in_scope=1, uvm_phase/;"	p	language:SystemVerilog	function:uvm_phase.m_find_predecessor
orig_phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor_by_name(string name, bit stay_in_scope=1, uvm_p/;"	p	language:SystemVerilog	function:uvm_phase.m_find_predecessor_by_name
orig_phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor(uvm_phase phase, bit stay_in_scope=1, uvm_phase o/;"	p	language:SystemVerilog	function:uvm_phase.m_find_successor
orig_phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor_by_name(string name, bit stay_in_scope=1, uvm_pha/;"	p	language:SystemVerilog	function:uvm_phase.m_find_successor_by_name
orig_sev	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_severity orig_sev, sev;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
orig_severity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    uvm_severity orig_severity;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
orig_type	./uvm-verilator/src/base/uvm_factory.svh	/^                uvm_object_wrapper orig_type=null,$/;"	p	language:SystemVerilog	function:uvm_factory_override.new
orig_type_alias_per_inst	./uvm-verilator/src/base/uvm_factory.svh	/^    m_inst_typename_alias_t  orig_type_alias_per_inst;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_inst_alias
orig_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                string orig_type_name="",$/;"	p	language:SystemVerilog	function:uvm_factory_override.new
original_type	./uvm-verilator/src/base/uvm_component.svh	/^                                                        uvm_object_wrapper original_type,$/;"	p	language:SystemVerilog	function:uvm_component.set_inst_override_by_type
original_type	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_type_override_by_type (uvm_object_wrapper original_type,$/;"	p	language:SystemVerilog	function:uvm_component.set_type_override_by_type
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^                          uvm_object_wrapper original_type); $/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_alias
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^                          uvm_object_wrapper original_type, string full_inst_path);$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_alias
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper original_type;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_name
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper original_type;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::check_inst_override_exists (uvm_object_wrapper original_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.check_inst_override_exists
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_inst_override_by_type (uvm_object_wrapper original_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_type
original_type	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_type_override_by_type (uvm_object_wrapper original_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_type
original_type_name	./uvm-verilator/src/base/uvm_component.svh	/^                                                 string original_type_name,$/;"	p	language:SystemVerilog	function:uvm_component.set_inst_override
original_type_name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_type_override (string original_type_name,$/;"	p	language:SystemVerilog	function:uvm_component.set_type_override
original_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                      string original_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.check_inst_override_exists
original_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^    string original_type_name; $/;"	r	language:SystemVerilog	function:uvm_default_factory.set_inst_alias
original_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_inst_override_by_name (string original_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_name
original_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_type_override_by_name (string original_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
other_mask	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_reg_data_t  other_mask;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
out_string	./uvm-verilator/src/base/uvm_root.svh	/^	string out_string;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_dump_args
output_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string output_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.report_summarize
overridable	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_max_quit_count(int count, bit overridable = 1);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_max_quit_count
overridable	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::set_timeout(time timeout, bit overridable=1);$/;"	p	language:SystemVerilog	function:uvm_root.set_timeout
override	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_factory_override override;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
override	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_factory_override override;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_type
override	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_object_wrapper override = lindex.ovrd.m_type;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_name
override	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_object_wrapper override = lindex.ovrd.m_type;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
override	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_override override;$/;"	r	language:SystemVerilog	function:uvm_default_factory.check_inst_override_exists
override	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_override override;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_name
override	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_override override;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_type
override	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper override;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
override	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::m_matches_inst_override(uvm_factory_override override,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_inst_override
override	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::m_matches_type_override(uvm_factory_override override,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
override	./uvm-verilator/src/base/uvm_resource.svh	/^                     uvm_resource_types::override_t override = 0);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set
override	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_override(uvm_resource_types::override_t override = 2'b11);$/;"	p	language:SystemVerilog	function:uvm_resource.set_override
override_e	./uvm-verilator/src/base/uvm_resource_base.svh	/^                            NAME_OVERRIDE = 2'b10 } override_e;$/;"	T	language:SystemVerilog	class:uvm_resource_types
override_spec	./uvm-verilator/src/base/uvm_root.svh	/^	string override_spec;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
override_t	./uvm-verilator/src/base/uvm_resource_base.svh	/^  typedef bit[1:0] override_t;$/;"	T	language:SystemVerilog	class:uvm_resource_types
override_type	./uvm-verilator/src/base/uvm_component.svh	/^                                                        uvm_object_wrapper override_type);$/;"	p	language:SystemVerilog	function:uvm_component.set_inst_override_by_type
override_type	./uvm-verilator/src/base/uvm_component.svh	/^                                                        uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_component.set_type_override_by_type
override_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_type
override_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_type
override_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                      uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.check_inst_override_exists
override_type	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper override_type;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_name
override_type	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper override_type;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.set_inst_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.set_inst_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_component_registry.set_inst_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_object_registry.set_inst_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_registry_common.set_inst_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.set_type_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.set_type_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_component_registry.set_type_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_object_registry.set_type_override
override_type	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	p	language:SystemVerilog	function:uvm_registry_common.set_type_override
override_type_name	./uvm-verilator/src/base/uvm_component.svh	/^                                                 string override_type_name);$/;"	p	language:SystemVerilog	function:uvm_component.set_inst_override
override_type_name	./uvm-verilator/src/base/uvm_component.svh	/^                                                string override_type_name,$/;"	p	language:SystemVerilog	function:uvm_component.set_type_override
override_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      string override_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_inst_override_by_name
override_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      string override_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
override_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                      string override_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.check_inst_override_exists
overrides	./uvm-verilator/src/base/uvm_factory.svh	/^          uvm_factory_override overrides[$];$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_alias
overrides	./uvm-verilator/src/base/uvm_factory.svh	/^    uvm_factory_override overrides[$];$/;"	r	language:SystemVerilog	function:uvm_default_factory.register
ovr	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_inst_override(string ovr);$/;"	p	language:SystemVerilog	function:uvm_root.m_process_inst_override
ovr	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::m_process_type_override(string ovr);$/;"	p	language:SystemVerilog	function:uvm_root.m_process_type_override
ovrd	./uvm-verilator/src/base/uvm_factory.svh	/^  m_uvm_factory_type_pair_t ovrd;$/;"	r	language:SystemVerilog	class:uvm_factory_override
ovrd_type	./uvm-verilator/src/base/uvm_factory.svh	/^                uvm_object_wrapper ovrd_type,$/;"	p	language:SystemVerilog	function:uvm_factory_override.new
ovrd_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                string ovrd_type_name="",$/;"	p	language:SystemVerilog	function:uvm_factory_override.new
owr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^    uvm_resource#(uvm_object_wrapper) owr;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
p	./uvm-verilator/src/base/uvm_component.svh	/^        process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_component.m_apply_verbosity_settings
p	./uvm-verilator/src/base/uvm_config_db.svh	/^    process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_config_db.set
p	./uvm-verilator/src/base/uvm_config_db.svh	/^    process p = process::self();$/;"	r	language:SystemVerilog	task:uvm_config_db.wait_modified
p	./uvm-verilator/src/base/uvm_coreservice.svh	/^			process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_default_coreservice_t.get_default_tr_database
p	./uvm-verilator/src/base/uvm_globals.svh	/^  process p;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_process_report_message
p	./uvm-verilator/src/base/uvm_misc.svh	/^   process p;$/;"	r	language:SystemVerilog	class:process_container_c
p	./uvm-verilator/src/base/uvm_pool.svh	/^    this_type p;$/;"	r	language:SystemVerilog	function:uvm_pool.do_copy
p	./uvm-verilator/src/base/uvm_queue.svh	/^    this_type p;$/;"	r	language:SystemVerilog	function:uvm_queue.do_copy
p	./uvm-verilator/src/base/uvm_recorder.svh	/^	   process p=process::self();$/;"	r	language:SystemVerilog	function:uvm_recorder.free
p	./uvm-verilator/src/base/uvm_report_catcher.svh	/^        process p = process::self(); \/\/ Keep random stability$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
p	./uvm-verilator/src/base/uvm_report_handler.svh	/^    process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_report_handler.process_report_message
p	./uvm-verilator/src/base/uvm_report_message.svh	/^     process p;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_int
p	./uvm-verilator/src/base/uvm_report_message.svh	/^     process p;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_object
p	./uvm-verilator/src/base/uvm_report_message.svh	/^     process p;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_string
p	./uvm-verilator/src/base/uvm_report_message.svh	/^    process p;$/;"	r	language:SystemVerilog	function:uvm_report_message.new_report_message
p	./uvm-verilator/src/base/uvm_report_server.svh	/^    	process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.process_report_message
p	./uvm-verilator/src/base/uvm_report_server.svh	/^                                               process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
p	./uvm-verilator/src/base/uvm_resource.svh	/^	process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
p	./uvm-verilator/src/base/uvm_resource.svh	/^                                       int unsigned p=uvm_resource_pool::get_default_precedence(/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_precedence
p	./uvm-verilator/src/base/uvm_root.svh	/^		uvm_component_proxy p = new("proxy");$/;"	r	language:SystemVerilog	function:uvm_root.end_of_elaboration_phase
p	./uvm-verilator/src/base/uvm_tr_database.svh	/^         process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_tr_database.open_stream
p	./uvm-verilator/src/base/uvm_tr_stream.svh	/^	   process p;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.free
p	./uvm-verilator/src/base/uvm_tr_stream.svh	/^         process p = process::self();$/;"	r	language:SystemVerilog	function:uvm_tr_stream.open_recorder
p	./uvm-verilator/src/base/uvm_transaction.svh	/^    uvm_recursion_policy_enum p = recorder.get_recursion_policy();$/;"	r	language:SystemVerilog	function:uvm_transaction.do_record
p	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_bottom_up_visitor_adapter.accept
p	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
p	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_top_down_visitor_adapter.accept
p	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		byte p[$];$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
p	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void get_byte_enable(output byte unsigned p[]);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.get_byte_enable
p	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void get_data (output byte unsigned p []);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.get_data
p	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_byte_enable(ref byte unsigned p[]);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_byte_enable
p	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_data(ref byte unsigned p []);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_data
p	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);$/;"	p	language:SystemVerilog	function:uvm_tlm_if.nb_transport_bw
p	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time delay);$/;"	p	language:SystemVerilog	function:uvm_tlm_if.nb_transport_fw
p_	./uvm-verilator/src/base/uvm_component.svh	/^  process p_;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_msg_args
p_	./uvm-verilator/src/base/uvm_links.svh	/^      process p_;$/;"	r	language:SystemVerilog	function:uvm_cause_effect_link.get_link
p_	./uvm-verilator/src/base/uvm_links.svh	/^      process p_;$/;"	r	language:SystemVerilog	function:uvm_parent_child_link.get_link
p_	./uvm-verilator/src/base/uvm_links.svh	/^      process p_;$/;"	r	language:SystemVerilog	function:uvm_related_link.get_link
p_	./uvm-verilator/src/base/uvm_misc.svh	/^   function new(process p_);$/;"	p	language:SystemVerilog	function:process_container_c.new
p_	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^                string p_ = path.slices[j].path;$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_mem
p_	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^                string p_ = path.slices[j].path;$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_reg
p_phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^			uvm_objection p_phase_done;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
p_rand	./uvm-verilator/src/base/uvm_component.svh	/^        string p_rand = p.get_randstate();$/;"	r	language:SystemVerilog	function:uvm_component.m_apply_verbosity_settings
pack	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack (ref bit bitstream [],$/;"	f	language:SystemVerilog	class:uvm_object
pack_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_bits(ref bit value[], input int size = -1);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_bytes	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack_bytes (ref byte unsigned bytestream [],$/;"	f	language:SystemVerilog	class:uvm_object
pack_bytes	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_bytes(ref byte value[], input int size = -1);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_field	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_field(uvm_bitstream_t value, int size);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_field_int	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_field_int(uvm_integral_t value, int size);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_ints	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack_ints (ref int unsigned intstream [],$/;"	f	language:SystemVerilog	class:uvm_object
pack_ints	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_ints(ref int value[], input int size = -1);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_longints	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::pack_longints (ref longint unsigned longintstream [],$/;"	f	language:SystemVerilog	class:uvm_object
pack_object	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_object(uvm_object value);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_object_with_meta	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_object_with_meta(uvm_object value);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_object_wrapper	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_object_wrapper(uvm_object_wrapper value);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_real	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_real(real value);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_string	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_string(string value);$/;"	f	language:SystemVerilog	class:uvm_packer
pack_time	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_time(time value);$/;"	f	language:SystemVerilog	class:uvm_packer
packer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_packer(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_default_packer
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                          input  uvm_packer packer=null);$/;"	p	language:SystemVerilog	function:uvm_object.unpack_longints
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                        input uvm_packer packer=null );$/;"	p	language:SystemVerilog	function:uvm_object.pack_longints
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                       input  uvm_packer packer=null);$/;"	p	language:SystemVerilog	function:uvm_object.unpack_bytes
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                      input  uvm_packer packer=null);$/;"	p	language:SystemVerilog	function:uvm_object.unpack_ints
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                     input uvm_packer packer=null );$/;"	p	language:SystemVerilog	function:uvm_object.pack_bytes
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                    input uvm_packer packer=null );$/;"	p	language:SystemVerilog	function:uvm_object.pack_ints
packer	./uvm-verilator/src/base/uvm_object.svh	/^                                 input  uvm_packer packer=null);$/;"	p	language:SystemVerilog	function:uvm_object.unpack
packer	./uvm-verilator/src/base/uvm_object.svh	/^                               input uvm_packer packer =null );$/;"	p	language:SystemVerilog	function:uvm_object.pack
packer	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::m_unpack_post (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_object.m_unpack_post
packer	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_pack (uvm_packer packer );$/;"	p	language:SystemVerilog	function:uvm_object.do_pack
packer	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_object.do_unpack
packer	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::m_pack (inout uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_object.m_pack
packer	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::m_unpack_pre (inout uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_object.m_unpack_pre
packer	./uvm-verilator/src/base/uvm_packer.svh	/^  static function void set_default (uvm_packer packer) ;$/;"	p	language:SystemVerilog	function:uvm_packer.set_default
packer	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_pack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.do_pack
packer	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_unpack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.do_unpack
packer	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_pack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.do_pack
packer	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_unpack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.do_unpack
packer	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_pack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.do_pack
packer	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_unpack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.do_unpack
packer	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_mem.do_pack
packer	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_mem.do_unpack
packer	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg.do_pack
packer	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg.do_unpack
packer	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg_block.do_pack
packer	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg_block.do_unpack
packer	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_pack
packer	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_unpack
packer	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg_file.do_pack
packer	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_reg_file.do_unpack
packer	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_vreg.do_pack
packer	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_vreg.do_unpack
packer	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_pack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.do_pack
packer	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_unpack (uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.do_unpack
packer	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_pack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_pack
packer	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_unpack(uvm_packer packer);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_unpack
pair	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^    pair_type pair;$/;"	r	language:SystemVerilog	task:uvm_in_order_comparator.run_phase
pair_ap	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  uvm_analysis_port   #(pair_type) pair_ap;$/;"	r	language:SystemVerilog	class:uvm_in_order_comparator
pair_type	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^     type pair_type = uvm_built_in_pair #( T ) )$/;"	c	language:SystemVerilog	class:uvm_in_order_comparator
param_sequencer	./uvm-verilator/src/seq/uvm_sequence.svh	/^  sequencer_t        param_sequencer;$/;"	r	language:SystemVerilog	class:uvm_sequence
param_t	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  REQ param_t;$/;"	r	language:SystemVerilog	function:uvm_sequencer_param_base.send_request
parent	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:Complex.new
parent	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:MyUvmTest.new
parent	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:ReadByName.new
parent	./tb/uvm_test.sv	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:Simple.new
parent	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component::new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_component.new
parent	./uvm-verilator/src/base/uvm_factory.svh	/^                                                              uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_name
parent	./uvm-verilator/src/base/uvm_factory.svh	/^                                                            uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_type
parent	./uvm-verilator/src/base/uvm_factory.svh	/^                                                   uvm_component parent); $/;"	p	language:SystemVerilog	function:uvm_object_wrapper.create_component
parent	./uvm-verilator/src/base/uvm_objection.svh	/^                                                uvm_component parent=null,$/;"	p	language:SystemVerilog	function:uvm_objection.type_id_create
parent	./uvm-verilator/src/base/uvm_phase.svh	/^                        uvm_phase parent=null);$/;"	p	language:SystemVerilog	function:uvm_phase.new
parent	./uvm-verilator/src/base/uvm_port_base.svh	/^                uvm_component parent,$/;"	p	language:SystemVerilog	function:uvm_port_base.new
parent	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_port_component_base.new
parent	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent, PORT port);$/;"	p	language:SystemVerilog	function:uvm_port_component.new
parent	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element parent ;$/;"	r	language:SystemVerilog	function:uvm_printer.push_element
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                                   uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.create_component
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                                   uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_component_registry.create_component
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                         uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_registry_common.set_inst_override
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                         uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.set_inst_override
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                         uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.set_inst_override
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                         uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_component_registry.set_inst_override
parent	./uvm-verilator/src/base/uvm_registry.svh	/^                                         uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_object_registry.set_inst_override
parent	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_component parent$/;"	p	language:SystemVerilog	function:uvm_registry_component_creator.create_by_type
parent	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.create
parent	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create (string name="", uvm_component parent=null,$/;"	p	language:SystemVerilog	function:uvm_object_registry.create
parent	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.create
parent	./uvm-verilator/src/base/uvm_registry.svh	/^  static function T create(string name, uvm_component parent, string contxt="");$/;"	p	language:SystemVerilog	function:uvm_component_registry.create
parent	./uvm-verilator/src/base/uvm_registry.svh	/^  static function Tcreated create(string name, uvm_component parent, string contxt);$/;"	p	language:SystemVerilog	function:uvm_registry_common.create
parent	./uvm-verilator/src/comps/uvm_agent.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_agent.new
parent	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^ function new(string name, uvm_component parent=null, TRANSFORMER transformer=null);$/;"	p	language:SystemVerilog	function:uvm_algorithmic_comparator.new
parent	./uvm-verilator/src/comps/uvm_driver.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_driver.new
parent	./uvm-verilator/src/comps/uvm_env.svh	/^  function new (string name="env", uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_env.new
parent	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new( string name  , uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_in_order_class_comparator.new
parent	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_in_order_built_in_comparator.new
parent	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_in_order_comparator.new
parent	./uvm-verilator/src/comps/uvm_monitor.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_monitor.new
parent	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_push_driver.new
parent	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_random_stimulus.new
parent	./uvm-verilator/src/comps/uvm_scoreboard.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_scoreboard.new
parent	./uvm-verilator/src/comps/uvm_subscriber.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_subscriber.new
parent	./uvm-verilator/src/comps/uvm_test.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_test.new
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem.write
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem.read
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem.peek
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem.poke
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::configure(uvm_reg_block  parent,$/;"	p	language:SystemVerilog	function:uvm_mem.configure
parent	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_parent(uvm_reg_block parent);$/;"	p	language:SystemVerilog	function:uvm_mem.set_parent
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                             uvm_mem_mam      parent);$/;"	p	language:SystemVerilog	function:uvm_mem_region.new
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
parent	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   local uvm_mem_mam  parent;$/;"	r	language:SystemVerilog	class:uvm_mem_region
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.update
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.write
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.peek
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.poke
parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg.read
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  uvm_sequence_base   parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local uvm_reg_block  parent;$/;"	r	language:SystemVerilog	class:uvm_reg_block
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::configure(uvm_reg_block parent=null, string hdl_path="");$/;"	p	language:SystemVerilog	function:uvm_reg_block.configure
parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_parent(uvm_reg_block parent);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_parent
parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
parent	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::configure(uvm_reg        parent,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
parent	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
parent	./uvm-verilator/src/reg/uvm_reg_file.svh	/^   local uvm_reg_block     parent;$/;"	r	language:SystemVerilog	class:uvm_reg_file
parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
parent	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  rand uvm_sequence_base parent;$/;"	r	language:SystemVerilog	class:uvm_reg_item
parent	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::configure(uvm_reg_block    parent,$/;"	p	language:SystemVerilog	function:uvm_reg_map.configure
parent	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_reg_predictor.new
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_sequence_base  parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local uvm_reg_block parent;$/;"	r	language:SystemVerilog	class:uvm_vreg
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::configure(uvm_reg_block      parent,$/;"	p	language:SystemVerilog	function:uvm_vreg.configure
parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::set_parent(uvm_reg_block parent);$/;"	p	language:SystemVerilog	function:uvm_vreg.set_parent
parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  uvm_sequence_base   parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_sequence_base   parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_sequence_base parent = null,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local uvm_vreg parent;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
parent	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::configure(uvm_vreg  parent,$/;"	p	language:SystemVerilog	function:uvm_vreg_field.configure
parent	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  function new (string name, uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_push_sequencer.new
parent	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_parent_sequence(uvm_sequence_base parent);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_parent_sequence
parent	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function uvm_sequencer::new (string name, uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_sequencer.new
parent	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  function new (string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_sequencer_analysis_fifo.new
parent	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_child (uvm_sequence_base parent,$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.is_child
parent	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequencer_base::new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.new
parent	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function uvm_sequencer_param_base::new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.new
parent	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function new (string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_analysis_export.new
parent	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_analysis_port.new
parent	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  function new(string name, uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo_base.new
parent	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name ,  uvm_component parent = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_analysis_fifo.new
parent	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name, uvm_component parent = null, int size = 1);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo.new
parent	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null);$/;"	p	language:SystemVerilog	function:uvm_tlm_transport_channel.new
parent	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function new (string name, uvm_component parent=null, $/;"	p	language:SystemVerilog	function:uvm_tlm_req_rsp_channel.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_target_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new (string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_target_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_passthrough_target_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function new(string name, uvm_component parent, IMP imp = null);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_target_socket_base.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket_base.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_target_socket_base.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket_base.new
parent	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^  function new (string name, uvm_component parent,$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket_base.new
parent_handle	./uvm-verilator/src/base/uvm_component.svh	/^                                                int parent_handle=0,$/;"	p	language:SystemVerilog	function:uvm_component.begin_child_tr
parent_handle	./uvm-verilator/src/base/uvm_component.svh	/^                                            int parent_handle=0,$/;"	p	language:SystemVerilog	function:uvm_component.m_begin_tr
parent_handle	./uvm-verilator/src/base/uvm_component.svh	/^                                          int parent_handle=0);$/;"	p	language:SystemVerilog	function:uvm_component.begin_tr
parent_handle	./uvm-verilator/src/base/uvm_transaction.svh	/^                                                  int parent_handle=0); $/;"	p	language:SystemVerilog	function:uvm_transaction.begin_child_tr
parent_handle	./uvm-verilator/src/base/uvm_transaction.svh	/^                                              int parent_handle=0);$/;"	p	language:SystemVerilog	function:uvm_transaction.m_begin_tr
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                              string parent_inst_path="",  $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_name
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                            string parent_inst_path="",  $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_type
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                        string parent_inst_path="",  $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_object_by_name
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                        string parent_inst_path="",  $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_object_by_type
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                  string parent_inst_path="",$/;"	p	language:SystemVerilog	function:uvm_default_factory.debug_create_by_name
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                                  string parent_inst_path="",$/;"	p	language:SystemVerilog	function:uvm_default_factory.debug_create_by_type
parent_inst_path	./uvm-verilator/src/base/uvm_factory.svh	/^                                            string parent_inst_path,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_create
parent_map	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_map parent_map = local_map.get_parent_map();$/;"	r	language:SystemVerilog	function:uvm_mem.get_local_map
parent_map	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_map parent_map = local_map.get_parent_map();$/;"	r	language:SystemVerilog	function:uvm_mem.is_in_map
parent_map	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_reg_map parent_map = map;$/;"	r	language:SystemVerilog	function:uvm_mem.convert2string
parent_map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map parent_map = local_map.get_parent_map();$/;"	r	language:SystemVerilog	function:uvm_reg.get_local_map
parent_map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map parent_map = local_map.get_parent_map();$/;"	r	language:SystemVerilog	function:uvm_reg.is_in_map
parent_map	./uvm-verilator/src/reg/uvm_reg.svh	/^     uvm_reg_map parent_map = map;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
parent_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		input uvm_reg_map parent_map, \/\/ desired target map$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
parent_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map parent_map;$/;"	r	language:SystemVerilog	function:uvm_reg_map.add_submap
parent_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_parent_map(uvm_reg_map parent_map, uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_parent_map
parent_paths	./uvm-verilator/src/reg/uvm_mem.svh	/^      string parent_paths[$];$/;"	r	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
parent_paths	./uvm-verilator/src/reg/uvm_reg.svh	/^      string parent_paths[$];$/;"	r	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
parent_paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      string parent_paths[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_full_hdl_path
parent_paths	./uvm-verilator/src/reg/uvm_reg_file.svh	/^      string parent_paths[$];$/;"	r	language:SystemVerilog	function:uvm_reg_file.get_full_hdl_path
parent_proxy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_seq_base parent_proxy;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
parent_proxy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_seq_base parent_proxy;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
parent_recorder	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_recorder recorder, parent_recorder, link_recorder;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
parent_recorder	./uvm-verilator/src/base/uvm_transaction.svh	/^   uvm_recorder parent_recorder;$/;"	r	language:SystemVerilog	function:uvm_transaction.m_begin_tr
parent_select	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  seq_parent_e parent_select = LOCAL;$/;"	r	language:SystemVerilog	class:uvm_reg_sequence
parent_seq	./uvm-verilator/src/base/uvm_component.svh	/^         uvm_sequence_base parent_seq = seq.get_parent_sequence();$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
parent_seq	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_item_context(uvm_sequence_base  parent_seq,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_item_context
parent_sequence	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  uvm_sequence_base parent_sequence; $/;"	r	language:SystemVerilog	class:uvm_reg_adapter
parent_sequence	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                      uvm_sequence_base parent_sequence = null,$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start
partsel	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^static int partsel = 0;$/;"	v	language:C	typeref:typename:int	file:
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_check_path(string path);$/;"	p	language:SystemVerilog	function:uvm_hdl_check_path
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_deposit(string path, uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_deposit
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_force(string path, uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_force
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_read(string path, output uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_read
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_release(string path, output uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_release
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time = 0);$/;"	p	language:SystemVerilog	task:uvm_hdl_force_time
path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time=0);$/;"	p	language:SystemVerilog	task:uvm_hdl_force_time
path	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^            uvm_hdl_path_concat path=paths[p];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_mem
path	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^            uvm_hdl_path_concat path=paths[p];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_reg
path	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
path	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
path	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem.write
path	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem.read
path	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
path	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
path	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
path	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
path	./uvm-verilator/src/reg/uvm_reg.svh	/^                               uvm_door_e        path = UVM_FRONTDOOR,$/;"	p	language:SystemVerilog	function:uvm_reg.predict
path	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
path	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg.update
path	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  uvm_door_e        path,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
path	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg.write
path	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg.read
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  uvm_door_e     path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_hdl_path(string path, string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_hdl_path
path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_hdl_path_root (string path, string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_hdl_path_root
path	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^                                      input uvm_door_e     path,$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.post_predict
path	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                     uvm_door_e        path = UVM_FRONTDOOR,$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
path	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
path	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
path	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
path	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::is_indv_accessible(uvm_door_e  path,$/;"	p	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
path	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::add_hdl_path(string path, string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_reg_file.add_hdl_path
path	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
path	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input uvm_door_e         path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
path	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
path	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
path	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_door_e path;$/;"	r	language:SystemVerilog	class:uvm_reg_item
path	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   function void add_path(string path,$/;"	p	language:SystemVerilog	function:uvm_hdl_path_concat.add_path
path	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   string path;$/;"	w	language:SystemVerilog	typedef:uvm_hdl_path_slice
path	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
path	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
path	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
path	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
path	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
path	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_door_e        path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           uvm_door_e        path,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_write
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           uvm_door_e        path,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_write
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          input uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_read
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          input uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_read
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_write
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_write
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         ref uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_read
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         ref uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_read
path	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_door_e    path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  uvm_door_e     path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           uvm_door_e        path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_write
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           uvm_door_e       path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_write
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_door_e     path = UVM_DEFAULT_DOOR,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_write
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_door_e  path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_write
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          uvm_door_e        path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_read
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          uvm_door_e        path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_read
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                         ref uvm_door_e   path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_read
path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                         ref uvm_door_e   path,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_read
path_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
path_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
path_s	./uvm-verilator/src/reg/uvm_reg.svh	/^     string path_s,value_s;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
path_s	./uvm-verilator/src/reg/uvm_reg.svh	/^     string path_s,value_s;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
paths	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^        uvm_hdl_path_concat paths[$];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_mem
paths	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^        uvm_hdl_path_concat paths[$];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_reg
paths	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_queue #(uvm_hdl_path_concat) paths = m_hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_mem.add_hdl_path
paths	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_queue #(uvm_hdl_path_concat) paths=m_hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
paths	./uvm-verilator/src/reg/uvm_mem.svh	/^  uvm_hdl_path_concat paths[$];$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
paths	./uvm-verilator/src/reg/uvm_mem.svh	/^  uvm_hdl_path_concat paths[$];$/;"	r	language:SystemVerilog	task:uvm_mem.backdoor_write
paths	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_full_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	p	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
paths	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	p	language:SystemVerilog	function:uvm_mem.get_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg.svh	/^    uvm_queue #(uvm_hdl_path_concat) paths = m_hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_reg.add_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg.svh	/^    uvm_queue #(uvm_hdl_path_concat) paths = m_hdl_paths_pool.get(kind);$/;"	r	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
paths	./uvm-verilator/src/reg/uvm_reg.svh	/^  uvm_hdl_path_concat paths[$];$/;"	r	language:SystemVerilog	function:uvm_reg.backdoor_read_func
paths	./uvm-verilator/src/reg/uvm_reg.svh	/^  uvm_hdl_path_concat paths[$];$/;"	r	language:SystemVerilog	task:uvm_reg.backdoor_write
paths	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_full_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	p	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::get_hdl_path(ref uvm_hdl_path_concat paths[$],$/;"	p	language:SystemVerilog	function:uvm_reg.get_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^  uvm_queue #(string) paths;$/;"	r	language:SystemVerilog	function:uvm_reg_block.add_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_full_hdl_path(ref string paths[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_full_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_hdl_path(ref string paths[$], input string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg_file.svh	/^  uvm_queue #(string) paths;$/;"	r	language:SystemVerilog	function:uvm_reg_file.add_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::get_full_hdl_path(ref string paths[$],$/;"	p	language:SystemVerilog	function:uvm_reg_file.get_full_hdl_path
paths	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::get_hdl_path(ref string paths[$], input string kind = "");$/;"	p	language:SystemVerilog	function:uvm_reg_file.get_hdl_path
pc_link	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^         uvm_parent_child_link pc_link;$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
peek	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::peek(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_mem
peek	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::peek(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem_region
peek	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::peek(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg
peek	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::peek(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_field
peek	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task peek(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_data
peek	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::peek(input longint unsigned   idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
peek	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::peek(input  longint unsigned  idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
peek	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::peek(output REQ t);$/;"	t	language:SystemVerilog	class:uvm_sequencer
peek	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task peek(output T1 t);$/;"	t	language:SystemVerilog	class:uvm_sqr_if_base
peek	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual task peek(output T t);$/;"	t	language:SystemVerilog	class:uvm_tlm_fifo_base
peek	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual task peek( output T t );$/;"	t	language:SystemVerilog	class:uvm_tlm_fifo
peek	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task peek( output T2 t );$/;"	t	language:SystemVerilog	class:uvm_tlm_if_base
peek_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_get_peek_imp #(T, this_type) peek_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
peek_mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task peek_mem(input  uvm_mem           mem,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
peek_reg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task peek_reg(input  uvm_reg           rg,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
peek_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             peek_request_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
peek_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                             peek_response_export,$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
perform_accesses	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::perform_accesses(ref uvm_reg_bus_op    accesses[$],$/;"	t	language:SystemVerilog	class:uvm_reg_map
ph	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^          uvm_phase ph = this; $/;"	r	language:SystemVerilog	function:uvm_bottomup_phase.traverse
ph	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase ph = uvm_domain::get_common_domain();$/;"	r	language:SystemVerilog	task:uvm_phase.m_run_phases
ph	./uvm-verilator/src/base/uvm_task_phase.svh	/^          uvm_phase ph = this; $/;"	r	language:SystemVerilog	function:uvm_task_phase.m_traverse
ph	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^              uvm_phase ph = this; $/;"	r	language:SystemVerilog	function:uvm_topdown_phase.traverse
phase	./tb/uvm_test.sv	/^  task run_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	task:Complex.run_phase
phase	./tb/uvm_test.sv	/^  task run_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	task:MyUvmTest.run_phase
phase	./tb/uvm_test.sv	/^  task run_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	task:ReadByName.run_phase
phase	./tb/uvm_test.sv	/^  virtual function void build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.build_phase
phase	./tb/uvm_test.sv	/^  virtual function void build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:MyUvmTest.build_phase
phase	./tb/uvm_test.sv	/^  virtual function void build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:ReadByName.build_phase
phase	./tb/uvm_test.sv	/^  virtual function void check_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.check_phase
phase	./tb/uvm_test.sv	/^  virtual function void connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.connect_phase
phase	./tb/uvm_test.sv	/^  virtual function void connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:MyUvmTest.connect_phase
phase	./tb/uvm_test.sv	/^  virtual function void connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:ReadByName.connect_phase
phase	./tb/uvm_test.sv	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.end_of_elaboration_phase
phase	./tb/uvm_test.sv	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:ReadByName.end_of_elaboration_phase
phase	./tb/uvm_test.sv	/^  virtual function void extract_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.extract_phase
phase	./tb/uvm_test.sv	/^  virtual function void report_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.report_phase
phase	./tb/uvm_test.sv	/^  virtual function void start_of_simulation_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:Complex.start_of_simulation_phase
phase	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^                                          uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_bottomup_phase.execute
phase	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^                                 uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_bottomup_phase.traverse
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_build_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_check_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_connect_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_end_of_elaboration_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_extract_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_final_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_report_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual function void exec_func(uvm_component comp, uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_start_of_simulation_phase.exec_func
phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_run_phase.exec_task
phase	./uvm-verilator/src/base/uvm_component.svh	/^    string phase;$/;"	w	language:SystemVerilog	typedef:uvm_component.m_verbosity_setting
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.build_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::check_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.check_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.connect_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::end_of_elaboration_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.end_of_elaboration_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::extract_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.extract_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::final_phase(uvm_phase phase);         return; endfunction$/;"	p	language:SystemVerilog	function:uvm_component.final_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_apply_verbosity_settings(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.m_apply_verbosity_settings
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::phase_ended(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.phase_ended
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::phase_ready_to_end (uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.phase_ready_to_end
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::phase_started(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.phase_started
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::report_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.report_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_phase_imp(uvm_phase phase, uvm_phase imp, int hier=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_phase_imp
phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::start_of_simulation_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_component.start_of_simulation_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task          uvm_component::run_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	task:uvm_component.run_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::configure_phase(uvm_phase phase);      return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.configure_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::main_phase(uvm_phase phase);           return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.main_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_configure_phase(uvm_phase phase); return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.post_configure_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_main_phase(uvm_phase phase);      return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.post_main_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_reset_phase(uvm_phase phase);     return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.post_reset_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_shutdown_phase(uvm_phase phase);  return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.post_shutdown_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_configure_phase(uvm_phase phase);  return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.pre_configure_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_main_phase(uvm_phase phase);       return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.pre_main_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_reset_phase(uvm_phase phase);      return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.pre_reset_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_shutdown_phase(uvm_phase phase);   return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.pre_shutdown_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::reset_phase(uvm_phase phase);          return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.reset_phase
phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::shutdown_phase(uvm_phase phase);       return; endtask$/;"	p	language:SystemVerilog	task:uvm_component.shutdown_phase
phase	./uvm-verilator/src/base/uvm_domain.svh	/^  function void jump(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_domain.jump
phase	./uvm-verilator/src/base/uvm_domain.svh	/^  static function void jump_all(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_domain.jump_all
phase	./uvm-verilator/src/base/uvm_phase.svh	/^                                 uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_phase.execute
phase	./uvm-verilator/src/base/uvm_phase.svh	/^                                 uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_phase.traverse
phase	./uvm-verilator/src/base/uvm_phase.svh	/^                                uvm_phase phase=null,$/;"	p	language:SystemVerilog	function:uvm_phase.unsync
phase	./uvm-verilator/src/base/uvm_phase.svh	/^                              uvm_phase phase=null,$/;"	p	language:SystemVerilog	function:uvm_phase.sync
phase	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase phase;$/;"	r	language:SystemVerilog	task:uvm_phase.m_run_phases
phase	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase phase;$/;"	r	language:SystemVerilog	function:uvm_phase.get_domain
phase	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void exec_func(uvm_component comp, uvm_phase phase); endfunction$/;"	p	language:SystemVerilog	function:uvm_phase.exec_func
phase	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void phase_state_change(uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_phase_cb.phase_state_change
phase	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual task exec_task(uvm_component comp, uvm_phase phase); endtask$/;"	p	language:SystemVerilog	task:uvm_phase.exec_task
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function bit uvm_phase::is(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_phase.is
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function bit uvm_phase::is_after(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_phase.is_after
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function bit uvm_phase::is_before(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_phase.is_before
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::find(uvm_phase phase, bit stay_in_scope=1);$/;"	p	language:SystemVerilog	function:uvm_phase.find
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor(uvm_phase phase, bit stay_in_scope=1, uvm_phase/;"	p	language:SystemVerilog	function:uvm_phase.m_find_predecessor
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor(uvm_phase phase, bit stay_in_scope=1, uvm_phase o/;"	p	language:SystemVerilog	function:uvm_phase.m_find_successor
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::add(uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_phase.add
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::jump(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_phase.jump
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::jump_all(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_phase.jump_all
phase	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::set_jump_phase(uvm_phase phase) ;$/;"	p	language:SystemVerilog	function:uvm_phase.set_jump_phase
phase	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual task do_task_phase (uvm_phase phase);$/;"	p	language:SystemVerilog	task:uvm_port_component_base.do_task_phase
phase	./uvm-verilator/src/base/uvm_root.svh	/^	function void end_of_elaboration_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_root.end_of_elaboration_phase
phase	./uvm-verilator/src/base/uvm_root.svh	/^	function void phase_started(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_root.phase_started
phase	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_root.build_phase
phase	./uvm-verilator/src/base/uvm_root.svh	/^task uvm_root::run_phase (uvm_phase phase);$/;"	p	language:SystemVerilog	task:uvm_root.run_phase
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_configure_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_main_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_configure_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_main_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_reset_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_post_shutdown_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_configure_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_main_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_reset_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_pre_shutdown_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_reset_phase.exec_task
phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^   virtual task exec_task(uvm_component comp, uvm_phase phase); $/;"	p	language:SystemVerilog	task:uvm_shutdown_phase.exec_task
phase	./uvm-verilator/src/base/uvm_task_phase.svh	/^                                          uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_task_phase.execute
phase	./uvm-verilator/src/base/uvm_task_phase.svh	/^                                 uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_task_phase.traverse
phase	./uvm-verilator/src/base/uvm_task_phase.svh	/^                           uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_task_phase.m_traverse
phase	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^                                          uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_topdown_phase.execute
phase	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^                                 uvm_phase phase,$/;"	p	language:SystemVerilog	function:uvm_topdown_phase.traverse
phase	./uvm-verilator/src/comps/uvm_agent.svh	/^  function void build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_agent.build_phase
phase	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_algorithmic_comparator.connect_phase
phase	./uvm-verilator/src/comps/uvm_driver.svh	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_driver.end_of_elaboration_phase
phase	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_in_order_comparator.connect_phase
phase	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  virtual task run_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	task:uvm_in_order_comparator.run_phase
phase	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  virtual function void end_of_elaboration_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_push_driver.end_of_elaboration_phase
phase	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function void check_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_reg_predictor.check_phase
phase	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  task run_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	task:uvm_push_sequencer.run_phase
phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_starting_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_starting_phase
phase	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::start_phase_sequence(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
phase	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::stop_phase_sequence(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.stop_phase_sequence
phase	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::build_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.build_phase
phase	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.connect_phase
phase	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  virtual function void connect_phase(uvm_phase phase);$/;"	p	language:SystemVerilog	function:uvm_tlm_req_rsp_channel.connect_phase
phase_domain	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^    uvm_domain phase_domain =phase.get_domain();$/;"	r	language:SystemVerilog	function:uvm_bottomup_phase.traverse
phase_domain	./uvm-verilator/src/base/uvm_task_phase.svh	/^    uvm_domain phase_domain =phase.get_domain();$/;"	r	language:SystemVerilog	function:uvm_task_phase.m_traverse
phase_domain	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^    uvm_domain phase_domain = phase.get_domain();$/;"	r	language:SystemVerilog	function:uvm_topdown_phase.traverse
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^	       uvm_objection phase_done;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_objection phase_done;$/;"	r	language:SystemVerilog	task:uvm_phase.wait_for_self_and_siblings_to_drop
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  local uvm_objection phase_done;$/;"	r	language:SystemVerilog	class:uvm_phase
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	class:uvm_phase
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	function:uvm_phase.clear
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	function:uvm_phase.drop_objection
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	function:uvm_phase.get_objection_count
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	function:uvm_phase.m_print_termination_state
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	function:uvm_phase.m_terminate_phase
phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_objection phase_done;$/;"	r	language:SystemVerilog	function:uvm_phase.raise_objection
phase_ended	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::phase_ended(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
phase_name	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  string phase_name;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_get_config
phase_ready_to_end	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::phase_ready_to_end (uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
phase_runner_proc	./uvm-verilator/src/base/uvm_root.svh	/^	process phase_runner_proc; \/\/ store thread forked below for final cleanup$/;"	r	language:SystemVerilog	task:uvm_root.run_test
phase_started	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::phase_started(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
phase_started	./uvm-verilator/src/base/uvm_root.svh	/^	function void phase_started(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_root
phase_state_change	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void phase_state_change(uvm_phase phase,$/;"	f	language:SystemVerilog	class:uvm_phase_cb
phase_timeout	./uvm-verilator/src/base/uvm_root.svh	/^	time phase_timeout = `UVM_DEFAULT_TIMEOUT;$/;"	r	language:SystemVerilog	class:uvm_root
phase_type	./uvm-verilator/src/base/uvm_phase.svh	/^                        uvm_phase_type phase_type=UVM_PHASE_SCHEDULE,$/;"	p	language:SystemVerilog	function:uvm_phase.new
phases	./uvm-verilator/src/base/uvm_domain.svh	/^    uvm_phase phases[$];$/;"	r	language:SystemVerilog	function:uvm_domain.jump
phases	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void m_get_transitive_children(ref uvm_phase phases[$]);$/;"	p	language:SystemVerilog	function:uvm_phase.m_get_transitive_children
physical	./uvm-verilator/src/base/uvm_comparer.svh	/^  bit physical = 1;$/;"	r	language:SystemVerilog	class:uvm_comparer
physical	./uvm-verilator/src/base/uvm_packer.svh	/^  bit physical = 1;$/;"	r	language:SystemVerilog	class:uvm_packer
physical	./uvm-verilator/src/base/uvm_recorder.svh	/^  bit physical = 1;$/;"	r	language:SystemVerilog	class:uvm_recorder
pid	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^    process pid;$/;"	r	language:SystemVerilog	class:uvm_sequence_process_wrapper
plusarg	./uvm-verilator/src/base/uvm_root.svh	/^	int plusarg;$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
poke	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::poke(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_mem
poke	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::poke(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem_region
poke	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::poke(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg
poke	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::poke(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_field
poke	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task poke(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_data
poke	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::poke(input longint unsigned   idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
poke	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::poke(input  longint unsigned  idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
poke_mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task poke_mem(input  uvm_mem           mem,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
poke_reg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task poke_reg(input  uvm_reg           rg,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
pol	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    function void set_transaction_order_policy(uvm_reg_transaction_order_policy pol);$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_transaction_order_policy
policy	./uvm-verilator/src/base/uvm_comparer.svh	/^  local uvm_recursion_policy_enum policy = UVM_DEFAULT_POLICY;$/;"	r	language:SystemVerilog	class:uvm_comparer
policy	./uvm-verilator/src/base/uvm_comparer.svh	/^  uvm_recursion_policy_enum policy = UVM_DEFAULT_POLICY;$/;"	r	language:SystemVerilog	class:uvm_comparer
policy	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_recursion_policy( uvm_recursion_policy_enum policy);$/;"	p	language:SystemVerilog	function:uvm_comparer.set_recursion_policy
policy	./uvm-verilator/src/base/uvm_copier.svh	/^    uvm_recursion_policy_enum policy = UVM_DEFAULT_POLICY;$/;"	r	language:SystemVerilog	class:uvm_copier
policy	./uvm-verilator/src/base/uvm_copier.svh	/^virtual function void set_recursion_policy (uvm_recursion_policy_enum policy);$/;"	p	language:SystemVerilog	function:uvm_copier.set_recursion_policy
policy	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function void set( uvm_field_flag_t op_type, uvm_policy policy = null, uvm_object rhs/;"	p	language:SystemVerilog	function:uvm_field_op.set
policy	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_recursion_policy (uvm_recursion_policy_enum policy);$/;"	p	language:SystemVerilog	function:uvm_printer.set_recursion_policy
policy	./uvm-verilator/src/base/uvm_recorder.svh	/^  uvm_recursion_policy_enum policy = UVM_DEFAULT_POLICY;$/;"	r	language:SystemVerilog	class:uvm_recorder
policy	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void set_recursion_policy(uvm_recursion_policy_enum policy);$/;"	p	language:SystemVerilog	function:uvm_recorder.set_recursion_policy
policy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   local uvm_reg_transaction_order_policy policy;$/;"	r	language:SystemVerilog	class:uvm_reg_map
pool	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_pool#(string,uvm_resource#(T)) pool;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
pool	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_resource_pool (uvm_resource_pool pool);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_resource_pool
pool	./uvm-verilator/src/base/uvm_pool.svh	/^  protected T pool[KEY];$/;"	r	language:SystemVerilog	class:uvm_pool
pop_active_object	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function uvm_object pop_active_object();$/;"	f	language:SystemVerilog	class:uvm_policy
pop_back	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function T pop_back();$/;"	f	language:SystemVerilog	class:uvm_queue
pop_element	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::pop_element ();$/;"	f	language:SystemVerilog	class:uvm_printer
pop_element	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_table_printer::pop_element();$/;"	f	language:SystemVerilog	class:uvm_table_printer
pop_front	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function T pop_front();$/;"	f	language:SystemVerilog	class:uvm_queue
popped	./uvm-verilator/src/base/uvm_printer.svh	/^   uvm_printer_element popped ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
port	./uvm-verilator/src/base/uvm_port_base.svh	/^        this_type port;$/;"	r	language:SystemVerilog	function:uvm_port_base.resolve_bindings
port	./uvm-verilator/src/base/uvm_port_base.svh	/^    this_type port;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
port	./uvm-verilator/src/base/uvm_port_base.svh	/^    this_type port;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_provided_to
port	./uvm-verilator/src/base/uvm_port_base.svh	/^    this_type port;$/;"	r	language:SystemVerilog	function:uvm_port_base.get_connected_to
port	./uvm-verilator/src/base/uvm_port_base.svh	/^    this_type port;$/;"	r	language:SystemVerilog	function:uvm_port_base.get_provided_to
port	./uvm-verilator/src/base/uvm_port_base.svh	/^  function new (string name, uvm_component parent, PORT port);$/;"	p	language:SystemVerilog	function:uvm_port_component.new
port_type	./uvm-verilator/src/base/uvm_port_base.svh	/^                uvm_port_type_e port_type,$/;"	p	language:SystemVerilog	function:uvm_port_base.new
pos	./uvm-verilator/src/base/uvm_callback.svh	/^    int pos = m_cb_find(m_t_inst.m_tw_cb_q,cb);$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_delete_tw_cbs
pos	./uvm-verilator/src/base/uvm_callback.svh	/^    int pos;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete
pos	./uvm-verilator/src/base/uvm_misc.svh	/^  int  pos;$/;"	r	language:SystemVerilog	function:uvm_leaf_scope
pos	./uvm-verilator/src/base/uvm_misc.svh	/^  int pos;$/;"	r	language:SystemVerilog	function:uvm_instance_scope
post_body	./tb/uvm_test.sv	/^  virtual task post_body();$/;"	t	language:SystemVerilog	class:MyUvmSequence
post_body	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task post_body();$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
post_configure_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_configure_phase(uvm_phase phase); return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
post_do	./tb/uvm_test.sv	/^  virtual function void post_do(uvm_sequence_item this_item);$/;"	f	language:SystemVerilog	class:MyUvmSequence
post_do	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void post_do(uvm_sequence_item this_item);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
post_main_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_main_phase(uvm_phase phase);      return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
post_predict	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual function void post_predict(input uvm_reg_field  fld,$/;"	f	language:SystemVerilog	class:uvm_reg_cbs
post_randomize	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::post_randomize();$/;"	f	language:SystemVerilog	class:uvm_reg_field
post_randomize	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function void post_randomize();$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
post_randomize	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void post_randomize();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
post_read	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_mem
post_read	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg
post_read	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
post_read	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_cbs
post_read	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task post_read  (uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_field
post_read	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_read(longint unsigned       idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
post_read	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_read(uvm_vreg           rg,$/;"	t	language:SystemVerilog	class:uvm_vreg_cbs
post_read	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_read(longint unsigned       idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
post_read	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_read(uvm_vreg_field         field,$/;"	t	language:SystemVerilog	class:uvm_vreg_field_cbs
post_reset_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_reset_phase(uvm_phase phase);     return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
post_run_test	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  virtual function void post_run_test();$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
post_shutdown_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::post_shutdown_phase(uvm_phase phase);  return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
post_start	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task post_start();$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
post_trigger	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function void post_trigger (uvm_event#(T) e, T data);$/;"	f	language:SystemVerilog	class:uvm_event_callback
post_write	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_mem
post_write	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg
post_write	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
post_write	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_cbs
post_write	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task post_write (uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_field
post_write	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_write(longint unsigned       idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
post_write	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_write(uvm_vreg           rg,$/;"	t	language:SystemVerilog	class:uvm_vreg_cbs
post_write	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_write(longint unsigned       idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
post_write	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task post_write(uvm_vreg_field        field,$/;"	t	language:SystemVerilog	class:uvm_vreg_field_cbs
pre_abort	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void pre_abort;$/;"	f	language:SystemVerilog	class:uvm_component
pre_abort	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  virtual function void pre_abort();$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
pre_body	./tb/uvm_test.sv	/^  virtual task pre_body();$/;"	t	language:SystemVerilog	class:MyUvmSequence
pre_body	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task pre_body();$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
pre_configure_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_configure_phase(uvm_phase phase);  return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
pre_do	./tb/uvm_test.sv	/^  virtual task pre_do(bit is_item);$/;"	t	language:SystemVerilog	class:MyUvmSequence
pre_do	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task pre_do(bit is_item);$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
pre_main_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_main_phase(uvm_phase phase);       return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
pre_predict	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function void pre_predict(uvm_reg_item rw);$/;"	f	language:SystemVerilog	class:uvm_reg_predictor
pre_randomize	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::pre_randomize();$/;"	f	language:SystemVerilog	class:uvm_reg_field
pre_randomize	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::pre_randomize();$/;"	f	language:SystemVerilog	class:uvm_sequence_library
pre_randomize	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void pre_randomize();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
pre_read	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_mem
pre_read	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg
pre_read	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
pre_read	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_cbs
pre_read	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_write_only_cbs
pre_read	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task pre_read (uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_field
pre_read	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual task pre_read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_fifo
pre_read	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_read(longint unsigned     idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
pre_read	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_read(uvm_vreg         rg,$/;"	t	language:SystemVerilog	class:uvm_vreg_cbs
pre_read	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_read(longint unsigned      idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
pre_read	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_read(uvm_vreg_field        field,$/;"	t	language:SystemVerilog	class:uvm_vreg_field_cbs
pre_reset_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_reset_phase(uvm_phase phase);      return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
pre_run_test	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^  virtual function void pre_run_test();$/;"	f	language:SystemVerilog	class:uvm_run_test_callback
pre_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
pre_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
pre_shutdown_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::pre_shutdown_phase(uvm_phase phase);   return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
pre_start	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task pre_start();$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
pre_trigger	./uvm-verilator/src/base/uvm_event_callback.svh	/^  virtual function bit pre_trigger (uvm_event#(T) e, T data);$/;"	f	language:SystemVerilog	class:uvm_event_callback
pre_write	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_mem
pre_write	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg
pre_write	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
pre_write	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_cbs
pre_write	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_read_only_cbs
pre_write	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task pre_write  (uvm_reg_item rw); endtask$/;"	t	language:SystemVerilog	class:uvm_reg_field
pre_write	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual task pre_write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_fifo
pre_write	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_write(longint unsigned     idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
pre_write	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_write(uvm_vreg         rg,$/;"	t	language:SystemVerilog	class:uvm_vreg_cbs
pre_write	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_write(longint unsigned     idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
pre_write	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   virtual task pre_write(uvm_vreg_field       field,$/;"	t	language:SystemVerilog	class:uvm_vreg_field_cbs
pre_write_callbacks	./uvm-verilator/src/reg/uvm_reg.svh	/^   begin : pre_write_callbacks$/;"	b	language:SystemVerilog	task:uvm_reg.do_write
prec	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned prec;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_highest_precedence
prec	./uvm-verilator/src/base/uvm_resource.svh	/^    int unsigned prec;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.sort_by_precedence
precedence	./uvm-verilator/src/base/uvm_config_db.svh	/^    int unsigned precedence;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
precedence	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_resource_pool_default_precedence(int unsigned precedence);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_resource_pool_default_precedence
precedence	./uvm-verilator/src/base/uvm_resource.svh	/^     int unsigned precedence;$/;"	w	language:SystemVerilog	typedef:uvm_resource_pool.rsrc_info_t
precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  static function void set_default_precedence( int unsigned precedence);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_default_precedence
precedence	./uvm-verilator/src/base/uvm_resource_base.svh	/^  int unsigned precedence;$/;"	r	language:SystemVerilog	class:uvm_resource_base
pred	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::get_adjacent_predecessor_nodes(ref uvm_phase pred[]);$/;"	p	language:SystemVerilog	function:uvm_phase.get_adjacent_predecessor_nodes
pred_of_succ	./uvm-verilator/src/base/uvm_phase.svh	/^    bit pred_of_succ[uvm_phase];$/;"	r	language:SystemVerilog	task:uvm_phase.m_wait_for_pred
pred_of_succ	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::get_predecessors_for_successors(output bit pred_of_succ[uvm_phase]);$/;"	p	language:SystemVerilog	function:uvm_phase.get_predecessors_for_successors
predecessors	./uvm-verilator/src/base/uvm_phase.svh	/^   bit predecessors[uvm_phase];$/;"	r	language:SystemVerilog	function:uvm_phase.get_adjacent_predecessor_nodes
predict	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::predict (uvm_reg_data_t    value,$/;"	f	language:SystemVerilog	class:uvm_reg
predict	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::predict (uvm_reg_data_t    value,$/;"	f	language:SystemVerilog	class:uvm_reg_field
predict_info	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       uvm_predict_s predict_info;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
predict_kind	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^              uvm_predict_e predict_kind = $/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
prefix	./uvm-verilator/src/base/uvm_printer.svh	/^  string prefix = "";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
prefix	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_line_prefix (string prefix);$/;"	p	language:SystemVerilog	function:uvm_printer.set_line_prefix
prefix	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_radix_string (uvm_radix_enum radix, string prefix);$/;"	p	language:SystemVerilog	function:uvm_printer.set_radix_string
prefix	./uvm-verilator/src/base/uvm_report_server.svh	/^    string prefix;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
prefix	./uvm-verilator/src/reg/uvm_mem.svh	/^   string prefix;$/;"	r	language:SystemVerilog	function:uvm_mem.convert2string
prefix	./uvm-verilator/src/reg/uvm_reg.svh	/^   string prefix;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
prefix	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   string prefix = "  ";$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
prefix	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   string prefix;$/;"	r	language:SystemVerilog	function:uvm_reg_field.convert2string
prefix	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   string prefix;$/;"	r	language:SystemVerilog	function:uvm_reg_map.convert2string
prefix	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   string prefix;$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
preg	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function int uvm_dpi_regexec(chandle preg, string str); return 0; endfunction$/;"	p	language:SystemVerilog	function:uvm_dpi_regexec
preg	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function void uvm_dpi_regfree(chandle preg); endfunction$/;"	p	language:SystemVerilog	function:uvm_dpi_regfree
prev	./uvm-verilator/src/base/uvm_callback.svh	/^   function CB prev();$/;"	f	language:SystemVerilog	class:uvm_callback_iter
prev	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function int prev (ref KEY key);$/;"	f	language:SystemVerilog	class:uvm_pool
prev	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            uvm_reg_data_t  prev, v;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
prev	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         uvm_reg_data_t  prev, v;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
prev_lsb	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int prev_lsb,this_lsb,next_lsb; $/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
prev_sev	./uvm-verilator/src/base/uvm_report_catcher.svh	/^      uvm_severity prev_sev;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
prev_state	./uvm-verilator/src/base/uvm_comparer.svh	/^    uvm_policy::recursion_state_e prev_state;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_object
prev_sz	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int prev_sz,this_sz,next_sz; $/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
previous	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^                                      input uvm_reg_data_t previous,$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.post_predict
pri	./uvm-verilator/src/base/uvm_resource.svh	/^                                         uvm_resource_types::priority_e pri);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
pri	./uvm-verilator/src/base/uvm_resource.svh	/^                                  uvm_resource_types::priority_e pri);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_name
pri	./uvm-verilator/src/base/uvm_resource.svh	/^                                  uvm_resource_types::priority_e pri);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_type
pri	./uvm-verilator/src/base/uvm_resource.svh	/^                              uvm_resource_types::priority_e pri);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority
pri	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority (uvm_resource_types::priority_e pri);$/;"	p	language:SystemVerilog	function:uvm_resource.set_priority
print	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::print (int all_types=1);$/;"	f	language:SystemVerilog	class:uvm_default_factory
print	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::print(uvm_printer printer=null);$/;"	f	language:SystemVerilog	class:uvm_object
print	./uvm-verilator/src/base/uvm_report_message.svh	/^   function void print(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
print_accessors	./uvm-verilator/src/base/uvm_resource_base.svh	/^  virtual function void print_accessors();$/;"	f	language:SystemVerilog	class:uvm_resource_base
print_array_footer	./uvm-verilator/src/base/uvm_printer.svh	/^function void  uvm_printer::print_array_footer (int size=0);$/;"	f	language:SystemVerilog	class:uvm_printer
print_array_header	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_array_header (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_array_range	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_array_range(int min, int max);$/;"	f	language:SystemVerilog	class:uvm_printer
print_catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function void print_catcher(UVM_FILE file = 0);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
print_config	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config(bit recurse = 0, audit = 0);$/;"	f	language:SystemVerilog	class:uvm_component
print_config_matches	./uvm-verilator/src/base/uvm_component.svh	/^  static bit print_config_matches;$/;"	r	language:SystemVerilog	class:uvm_component
print_config_settings	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config_settings (string field="",$/;"	f	language:SystemVerilog	class:uvm_component
print_config_with_audit	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config_with_audit(bit recurse = 0);$/;"	f	language:SystemVerilog	class:uvm_component
print_enabled	./uvm-verilator/src/base/uvm_component.svh	/^  bit print_enabled = 1;$/;"	r	language:SystemVerilog	class:uvm_component
print_enabled	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^  bit print_enabled;$/;"	r	language:SystemVerilog	class:uvm_seq_item_pull_port
print_field	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_field (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_field_int	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_field_int (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_generic	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_generic (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_generic_element	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_generic_element (string  name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_int	./uvm-verilator/src/base/uvm_printer.svh	/^  virtual function void print_int (string          name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_msg	./uvm-verilator/src/base/uvm_comparer.svh	/^  function void print_msg (string msg);$/;"	f	language:SystemVerilog	class:uvm_comparer
print_msg_object	./uvm-verilator/src/base/uvm_comparer.svh	/^  function void print_msg_object(uvm_object lhs, uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_comparer
print_object	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_object (string name, uvm_object value,$/;"	f	language:SystemVerilog	class:uvm_printer
print_object_header	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_object_header (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_override_info	./uvm-verilator/src/base/uvm_component.svh	/^function void  uvm_component::print_override_info (string requested_type_name, $/;"	f	language:SystemVerilog	class:uvm_component
print_real	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_real (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_resources	./uvm-verilator/src/base/uvm_resource.svh	/^  function void print_resources(uvm_resource_types::rsrc_q_t rq, bit audit = 0);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
print_sequence_info	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  bit        print_sequence_info;$/;"	r	language:SystemVerilog	class:uvm_sequence_item
print_string	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_string (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_time	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_time (string name,$/;"	f	language:SystemVerilog	class:uvm_printer
print_topology	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::print_topology(uvm_printer printer=null);$/;"	f	language:SystemVerilog	class:uvm_root
printer	./tb/my_transaction.sv	/^  function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:my_transaction.do_print
printer	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_barrier.do_print
printer	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_component.do_print
printer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_printer(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_default_printer
printer	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_event.do_print
printer	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_event_base.do_print
printer	./uvm-verilator/src/base/uvm_object.svh	/^function string uvm_object::sprint(uvm_printer printer=null);$/;"	p	language:SystemVerilog	function:uvm_object.sprint
printer	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_object.do_print
printer	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::print(uvm_printer printer=null);$/;"	p	language:SystemVerilog	function:uvm_object.print
printer	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_object_string_pool.do_print
printer	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_pool.do_print
printer	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_line_printer::set_default(uvm_line_printer printer) ;$/;"	p	language:SystemVerilog	function:uvm_line_printer.set_default
printer	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_default(uvm_printer printer) ;$/;"	p	language:SystemVerilog	function:uvm_printer.set_default
printer	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_table_printer::set_default(uvm_table_printer printer) ;$/;"	p	language:SystemVerilog	function:uvm_table_printer.set_default
printer	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::set_default(uvm_tree_printer printer) ;$/;"	p	language:SystemVerilog	function:uvm_tree_printer.set_default
printer	./uvm-verilator/src/base/uvm_report_handler.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_handler.do_print
printer	./uvm-verilator/src/base/uvm_report_message.svh	/^   function void print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_base.print
printer	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.do_print
printer	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_message_object_element.do_print
printer	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_message_string_element.do_print
printer	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_message.do_print
printer	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.do_print
printer	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.do_print
printer	./uvm-verilator/src/base/uvm_resource.svh	/^    static uvm_tree_printer printer = new();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.print_resources
printer	./uvm-verilator/src/base/uvm_resource.svh	/^  function void dump(bit audit = 0, uvm_printer printer = null);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.dump
printer	./uvm-verilator/src/base/uvm_resource.svh	/^  function void m_print_resources(uvm_printer printer,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.m_print_resources
printer	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_resource_base.do_print
printer	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::print_topology(uvm_printer printer=null);$/;"	p	language:SystemVerilog	function:uvm_root.print_topology
printer	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_transaction.do_print
printer	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.do_print
printer	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.do_print
printer	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.do_print
printer	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_mem.do_print
printer	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_reg.do_print
printer	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_reg_block.do_print
printer	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_print
printer	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_reg_file.do_print
printer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_reg_map.do_print
printer	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_vreg.do_print
printer	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.do_print
printer	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_sequence.do_print
printer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.do_print
printer	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.do_print
printer	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.do_print
printer	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::do_print (uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.do_print
printer	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_print(uvm_printer printer);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_print
prior	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
prior	./uvm-verilator/src/reg/uvm_mem.svh	/^                         input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
prior	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem.write
prior	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem.read
prior	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
prior	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
prior	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
prior	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
prior	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
prior	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
prior	./uvm-verilator/src/reg/uvm_reg.svh	/^                     input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg.update
prior	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg.write
prior	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg.read
prior	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                          input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
prior	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                         input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
prior	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                      input  int                 prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
prior	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                     input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
prior	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
prior	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                           input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
prior	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                           input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
prior	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
prior	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
prior	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                        input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
prior	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
prior	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                       input int                prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
prior	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
prior	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
prior	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  int prior = -1;$/;"	r	language:SystemVerilog	class:uvm_reg_item
prior	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
prior	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           input  int           prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
prior	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
prior	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
prior	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
prior	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  int               prior = -1,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
priority_e	./uvm-verilator/src/base/uvm_resource_base.svh	/^  typedef enum { PRI_HIGH, PRI_LOW } priority_e;$/;"	T	language:SystemVerilog	class:uvm_resource_types
proc	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^    process proc = process::self();$/;"	r	language:SystemVerilog	function:uvm_bottomup_phase.execute
proc	./uvm-verilator/src/base/uvm_task_phase.svh	/^        process proc;$/;"	r	language:SystemVerilog	function:uvm_task_phase.execute
proc	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^    process proc = process::self();$/;"	r	language:SystemVerilog	function:uvm_topdown_phase.execute
process_all_report_catchers	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function int process_all_report_catchers(uvm_report_message rm);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
process_container_c	./uvm-verilator/src/base/uvm_misc.svh	/^class process_container_c;$/;"	C	language:SystemVerilog
process_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  process    process_id;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
process_report_catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  local function int process_report_catcher();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
process_report_message	./uvm-verilator/src/base/uvm_report_handler.svh	/^  virtual function void process_report_message(uvm_report_message report_message);$/;"	f	language:SystemVerilog	class:uvm_report_handler
process_report_message	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void process_report_message(uvm_report_message report_message);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
prop_mode	./uvm-verilator/src/base/uvm_objection.svh	/^  function void set_propagate_mode (bit prop_mode);$/;"	p	language:SystemVerilog	function:uvm_objection.set_propagate_mode
provided_to_port_list	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  uvm_port_base #(uvm_sqr_if_base #(REQ, RSP)) provided_to_port_list[string];$/;"	r	language:SystemVerilog	function:uvm_sequencer.m_find_number_driver_connections
provider	./uvm-verilator/src/base/uvm_port_base.svh	/^  local function bit  m_check_relationship (this_type provider);  $/;"	p	language:SystemVerilog	function:uvm_port_base.m_check_relationship
provider	./uvm-verilator/src/base/uvm_port_base.svh	/^  local function void m_add_list           (this_type provider);$/;"	p	language:SystemVerilog	function:uvm_port_base.m_add_list
provider	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function void connect (this_type provider);$/;"	p	language:SystemVerilog	function:uvm_port_base.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^   function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_passthrough_target_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_b_target_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket.connect
provider	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^  function void connect(this_type provider);$/;"	p	language:SystemVerilog	function:uvm_tlm_nb_target_socket.connect
provides_responses	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  bit provides_responses; $/;"	r	language:SystemVerilog	class:uvm_reg_adapter
proxy	./uvm-verilator/src/base/uvm_printer.svh	/^   static uvm_printer_element_proxy proxy = new("proxy") ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
proxy	./uvm-verilator/src/base/uvm_printer.svh	/^  static uvm_printer_element_proxy proxy = new("proxy") ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
push_active_object	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function void push_active_object( uvm_object obj );$/;"	f	language:SystemVerilog	class:uvm_policy
push_back	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void push_back(T item);$/;"	f	language:SystemVerilog	class:uvm_queue
push_data	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^void push_data(int lvl,char *entry, int cmd) {$/;"	f	language:C	typeref:typename:void
push_element	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::push_element ( string name,$/;"	f	language:SystemVerilog	class:uvm_printer
push_front	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void push_front(T item);$/;"	f	language:SystemVerilog	class:uvm_queue
push_get_record	./uvm-verilator/src/base/uvm_resource.svh	/^  function void push_get_record(string name, string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
put	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  virtual task put(REQ item);$/;"	t	language:SystemVerilog	class:uvm_push_driver
put	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::put (RSP t);$/;"	t	language:SystemVerilog	class:uvm_sequencer
put	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task put(input T2 t);$/;"	t	language:SystemVerilog	class:uvm_sqr_if_base
put	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual task put(T t);$/;"	t	language:SystemVerilog	class:uvm_tlm_fifo_base
put	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual task put( input T t );$/;"	t	language:SystemVerilog	class:uvm_tlm_fifo
put	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task put( input T1 t );$/;"	t	language:SystemVerilog	class:uvm_tlm_if_base
put_ap	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_analysis_port #(T) put_ap;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
put_base_response	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void put_base_response(input uvm_sequence_item response);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
put_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::put_bits( ref bit bitstream [] ); set_packed_bits(bitstream); endfunct/;"	f	language:SystemVerilog	class:uvm_packer
put_bytes	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::put_bytes( ref byte unsigned bytestream [] ); set_packed_bytes(bytestr/;"	f	language:SystemVerilog	class:uvm_packer
put_export	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  uvm_put_imp #(T, this_type) put_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_fifo_base
put_ints	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::put_ints( ref int unsigned intstream [] ); set_packed_ints(intstream);/;"	f	language:SystemVerilog	class:uvm_packer
put_request_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_put_export #(REQ) put_request_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
put_response	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  virtual function void put_response(uvm_sequence_item response_item);$/;"	f	language:SystemVerilog	class:uvm_reg_sequence
put_response	./uvm-verilator/src/seq/uvm_sequence.svh	/^  virtual function void put_response(uvm_sequence_item response_item);$/;"	f	language:SystemVerilog	class:uvm_sequence
put_response	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void put_response (uvm_sequence_item response_item);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
put_response	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::put_response (RSP t);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
put_response	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function void put_response(input T2 t);$/;"	f	language:SystemVerilog	class:uvm_sqr_if_base
put_response_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_put_export #(RSP) put_response_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.add
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_all
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_first
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_last
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_next
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_prev
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
q	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_queue#(uvm_callback) q;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_delete_tw_cbs
q	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find(uvm_queue#(uvm_callback) q, uvm_callback cb);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_cb_find
q	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find_name(uvm_queue#(uvm_callback) q, string name, string where);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_cb_find_name
q	./uvm-verilator/src/base/uvm_callback.svh	/^  static function void m_get_q (ref uvm_queue #(uvm_callback) q, input T obj);$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_get_q
q	./uvm-verilator/src/base/uvm_printer.svh	/^      int q[5];$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
q	./uvm-verilator/src/base/uvm_report_catcher.svh	/^	  string q[$];$/;"	r	language:SystemVerilog	function:uvm_report_catcher.print_catcher
q	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    string q[$];$/;"	r	language:SystemVerilog	function:uvm_report_catcher.summarize
q	./uvm-verilator/src/base/uvm_report_server.svh	/^                        string q[$];$/;"	r	language:SystemVerilog	function:uvm_report_server.do_copy
q	./uvm-verilator/src/base/uvm_report_server.svh	/^                        uvm_severity q[$];$/;"	r	language:SystemVerilog	function:uvm_report_server.do_copy
q	./uvm-verilator/src/base/uvm_report_server.svh	/^    string q[$];$/;"	r	language:SystemVerilog	function:uvm_default_report_server.report_summarize
q	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void get_id_set(output string q[$]);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.get_id_set
q	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void get_severity_set(output uvm_severity q[$]);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.get_severity_set
q	./uvm-verilator/src/base/uvm_resource.svh	/^                                         ref uvm_resource_types::rsrc_q_t q,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q = new();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q = new();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_type
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q = new;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_by_name
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_by_type
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_precedence
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_precedence
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_name
q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_type
q	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_highest_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	p	language:SystemVerilog	function:uvm_resource.get_highest_precedence
q	./uvm-verilator/src/base/uvm_resource.svh	/^  static function uvm_resource_base get_highest_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_highest_precedence
q	./uvm-verilator/src/base/uvm_resource.svh	/^  static function void sort_by_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.sort_by_precedence
q	./uvm-verilator/src/base/uvm_root.svh	/^	string q[$];$/;"	r	language:SystemVerilog	function:uvm_root.report_header
q	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^	   	string q[$];$/;"	r	language:SystemVerilog	function:uvm_spell_chkr.check
q	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function unsigned get_streams(ref uvm_tr_stream q[$]);$/;"	p	language:SystemVerilog	function:uvm_tr_database.get_streams
q	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function unsigned get_recorders(ref uvm_recorder q[$]);$/;"	p	language:SystemVerilog	function:uvm_tr_stream.get_recorders
q	./uvm-verilator/src/base/uvm_traversal.svh	/^      STRUCTURE q[$];$/;"	r	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
q	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		uvm_reg_block q[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.unregister
q	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^	 string q[$];$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.check_phase
q	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^        uvm_object_wrapper q[$];$/;"	r	language:SystemVerilog	task:uvm_sequence_library.body
q	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^	  int q[$];$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_unlock_req
q_size	./uvm-verilator/src/base/uvm_resource.svh	/^          int q_size = ttab[type_handle].size();$/;"	r	language:SystemVerilog	function:uvm_resource_pool.delete
qc	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_queue_class qc;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
qm	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_mem qm[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
qq	./uvm-verilator/src/base/uvm_printer.svh	/^      int qq[$];$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
qr	./uvm-verilator/src/base/uvm_callback.svh	/^          uvm_queue#(uvm_callback) qr;$/;"	r	language:SystemVerilog	function:uvm_callbacks.add
qr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg qr[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
qs	./uvm-verilator/src/base/uvm_callback.svh	/^    string qs[$];$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
qs	./uvm-verilator/src/base/uvm_factory.svh	/^  string qs[$];$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_display
qs	./uvm-verilator/src/base/uvm_factory.svh	/^  string qs[$];$/;"	r	language:SystemVerilog	function:uvm_default_factory.print
qs	./uvm-verilator/src/base/uvm_resource.svh	/^    string qs[$];$/;"	r	language:SystemVerilog	function:uvm_resource_pool.dump_get_records
qs	./uvm-verilator/src/base/uvm_resource_base.svh	/^    string qs[$];$/;"	r	language:SystemVerilog	function:uvm_resource_base.print_accessors
qualify	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void qualify(uvm_object obj=null,$/;"	f	language:SystemVerilog	class:uvm_test_done_objection
queue	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_factory_override queue[$];$/;"	r	language:SystemVerilog	class:uvm_factory_queue_class
queue	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase queue[$];$/;"	r	language:SystemVerilog	function:uvm_phase.sync
queue	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase queue[$];$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
queue	./uvm-verilator/src/base/uvm_queue.svh	/^  protected T queue[$];$/;"	r	language:SystemVerilog	class:uvm_queue
queue_of_element	./uvm-verilator/src/base/uvm_report_message.svh	/^  typedef uvm_report_message_element_base queue_of_element[$];$/;"	T	language:SystemVerilog	class:uvm_report_message_element_container
queue_size	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    int queue_size, i;$/;"	r	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.get_base_response
quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_quit_count(int quit_count);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_quit_count
r	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_component.apply_config_settings
r	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_resource#(T) r;$/;"	r	language:SystemVerilog	function:uvm_config_db.get
r	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_resource#(T) r;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
r	./uvm-verilator/src/base/uvm_resource.svh	/^      uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.m_print_resources
r	./uvm-verilator/src/base/uvm_resource.svh	/^    this_type r;$/;"	r	language:SystemVerilog	function:uvm_resource.get_highest_precedence
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_highest_precedence
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_scope
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_type
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_scope
r	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base r;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.sort_by_precedence
r	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function int unsigned get_precedence(uvm_resource_base r);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_precedence
r	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function void set_precedence(uvm_resource_base r,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_precedence
r	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t r;$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_default
r	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    protected virtual function void check_reg(uvm_reg r,$/;"	p	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.check_reg
r	./uvm-verilator/src/reg/uvm_reg_block.svh	/^       uvm_reg_block r[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.find_blocks
r	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg r = i;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
r	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_vreg r = i;$/;"	r	language:SystemVerilog	function:uvm_reg_block.do_print
r	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg r;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
r	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int r = a \/ b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.ceil
r	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^    bit r;$/;"	r	language:SystemVerilog	function:uvm_tlm_fifo.flush
r0	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int r0 = a % b;$/;"	r	language:SystemVerilog	function:uvm_reg_map.ceil
r_item	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^            uvm_reg_item r_item = new("bd_r_item");$/;"	r	language:SystemVerilog	function:uvm_reg_backdoor.start_update_thread
r_lhs	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^      uvm_recorder r_lhs, r_rhs;$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
r_lhs	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_recorder r_lhs, r_rhs;$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
r_rhs	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^      uvm_recorder r_lhs, r_rhs;$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
r_rhs	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_recorder r_lhs, r_rhs;$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
radix	./uvm-verilator/src/base/uvm_comparer.svh	/^                                          uvm_radix_enum radix=UVM_NORADIX); $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_int
radix	./uvm-verilator/src/base/uvm_comparer.svh	/^                                      uvm_radix_enum radix=UVM_NORADIX); $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field
radix	./uvm-verilator/src/base/uvm_misc.svh	/^                                         uvm_radix_enum radix=UVM_NORADIX,$/;"	p	language:SystemVerilog	function:uvm_bitstream_to_string
radix	./uvm-verilator/src/base/uvm_misc.svh	/^                                         uvm_radix_enum radix=UVM_NORADIX,$/;"	p	language:SystemVerilog	function:uvm_integral_to_string
radix	./uvm-verilator/src/base/uvm_object_globals.svh	/^function string uvm_radix_to_string(uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_radix_to_string
radix	./uvm-verilator/src/base/uvm_printer.svh	/^                                            uvm_radix_enum radix=UVM_NORADIX,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field_int
radix	./uvm-verilator/src/base/uvm_printer.svh	/^                                      uvm_radix_enum radix=UVM_NORADIX,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field
radix	./uvm-verilator/src/base/uvm_printer.svh	/^                                   uvm_radix_enum radix=UVM_NORADIX,$/;"	p	language:SystemVerilog	function:uvm_printer.print_int
radix	./uvm-verilator/src/base/uvm_printer.svh	/^  function string get_radix_str(uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:m_uvm_printer_knobs.get_radix_str
radix	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::get_radix_string (uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_printer.get_radix_string
radix	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_default_radix (uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_printer.set_default_radix
radix	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_radix_string (uvm_radix_enum radix, string prefix);$/;"	p	language:SystemVerilog	function:uvm_printer.set_radix_string
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                       uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field_int
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                   uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute_int
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                                  uvm_radix_enum radix=UVM_NORADIX);$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field_int
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                               uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_recorder.set_attribute
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                               uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.set_attribute
radix	./uvm-verilator/src/base/uvm_recorder.svh	/^                              uvm_radix_enum radix=UVM_NORADIX);$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field
radix	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				  uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_int
radix	./uvm-verilator/src/base/uvm_report_message.svh	/^                                              output uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.get_value
radix	./uvm-verilator/src/base/uvm_report_message.svh	/^                                int size, uvm_radix_enum radix, $/;"	p	language:SystemVerilog	function:uvm_report_message.add_int
radix	./uvm-verilator/src/base/uvm_report_message.svh	/^                                int size, uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_int
radix	./uvm-verilator/src/base/uvm_report_message.svh	/^                              uvm_radix_enum radix);$/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.set_value
radix_str	./uvm-verilator/src/base/uvm_misc.svh	/^                                         string radix_str="");$/;"	p	language:SystemVerilog	function:uvm_bitstream_to_string
radix_str	./uvm-verilator/src/base/uvm_misc.svh	/^                                         string radix_str="");$/;"	p	language:SystemVerilog	function:uvm_integral_to_string
raise	./uvm-verilator/src/base/uvm_objection.svh	/^                             bit raise,$/;"	p	language:SystemVerilog	function:uvm_objection.m_propagate
raise_objection	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raise_objection (uvm_object obj=null,$/;"	f	language:SystemVerilog	class:uvm_objection
raise_objection	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::raise_objection (uvm_object obj, $/;"	f	language:SystemVerilog	class:uvm_phase
raised	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void raised (uvm_objection objection, uvm_object source_obj, $/;"	f	language:SystemVerilog	class:uvm_component
raised	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  virtual function void raised (uvm_objection objection,$/;"	f	language:SystemVerilog	class:uvm_heartbeat_callback
raised	./uvm-verilator/src/base/uvm_objection.svh	/^  event raised;$/;"	e	language:SystemVerilog	class:uvm_objection_events
raised	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raised (uvm_object obj,$/;"	f	language:SystemVerilog	class:uvm_objection
raised	./uvm-verilator/src/base/uvm_objection.svh	/^  virtual function void raised (uvm_objection objection, uvm_object obj, $/;"	f	language:SystemVerilog	class:uvm_objection_callback
rand_state	./uvm-verilator/src/base/uvm_report_message.svh	/^     string rand_state;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_int
rand_state	./uvm-verilator/src/base/uvm_report_message.svh	/^     string rand_state;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_object
rand_state	./uvm-verilator/src/base/uvm_report_message.svh	/^     string rand_state;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_string
rand_state	./uvm-verilator/src/base/uvm_report_message.svh	/^    string rand_state;$/;"	r	language:SystemVerilog	function:uvm_report_message.new_report_message
randstate	./uvm-verilator/src/base/uvm_report_catcher.svh	/^        string randstate;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
range	./uvm-verilator/src/reg/uvm_reg_map.svh	/^              uvm_reg_map_addr_range range = '{ min, max, stride};$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
range	./uvm-verilator/src/reg/uvm_reg_map.svh	/^         uvm_reg_map_addr_range range = '{ min, max, stride};$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
range_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
range_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
rb	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rb;$/;"	r	language:SystemVerilog	function:uvm_resource.get_highest_precedence
rdat	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_reg_data_t     rdat,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_read
rdat	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_reg_data_t     rdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_read
rdat	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_reg_data_t     rdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_read
rdat	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_reg_data_t     rdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_read
re	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex(string re, scope);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
re	./uvm-verilator/src/dpi/uvm_regex.svh	/^function int uvm_re_match(string re, string str);$/;"	p	language:SystemVerilog	function:uvm_re_match
re_link	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^         uvm_related_link re_link;$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
read	./uvm-verilator/src/base/uvm_resource.svh	/^  function T read(uvm_object accessor = null);$/;"	f	language:SystemVerilog	class:uvm_resource
read	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::read(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem
read	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::read(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem_region
read	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::read(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg
read	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::read(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
read	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::read(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_reg_field
read	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task read(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_data
read	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                                bit            read = 1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_reg_by_offset
read	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::read(input  longint unsigned   idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
read	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::read(input longint unsigned     idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
read_by_name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit read_by_name(input string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_db
read_by_type	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit read_by_type(input string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_db
read_count	./uvm-verilator/src/base/uvm_resource_base.svh	/^    int unsigned read_count;$/;"	w	language:SystemVerilog	typedef:uvm_resource_types.access_t
read_from	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      int read_from;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
read_func	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::read_func(uvm_reg_item rw);$/;"	f	language:SystemVerilog	class:uvm_reg_backdoor
read_in_progress	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local bit read_in_progress;$/;"	r	language:SystemVerilog	class:uvm_vreg
read_in_progress	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local bit read_in_progress;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
read_mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task read_mem(input  uvm_mem           mem,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
read_mem_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::read_mem_by_name(output uvm_status_e  status,$/;"	t	language:SystemVerilog	class:uvm_reg_block
read_only	./uvm-verilator/src/base/uvm_resource_base.svh	/^  protected bit read_only;$/;"	r	language:SystemVerilog	class:uvm_resource_base
read_reg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task read_reg(input  uvm_reg           rg,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
read_reg_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::read_reg_by_name(output uvm_status_e  status,$/;"	t	language:SystemVerilog	class:uvm_reg_block
read_time	./uvm-verilator/src/base/uvm_resource_base.svh	/^    time read_time;$/;"	w	language:SystemVerilog	typedef:uvm_resource_types.access_t
readmemh	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::readmemh(string filename);$/;"	t	language:SystemVerilog	class:uvm_reg_block
reads	./uvm-verilator/src/base/uvm_resource.svh	/^    int reads;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
ready	./uvm-verilator/src/base/uvm_config_db.svh	/^  static local bit ready;$/;"	r	language:SystemVerilog	class:uvm_config_db_options
ready	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^  static local bit ready;$/;"	r	language:SystemVerilog	class:uvm_resource_db_options
reconfigure	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_mam_cfg uvm_mem_mam::reconfigure(uvm_mem_mam_cfg cfg = null);$/;"	f	language:SystemVerilog	class:uvm_mem_mam
record	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::record (uvm_recorder recorder=null);$/;"	f	language:SystemVerilog	class:uvm_object
record	./uvm-verilator/src/base/uvm_recorder.svh	/^        uvm_recorder record = uvm_recorder::get_recorder_from_handle(handle);$/;"	r	language:SystemVerilog	function:uvm_text_recorder.end_tr
record	./uvm-verilator/src/base/uvm_recorder.svh	/^        uvm_recorder record = uvm_recorder::get_recorder_from_handle(handle);$/;"	r	language:SystemVerilog	function:uvm_text_recorder.free_tr
record	./uvm-verilator/src/base/uvm_report_message.svh	/^   function void record(uvm_recorder recorder);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
record	./uvm-verilator/src/base/uvm_resource.svh	/^    get_t record;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.dump_get_records
record_all_messages	./uvm-verilator/src/base/uvm_report_server.svh	/^  bit record_all_messages = 0;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
record_error_tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::record_error_tr (string stream_name="main",$/;"	f	language:SystemVerilog	class:uvm_component
record_event_tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::record_event_tr (string stream_name="main",$/;"	f	language:SystemVerilog	class:uvm_component
record_field	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_field(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_field_int	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_field_int(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_field_real	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_field_real(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_generic	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_generic(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_object	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_object(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_read_access	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void record_read_access(uvm_object accessor = null);$/;"	f	language:SystemVerilog	class:uvm_resource_base
record_string	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_string(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_time	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void record_time(string name,$/;"	f	language:SystemVerilog	class:uvm_recorder
record_write_access	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void record_write_access(uvm_object accessor = null);$/;"	f	language:SystemVerilog	class:uvm_resource_base
recorder	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_recorder recorder, parent_recorder, link_recorder;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
recorder	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_recorder recorder;$/;"	r	language:SystemVerilog	function:uvm_component.end_tr
recorder	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_recorder recorder;$/;"	r	language:SystemVerilog	function:uvm_component.record_error_tr
recorder	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_recorder recorder;$/;"	r	language:SystemVerilog	function:uvm_component.record_event_tr
recorder	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_record (uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_object.do_record
recorder	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::record (uvm_recorder recorder=null);$/;"	p	language:SystemVerilog	function:uvm_object.record
recorder	./uvm-verilator/src/base/uvm_recorder.svh	/^        uvm_recorder recorder;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.begin_tr
recorder	./uvm-verilator/src/base/uvm_recorder.svh	/^      uvm_recorder recorder;$/;"	r	language:SystemVerilog	function:uvm_recorder.m_free_id
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^   function void record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_base.record
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.do_record
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message_object_element.do_record
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message_string_element.do_record
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message.do_record
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.do_record
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void m_record_core_properties(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message.m_record_core_properties
recorder	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void m_record_message(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_report_message.m_record_message
recorder	./uvm-verilator/src/base/uvm_report_server.svh	/^          uvm_recorder recorder = stream.open_recorder(report_message.get_name(),,report_message/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
recorder	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   function void m_free_recorder(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_tr_stream.m_free_recorder
recorder	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_record (uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_transaction.do_record
recorder	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_record(uvm_recorder recorder);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_record
recording_depth	./uvm-verilator/src/base/uvm_recorder.svh	/^  int recording_depth;$/;"	r	language:SystemVerilog	class:uvm_recorder
recording_detail	./uvm-verilator/src/base/uvm_component.svh	/^  int unsigned recording_detail = UVM_NONE;$/;"	r	language:SystemVerilog	class:uvm_component
recurse	./uvm-verilator/src/base/uvm_component.svh	/^                                                    bit recurse=0);$/;"	p	language:SystemVerilog	function:uvm_component.print_config_settings
recurse	./uvm-verilator/src/base/uvm_component.svh	/^                             bit recurse=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_int_local
recurse	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::check_config_usage ( bit recurse=1 );$/;"	p	language:SystemVerilog	function:uvm_component.check_config_usage
recurse	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config(bit recurse = 0, audit = 0);$/;"	p	language:SystemVerilog	function:uvm_component.print_config
recurse	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::print_config_with_audit(bit recurse = 0);$/;"	p	language:SystemVerilog	function:uvm_component.print_config_with_audit
recurse	./uvm-verilator/src/base/uvm_object.svh	/^                                             bit        recurse=1);$/;"	p	language:SystemVerilog	function:uvm_object.set_object_local
recurse	./uvm-verilator/src/base/uvm_object.svh	/^                                             bit    recurse=1);$/;"	p	language:SystemVerilog	function:uvm_object.set_string_local
recurse	./uvm-verilator/src/base/uvm_object.svh	/^                                          bit         recurse=1);$/;"	p	language:SystemVerilog	function:uvm_object.set_int_local
recurse	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::get_children(ref uvm_printer_element children[$], input bit r/;"	p	language:SystemVerilog	function:uvm_printer_element.get_children
recursion	./uvm-verilator/src/base/uvm_comparer.svh	/^  uvm_recursion_policy_enum recursion,$/;"	p	language:SystemVerilog	function:uvm_comparer.object_compared
recursion	./uvm-verilator/src/base/uvm_copier.svh	/^  				uvm_recursion_policy_enum recursion$/;"	p	language:SystemVerilog	function:uvm_copier.object_copied
recursion	./uvm-verilator/src/base/uvm_printer.svh	/^                                                                    uvm_recursion_policy_enum re/;"	p	language:SystemVerilog	function:uvm_printer.object_printed
recursion_policy	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_recursion_policy_enum recursion_policy ;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
recursion_policy	./uvm-verilator/src/base/uvm_printer.svh	/^  uvm_recursion_policy_enum recursion_policy;$/;"	r	language:SystemVerilog	function:uvm_printer.print_object
recursion_state_e	./uvm-verilator/src/base/uvm_policy.svh	/^} recursion_state_e;$/;"	T	language:SystemVerilog	class:uvm_policy
reference	./uvm-verilator/src/base/uvm_printer.svh	/^  bit reference = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
reference_id	./uvm-verilator/src/base/uvm_packer.svh	/^  int reference_id; $/;"	r	language:SystemVerilog	function:uvm_packer.unpack_object_with_meta
reference_id	./uvm-verilator/src/base/uvm_packer.svh	/^  int reference_id;$/;"	r	language:SystemVerilog	function:uvm_packer.pack_object_with_meta
reg2bus	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);$/;"	f	language:SystemVerilog	class:uvm_reg_tlm_adapter
reg_	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg reg_=get_register();$/;"	r	language:SystemVerilog	function:uvm_reg_field.convert2string
reg_a	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                            uvm_reg reg_a[],$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.configure
reg_ap	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  uvm_analysis_port #(uvm_reg_item) reg_ap;$/;"	r	language:SystemVerilog	class:uvm_reg_predictor
reg_item	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^       uvm_reg_item reg_item;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
reg_item	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^   uvm_reg_item reg_item;$/;"	r	language:SystemVerilog	class:uvm_predict_s
reg_item	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^      uvm_reg_item reg_item;$/;"	r	language:SystemVerilog	task:uvm_reg_sequence.body
reg_seq	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   protected uvm_reg_single_access_seq reg_seq;$/;"	r	language:SystemVerilog	class:uvm_reg_access_seq
reg_seq	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   protected uvm_reg_single_bit_bash_seq reg_seq;$/;"	r	language:SystemVerilog	class:uvm_reg_bit_bash_seq
reg_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   protected uvm_reg_shared_access_seq reg_seq;$/;"	r	language:SystemVerilog	class:uvm_reg_mem_shared_access_seq
reg_seqr	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  uvm_sequencer #(uvm_reg_item) reg_seqr;$/;"	r	language:SystemVerilog	class:uvm_reg_sequence
reg_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  protected uvm_sequence_base   reg_sequences[int];$/;"	r	language:SystemVerilog	class:uvm_sequencer_base
reg_value	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t reg_value = rw.value[0];$/;"	r	language:SystemVerilog	function:uvm_reg.do_predict
reg_value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_data_t  reg_value;$/;"	r	language:SystemVerilog	task:uvm_reg_field.peek
regex	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function chandle uvm_dpi_regcomp(string regex); return null; endfunction$/;"	p	language:SystemVerilog	function:uvm_dpi_regcomp
regfile_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                                      uvm_reg_file regfile_parent);$/;"	p	language:SystemVerilog	function:uvm_reg.set_parent
regfile_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^                                  uvm_reg_file regfile_parent=null,$/;"	p	language:SystemVerilog	function:uvm_reg.configure
regfile_parent	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::configure(uvm_reg_block blk_parent, uvm_reg_file regfile_parent, str/;"	p	language:SystemVerilog	function:uvm_reg_file.configure
regfile_parent	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                            uvm_reg_file regfile_parent = null);$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.configure
region	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function void uvm_mem_mam::release_region(uvm_mem_region region);$/;"	p	language:SystemVerilog	function:uvm_mem_mam.release_region
region	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local uvm_mem_region   region;    \/\/ Not NULL if implemented via MAM$/;"	r	language:SystemVerilog	class:uvm_vreg
region	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_mem_region region;$/;"	r	language:SystemVerilog	function:uvm_vreg.implement
register	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::register (uvm_object_wrapper obj);$/;"	f	language:SystemVerilog	class:uvm_default_factory
register_super_type	./uvm-verilator/src/base/uvm_callback.svh	/^  static function bit register_super_type(string tname="", sname="");$/;"	f	language:SystemVerilog	class:uvm_derived_callbacks
regs	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^      uvm_reg regs[$];$/;"	r	language:SystemVerilog	task:uvm_reg_access_seq.do_block
regs	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg regs[$];$/;"	r	language:SystemVerilog	task:uvm_reg_bit_bash_seq.do_block
regs	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^	  uvm_reg regs[$];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
regs	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^        uvm_reg       regs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_mem_hdl_paths_seq.do_block
regs	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_reg regs[$];$/;"	r	language:SystemVerilog	task:uvm_reg_mem_shared_access_seq.do_block
regs	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::get_virtual_registers(ref uvm_vreg regs[$]);$/;"	p	language:SystemVerilog	function:uvm_mem.get_virtual_registers
regs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int unsigned   regs[uvm_reg];$/;"	r	language:SystemVerilog	class:uvm_reg_block
regs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_registers(ref uvm_reg regs[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_registers
regs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::get_virtual_registers(ref uvm_vreg regs[$],$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_virtual_registers
regs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg  regs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.convert2string
regs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg  regs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
regs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg regs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.reset
regs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_vreg regs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_virtual_fields
regs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_registers(ref uvm_reg regs[$], input uvm_hier_e hier=UVM_HIER);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_registers
regs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::get_virtual_registers(ref uvm_vreg regs[$], input uvm_hier_e hier=UVM/;"	p	language:SystemVerilog	function:uvm_reg_map.get_virtual_registers
relation	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 string relation="");$/;"	p	language:SystemVerilog	function:uvm_recorder.link_tr
relation	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 string relation="");$/;"	p	language:SystemVerilog	function:uvm_text_recorder.link_tr
relative_inst_path	./uvm-verilator/src/base/uvm_component.svh	/^function void  uvm_component::set_inst_override (string relative_inst_path,  $/;"	p	language:SystemVerilog	function:uvm_component.set_inst_override
relative_inst_path	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_inst_override_by_type (string relative_inst_path,  $/;"	p	language:SystemVerilog	function:uvm_component.set_inst_override_by_type
release_all_regions	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function void uvm_mem_mam::release_all_regions();$/;"	f	language:SystemVerilog	class:uvm_mem_mam
release_region	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function void uvm_mem_mam::release_region(uvm_mem_region region);$/;"	f	language:SystemVerilog	class:uvm_mem_mam
release_region	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function void uvm_mem_region::release_region();$/;"	f	language:SystemVerilog	class:uvm_mem_region
release_region	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::release_region();$/;"	f	language:SystemVerilog	class:uvm_vreg
remainder	./uvm-verilator/src/base/uvm_component.svh	/^                                            output string remainder );$/;"	p	language:SystemVerilog	function:uvm_component.m_extract_name
remainder	./uvm-verilator/src/base/uvm_component.svh	/^  string leaf , remainder;$/;"	r	language:SystemVerilog	function:uvm_component.lookup
remove	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void remove (uvm_component comp);$/;"	f	language:SystemVerilog	class:uvm_heartbeat
remove	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void remove(uvm_reg rg);$/;"	f	language:SystemVerilog	class:uvm_reg_read_only_cbs
remove	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void remove(uvm_reg rg);$/;"	f	language:SystemVerilog	class:uvm_reg_write_only_cbs
remove_sequence	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::remove_sequence(uvm_object_wrapper seq_type);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
remove_sequence_from_queues	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::remove_sequence_from_queues($/;"	f	language:SystemVerilog	class:uvm_sequencer_base
replace	./uvm-verilator/src/base/uvm_component.svh	/^                                                        bit    replace=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_type_override_by_type
replace	./uvm-verilator/src/base/uvm_component.svh	/^                                                bit    replace=1);$/;"	p	language:SystemVerilog	function:uvm_component.set_type_override
replace	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      bit replace=1);$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
replace	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      bit replace=1);$/;"	p	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_type
replace	./uvm-verilator/src/base/uvm_factory.svh	/^                bit replace=0);$/;"	p	language:SystemVerilog	function:uvm_factory_override.new
replace	./uvm-verilator/src/base/uvm_factory.svh	/^  bit replace;$/;"	r	language:SystemVerilog	class:uvm_factory_override
replace	./uvm-verilator/src/base/uvm_registry.svh	/^                                          bit replace);$/;"	p	language:SystemVerilog	function:uvm_registry_common.set_type_override
replace	./uvm-verilator/src/base/uvm_registry.svh	/^                                          bit replace=1);$/;"	p	language:SystemVerilog	function:uvm_abstract_component_registry.set_type_override
replace	./uvm-verilator/src/base/uvm_registry.svh	/^                                          bit replace=1);$/;"	p	language:SystemVerilog	function:uvm_abstract_object_registry.set_type_override
replace	./uvm-verilator/src/base/uvm_registry.svh	/^                                          bit replace=1);$/;"	p	language:SystemVerilog	function:uvm_component_registry.set_type_override
replace	./uvm-verilator/src/base/uvm_registry.svh	/^                                          bit replace=1);$/;"	p	language:SystemVerilog	function:uvm_object_registry.set_type_override
replace	./uvm-verilator/src/base/uvm_root.svh	/^	int replace=1;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_type_override
replaced	./uvm-verilator/src/base/uvm_factory.svh	/^  bit replaced;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_name
replaced	./uvm-verilator/src/base/uvm_factory.svh	/^  bit replaced;$/;"	r	language:SystemVerilog	function:uvm_default_factory.set_type_override_by_type
report	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::report();              return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
report	./uvm-verilator/src/base/uvm_report_handler.svh	/^  virtual function void report($/;"	f	language:SystemVerilog	class:uvm_report_handler
report_enabled_checked	./uvm-verilator/src/base/uvm_globals.svh	/^                                 bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
report_enabled_checked	./uvm-verilator/src/base/uvm_globals.svh	/^                               bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
report_enabled_checked	./uvm-verilator/src/base/uvm_globals.svh	/^                               bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
report_enabled_checked	./uvm-verilator/src/base/uvm_globals.svh	/^                              bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
report_enabled_checked	./uvm-verilator/src/base/uvm_globals.svh	/^                          bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report
report_enabled_checked	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					      bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
report_enabled_checked	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
report_enabled_checked	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
report_enabled_checked	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					   bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
report_enabled_checked	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
report_enabled_checked	./uvm-verilator/src/base/uvm_report_object.svh	/^					    bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
report_enabled_checked	./uvm-verilator/src/base/uvm_report_object.svh	/^					  bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
report_enabled_checked	./uvm-verilator/src/base/uvm_report_object.svh	/^					  bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
report_enabled_checked	./uvm-verilator/src/base/uvm_report_object.svh	/^					 bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
report_enabled_checked	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    bit report_enabled_checked =0);$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
report_enabled_checked	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					    bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
report_enabled_checked	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
report_enabled_checked	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					  bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
report_enabled_checked	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^					 bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
report_enabled_checked	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    bit report_enabled_checked = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
report_header	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::report_header(UVM_FILE file = 0);$/;"	f	language:SystemVerilog	class:uvm_root
report_message	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_process_report_message(uvm_report_message report_message);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_process_report_message
report_message	./uvm-verilator/src/base/uvm_report_handler.svh	/^  virtual function void process_report_message(uvm_report_message report_message);$/;"	p	language:SystemVerilog	function:uvm_report_handler.process_report_message
report_message	./uvm-verilator/src/base/uvm_report_message.svh	/^    uvm_report_message report_message;$/;"	r	language:SystemVerilog	function:uvm_report_message.do_copy
report_message	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_process_report_message(uvm_report_message report_message);$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_process_report_message
report_message	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function string compose_report_message(uvm_report_message report_message,$/;"	p	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
report_message	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void execute_report_message(uvm_report_message report_message,$/;"	p	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
report_message	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void process_report_message(uvm_report_message report_message);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.process_report_message
report_message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_process_report_message (uvm_report_message report_message);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_process_report_message
report_object_name	./uvm-verilator/src/base/uvm_report_server.svh	/^                                                 string report_object_name = "");$/;"	p	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
report_ok	./uvm-verilator/src/base/uvm_report_server.svh	/^    bit report_ok = 1;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.process_report_message
report_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase report_ph;$/;"	r	language:SystemVerilog
report_phase	./tb/uvm_test.sv	/^  virtual function void report_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
report_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::report_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
report_server	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_report_server report_server;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
report_summarize	./uvm-verilator/src/base/uvm_report_server.svh	/^  virtual function void report_summarize(UVM_FILE file = UVM_STDOUT);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
req	./uvm-verilator/src/comps/uvm_driver.svh	/^  REQ req;$/;"	r	language:SystemVerilog	class:uvm_driver
req	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  REQ req;$/;"	r	language:SystemVerilog	class:uvm_push_driver
req	./uvm-verilator/src/seq/uvm_sequence.svh	/^  REQ                req;$/;"	r	language:SystemVerilog	class:uvm_sequence
req	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit nb_transport(input T1 req, output T2 rsp);$/;"	p	language:SystemVerilog	function:uvm_tlm_if_base.nb_transport
req	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task transport( input T1 req , output T2 rsp );$/;"	p	language:SystemVerilog	task:uvm_tlm_if_base.transport
req	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function bit nb_transport (REQ req, output RSP rsp );$/;"	p	language:SystemVerilog	function:uvm_tlm_transport_channel.nb_transport
req_export	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  uvm_blocking_put_imp #(REQ, uvm_push_driver #(REQ,RSP)) req_export;$/;"	r	language:SystemVerilog	class:uvm_push_driver
req_item	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  REQ req_item;$/;"	r	language:SystemVerilog	task:uvm_sequence_library.execute
req_item	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  REQ req_item;$/;"	r	language:SystemVerilog	task:uvm_sequencer.get_next_item
req_port	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  uvm_blocking_put_port #(REQ) req_port;$/;"	r	language:SystemVerilog	class:uvm_push_sequencer
req_s	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_request req_s;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.wait_for_grant
req_type	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  typedef REQ req_type;$/;"	T	language:SystemVerilog	class:uvm_sequencer_param_base
request	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence.send_request
request	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.send_request
request	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequencer_base::seq_req_t  request;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
request	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  task transport (REQ request, output RSP response );$/;"	p	language:SystemVerilog	task:uvm_tlm_transport_channel.transport
request_ap	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_analysis_port #(REQ) request_ap;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
request_fifo_size	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                int request_fifo_size=1,$/;"	p	language:SystemVerilog	function:uvm_tlm_req_rsp_channel.new
request_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int        request_id;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
request_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_set_arbitration_completed(int request_id);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_set_arbitration_completed
request_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_wait_for_arbitration_completed(int request_id);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.m_wait_for_arbitration_completed
request_region	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::request_region(int unsigned      n_bytes,$/;"	f	language:SystemVerilog	class:uvm_mem_mam
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          uvm_object_wrapper requested_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_inst_override
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          uvm_object_wrapper requested_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      uvm_object_wrapper requested_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_pair
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^                                            uvm_object_wrapper requested_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_create
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_component uvm_default_factory::create_component_by_type (uvm_object_wrapper request/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_type
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object uvm_default_factory::create_object_by_type (uvm_object_wrapper requested_typ/;"	p	language:SystemVerilog	function:uvm_default_factory.create_object_by_type
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::find_override_by_type(uvm_object_wrapper reques/;"	p	language:SystemVerilog	function:uvm_default_factory.find_override_by_type
requested_type	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::debug_create_by_type (uvm_object_wrapper requested_type,$/;"	p	language:SystemVerilog	function:uvm_default_factory.debug_create_by_type
requested_type_name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_component uvm_component::create_component (string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_component.create_component
requested_type_name	./uvm-verilator/src/base/uvm_component.svh	/^function uvm_object uvm_component::create_object (string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_component.create_object
requested_type_name	./uvm-verilator/src/base/uvm_component.svh	/^function void  uvm_component::print_override_info (string requested_type_name, $/;"	p	language:SystemVerilog	function:uvm_component.print_override_info
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_inst_override
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^                                                      string requested_type_name);$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_pair
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_component uvm_default_factory::create_component_by_name (string requested_type_name/;"	p	language:SystemVerilog	function:uvm_default_factory.create_component_by_name
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object uvm_default_factory::create_object_by_name (string requested_type_name,  $/;"	p	language:SystemVerilog	function:uvm_default_factory.create_object_by_name
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::find_override_by_name (string requested_type_na/;"	p	language:SystemVerilog	function:uvm_default_factory.find_override_by_name
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::m_resolve_type_name(string requested_type_name)/;"	p	language:SystemVerilog	function:uvm_default_factory.m_resolve_type_name
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::m_resolve_type_name_by_inst(string requested_ty/;"	p	language:SystemVerilog	function:uvm_default_factory.m_resolve_type_name_by_inst
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::debug_create_by_name (string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.debug_create_by_name
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::m_debug_create (string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_create
requested_type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void  uvm_default_factory::m_debug_display (string requested_type_name,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_display
rerandomize	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence.send_request
rerandomize	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.send_request
rerandomize	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                               bit rerandomize = 0);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.send_request
rerandomize	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^                                                     bit rerandomize = 0);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.send_request
res	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function new(string name = "uvm_tlm_time", real res = 0);$/;"	p	language:SystemVerilog	function:uvm_time.new
res	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   static function void set_time_resolution(real res);$/;"	p	language:SystemVerilog	function:uvm_time.set_time_resolution
res_str	./uvm-verilator/src/reg/uvm_mem.svh	/^   string res_str;$/;"	r	language:SystemVerilog	function:uvm_mem.convert2string
res_str	./uvm-verilator/src/reg/uvm_reg.svh	/^   string res_str;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
res_str	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   string res_str;$/;"	r	language:SystemVerilog	function:uvm_reg_field.convert2string
res_str	./uvm-verilator/src/reg/uvm_vreg.svh	/^   string res_str;$/;"	r	language:SystemVerilog	function:uvm_vreg.convert2string
res_str	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   string res_str;$/;"	r	language:SystemVerilog	function:uvm_vreg_field.convert2string
reseed	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::reseed ();$/;"	f	language:SystemVerilog	class:uvm_object
reserve_region	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::reserve_region(bit [63:0]   start_offset,$/;"	f	language:SystemVerilog	class:uvm_mem_mam
reset	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void reset (bit wakeup=1);$/;"	f	language:SystemVerilog	class:uvm_barrier
reset	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void reset (bit wakeup = 0);$/;"	f	language:SystemVerilog	class:uvm_event_base
reset	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::reset();$/;"	f	language:SystemVerilog	class:uvm_packer
reset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::for_each(bit reset = 0);$/;"	p	language:SystemVerilog	function:uvm_mem_mam.for_each
reset	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::reset(string kind = "HARD");$/;"	f	language:SystemVerilog	class:uvm_reg
reset	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::reset(string kind = "HARD");$/;"	f	language:SystemVerilog	class:uvm_reg_block
reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       uvm_reg_data_t reset,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::reset(string kind = "HARD");$/;"	f	language:SystemVerilog	class:uvm_reg_field
reset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::reset(string kind = "SOFT");$/;"	f	language:SystemVerilog	class:uvm_reg_map
reset	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::reset(string kind = "HARD");$/;"	f	language:SystemVerilog	class:uvm_vreg
reset	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void reset();$/;"	f	language:SystemVerilog	class:uvm_time
reset_blk	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_mem_access_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_mem_walk_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_access_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_mem_access_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_bit_bash_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_hw_reset_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^    virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_mem_hdl_paths_seq
reset_blk	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   virtual task reset_blk(uvm_reg_block blk);$/;"	t	language:SystemVerilog	class:uvm_reg_mem_shared_access_seq
reset_counts	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void reset_counts;$/;"	f	language:SystemVerilog	class:uvm_heartbeat_callback
reset_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::reset_phase(uvm_phase phase);          return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
reset_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void reset_quit_count();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
reset_report_handler	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void reset_report_handler;$/;"	f	language:SystemVerilog	class:uvm_report_object
reset_severity_counts	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void reset_severity_counts();$/;"	f	language:SystemVerilog	class:uvm_default_report_server
reset_val	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_data_t  reset_val;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
resolve_bindings	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::resolve_bindings();$/;"	f	language:SystemVerilog	class:uvm_component
resolve_bindings	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function void resolve_bindings();$/;"	f	language:SystemVerilog	class:uvm_port_base
resolve_bindings	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function void resolve_bindings();$/;"	f	language:SystemVerilog	class:uvm_port_component
resolve_null_type_by_inst	./uvm-verilator/src/base/uvm_factory.svh	/^                                                          bit resolve_null_type_by_inst=0);$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_matches_type_override
response	./uvm-verilator/src/seq/uvm_sequence.svh	/^    RSP response;$/;"	r	language:SystemVerilog	function:uvm_sequence.put_response
response	./uvm-verilator/src/seq/uvm_sequence.svh	/^  virtual task get_response(output RSP response, input int transaction_id = -1);$/;"	p	language:SystemVerilog	task:uvm_sequence.get_response
response	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void put_base_response(input uvm_sequence_item response);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.put_base_response
response	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void response_handler(uvm_sequence_item response);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.response_handler
response	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task get_base_response(output uvm_sequence_item response, input int transaction_id = -/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.get_base_response
response	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  RSP response;$/;"	r	language:SystemVerilog	function:uvm_sequencer_param_base.analysis_write
response	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  task transport (REQ request, output RSP response );$/;"	p	language:SystemVerilog	task:uvm_tlm_transport_channel.transport
response_ap	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_analysis_port   #(RSP) response_ap;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
response_fifo_size	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^                int response_fifo_size=1);$/;"	p	language:SystemVerilog	function:uvm_tlm_req_rsp_channel.new
response_handler	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void response_handler(uvm_sequence_item response);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
response_item	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  virtual function void put_response(uvm_sequence_item response_item);$/;"	p	language:SystemVerilog	function:uvm_reg_sequence.put_response
response_item	./uvm-verilator/src/seq/uvm_sequence.svh	/^  virtual function void put_response(uvm_sequence_item response_item);$/;"	p	language:SystemVerilog	function:uvm_sequence.put_response
response_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void put_response (uvm_sequence_item response_item);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.put_response
response_queue	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected uvm_sequence_item response_queue[$];$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
response_queue_depth	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected int               response_queue_depth = 8;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
response_queue_error_report_enabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected bit               response_queue_error_report_enabled;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
result	./uvm-verilator/src/base/uvm_comparer.svh	/^  int unsigned result = 0;$/;"	r	language:SystemVerilog	class:uvm_comparer
result	./uvm-verilator/src/base/uvm_comparer.svh	/^  local int unsigned result = 0;$/;"	r	language:SystemVerilog	class:uvm_comparer
result	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_result(int unsigned result);$/;"	p	language:SystemVerilog	function:uvm_comparer.set_result
result	./uvm-verilator/src/base/uvm_factory.svh	/^                                             uvm_object_wrapper result,$/;"	p	language:SystemVerilog	function:uvm_default_factory.m_debug_display
result	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper result;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_create
result	./uvm-verilator/src/base/uvm_printer.svh	/^   string result ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
result	./uvm-verilator/src/base/uvm_printer.svh	/^  string result ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
result	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_map_info result;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_reg_map_info
result_q	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t result_q;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
resume	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::resume();$/;"	t	language:SystemVerilog	class:uvm_component
ret_val	./uvm-verilator/src/base/uvm_comparer.svh	/^     bit ret_val;$/;"	w	language:SystemVerilog	typedef:uvm_comparer.state_info_t
ret_val	./uvm-verilator/src/base/uvm_comparer.svh	/^    bit ret_val = 1;$/;"	r	language:SystemVerilog	function:uvm_comparer.compare_object
ret_val	./uvm-verilator/src/base/uvm_comparer.svh	/^  output bit ret_val$/;"	p	language:SystemVerilog	function:uvm_comparer.object_compared
reverse_order	./uvm-verilator/src/base/uvm_packer.svh	/^  bit   reverse_order;      \/\/flip the bit order around$/;"	r	language:SystemVerilog	class:uvm_packer
rg	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^   uvm_reg rg;$/;"	r	language:SystemVerilog	class:uvm_reg_single_access_seq
rg	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   task bash_kth_bit(uvm_reg         rg,$/;"	p	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
rg	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^   uvm_reg rg;$/;"	r	language:SystemVerilog	class:uvm_reg_single_bit_bash_seq
rg	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^   uvm_reg rg;$/;"	r	language:SystemVerilog	class:uvm_reg_shared_access_seq
rg	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   uvm_reg rg;$/;"	r	language:SystemVerilog	function:uvm_reg_backdoor.start_update_thread
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_field_by_name
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.lock_model
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.sample_values
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	task:uvm_reg_block.mirror
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	task:uvm_reg_block.update
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_vreg rg =rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vfield_by_name
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_fields
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_reg_by_name
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.needs_update
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.reset
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.set_coverage
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_vreg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vreg_by_name
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_reg rg;$/;"	r	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   uvm_reg rg;$/;"	r	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
rg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_reg(uvm_reg rg);$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_reg
rg	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^         uvm_reg rg;$/;"	r	language:SystemVerilog	task:uvm_reg_read_only_cbs.pre_write
rg	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^         uvm_reg rg;$/;"	r	language:SystemVerilog	task:uvm_reg_write_only_cbs.pre_read
rg	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void add(uvm_reg rg);$/;"	p	language:SystemVerilog	function:uvm_reg_read_only_cbs.add
rg	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void add(uvm_reg rg);$/;"	p	language:SystemVerilog	function:uvm_reg_write_only_cbs.add
rg	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void remove(uvm_reg rg);$/;"	p	language:SystemVerilog	function:uvm_reg_read_only_cbs.remove
rg	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   static function void remove(uvm_reg rg);$/;"	p	language:SystemVerilog	function:uvm_reg_write_only_cbs.remove
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^				uvm_mem rg=m_mems_by_offset[i];$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^				uvm_reg rg=m_regs_by_offset[i];$/;"	r	language:SystemVerilog	function:uvm_reg_map.clone_and_update
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^     uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_fields
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_reg rg = rg_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_size
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_reg rg;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_map_info uvm_reg_map::get_reg_map_info(uvm_reg rg, bit error=1);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_reg_map_info
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::add_reg(uvm_reg rg, $/;"	p	language:SystemVerilog	function:uvm_reg_map.add_reg
rg	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::m_set_reg_offset(uvm_reg rg, $/;"	p	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
rg	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^	     uvm_reg rg=l;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.check_phase
rg	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^     uvm_reg rg;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
rg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task mirror_reg(input  uvm_reg       rg,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
rg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task peek_reg(input  uvm_reg           rg,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
rg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task poke_reg(input  uvm_reg           rg,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
rg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task read_reg(input  uvm_reg           rg,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
rg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task update_reg(input  uvm_reg           rg,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
rg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task write_reg(input  uvm_reg           rg,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
rg	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_read(uvm_vreg           rg,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_read
rg	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task post_write(uvm_vreg           rg,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_write
rg	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_read(uvm_vreg         rg,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_read
rg	./uvm-verilator/src/reg/uvm_vreg.svh	/^   virtual task pre_write(uvm_vreg         rg,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_write
rg2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                  uvm_reg rg2 = top_map.m_regs_by_offset[addr];$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
rg2	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            uvm_reg rg2 = top_map.m_regs_by_offset[addr];$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
rg2_acc	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                  string rg2_acc = rg2.Xget_fields_accessX(this);$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
rg2_acc	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            string rg2_acc = rg2.Xget_fields_accessX(this);$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
rg_acc	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            string rg_acc = rg.Xget_fields_accessX(this);$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
rg_acc	./uvm-verilator/src/reg/uvm_reg_map.svh	/^        string rg_acc = rg.Xget_fields_accessX(this);$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
rgtry	./uvm-verilator/src/base/uvm_registry.svh	/^        Tregistry rgtry = Tregistry::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.set_type_alias
rgtry	./uvm-verilator/src/base/uvm_registry.svh	/^     Tregistry rgtry = Tregistry::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.__deferred_init
rgtry	./uvm-verilator/src/base/uvm_registry.svh	/^     Tregistry rgtry = Tregistry::get();$/;"	r	language:SystemVerilog	function:uvm_registry_common.initialize
rh	./uvm-verilator/src/base/uvm_report_catcher.svh	/^      uvm_report_handler rh = this.m_modified_report_message.get_report_handler();$/;"	r	language:SystemVerilog	function:uvm_report_catcher.get_context
rh	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_handler(uvm_report_handler rh);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_handler
rh	./uvm-verilator/src/base/uvm_report_server.svh	/^       uvm_report_handler rh = report_message.get_report_handler();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
rh	./uvm-verilator/src/base/uvm_root.svh	/^  uvm_report_handler rh;$/;"	r	language:SystemVerilog	function:uvm_root.new
rhs	./tb/my_transaction.sv	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:my_transaction.do_compare
rhs	./tb/my_transaction.sv	/^  function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:my_transaction.do_copy
rhs	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_barrier.do_copy
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                          real rhs);$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_real
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                          uvm_integral_t rhs, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_int
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                       string rhs);$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_string
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                       uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_object
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^                                      uvm_bitstream_t rhs, $/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^  function void print_msg_object(uvm_object lhs, uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_comparer.print_msg_object
rhs	./uvm-verilator/src/base/uvm_comparer.svh	/^  uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_comparer.object_compared
rhs	./uvm-verilator/src/base/uvm_copier.svh	/^  				uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_copier.object_copied
rhs	./uvm-verilator/src/base/uvm_copier.svh	/^                                       uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_copier.copy_object
rhs	./uvm-verilator/src/base/uvm_copier.svh	/^function int unsigned get_num_copies(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_copier.get_num_copies
rhs	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_event.do_copy
rhs	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_event_base.do_copy
rhs	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function void set( uvm_field_flag_t op_type, uvm_policy policy = null, uvm_object rhs/;"	p	language:SystemVerilog	function:uvm_field_op.set
rhs	./uvm-verilator/src/base/uvm_links.svh	/^                                                  uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_parent_child_link.get_link
rhs	./uvm-verilator/src/base/uvm_links.svh	/^                                                 uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_cause_effect_link.get_link
rhs	./uvm-verilator/src/base/uvm_links.svh	/^                                                 uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_related_link.get_link
rhs	./uvm-verilator/src/base/uvm_links.svh	/^   function void set(uvm_object lhs, rhs);$/;"	p	language:SystemVerilog	function:uvm_link_base.set
rhs	./uvm-verilator/src/base/uvm_links.svh	/^   function void set_rhs(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_link_base.set_rhs
rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_rhs(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_cause_effect_link.do_set_rhs
rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_rhs(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_parent_child_link.do_set_rhs
rhs	./uvm-verilator/src/base/uvm_links.svh	/^   virtual function void do_set_rhs(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_related_link.do_set_rhs
rhs	./uvm-verilator/src/base/uvm_object.svh	/^function bit  uvm_object::compare (uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_object.compare
rhs	./uvm-verilator/src/base/uvm_object.svh	/^function bit  uvm_object::do_compare (uvm_object rhs,$/;"	p	language:SystemVerilog	function:uvm_object.do_compare
rhs	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::copy (uvm_object rhs, uvm_copier copier=null);$/;"	p	language:SystemVerilog	function:uvm_object.copy
rhs	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_object.do_copy
rhs	./uvm-verilator/src/base/uvm_objection.svh	/^  function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_objection.do_copy
rhs	./uvm-verilator/src/base/uvm_pool.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_pool.do_copy
rhs	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_queue.do_copy
rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^   function void copy(uvm_report_message_element_base rhs);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_base.copy
rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_copy(uvm_report_message_element_base rhs);$/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.do_copy
rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_copy(uvm_report_message_element_base rhs);$/;"	p	language:SystemVerilog	function:uvm_report_message_object_element.do_copy
rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void do_copy(uvm_report_message_element_base rhs);$/;"	p	language:SystemVerilog	function:uvm_report_message_string_element.do_copy
rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_report_message.do_copy
rhs	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.do_copy
rhs	./uvm-verilator/src/base/uvm_report_server.svh	/^        function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_report_server.do_copy
rhs	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^      uvm_object rhs = link.get_rhs();$/;"	r	language:SystemVerilog	function:uvm_text_tr_database.do_establish_link
rhs	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_object rhs = link.get_rhs();$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
rhs	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_transaction.do_copy
rhs	./uvm-verilator/src/comps/uvm_pair.svh	/^  function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_built_in_pair.do_copy
rhs	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_built_in_pair.do_compare
rhs	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_class_pair.do_compare
rhs	./uvm-verilator/src/comps/uvm_pair.svh	/^  virtual function void do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_class_pair.do_copy
rhs	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.do_copy
rhs	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.do_copy
rhs	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.do_copy
rhs	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_mem.do_compare
rhs	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_mem.do_copy
rhs	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_reg.do_compare
rhs	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_reg.do_copy
rhs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_reg_block.do_compare
rhs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_reg_block.do_copy
rhs	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_compare
rhs	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_copy
rhs	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function bit uvm_reg_file::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_reg_file.do_compare
rhs	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_reg_file.do_copy
rhs	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_reg_item.do_copy
rhs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::do_copy (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_reg_map.do_copy
rhs	./uvm-verilator/src/reg/uvm_vreg.svh	/^function bit uvm_vreg::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_vreg.do_compare
rhs	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::do_copy   (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_vreg.do_copy
rhs	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function bit uvm_vreg_field::do_compare (uvm_object  rhs,$/;"	p	language:SystemVerilog	function:uvm_vreg_field.do_compare
rhs	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^function void uvm_vreg_field::do_copy   (uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_vreg_field.do_copy
rhs	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^      uvm_object_wrapper rhs = uvm_sequence_item::get_type();$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_get_config
rhs	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function bit do_compare(uvm_object rhs, uvm_comparer comparer);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
rhs	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.do_copy
rhs	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void do_copy(uvm_object rhs);$/;"	p	language:SystemVerilog	function:uvm_tlm_extension_base.do_copy
rhs_	./tb/my_transaction.sv	/^    my_transaction rhs_;$/;"	r	language:SystemVerilog	function:my_transaction.do_compare
rhs_	./tb/my_transaction.sv	/^    my_transaction rhs_;$/;"	r	language:SystemVerilog	function:my_transaction.do_copy
rhs_	./uvm-verilator/src/base/uvm_report_server.svh	/^                uvm_report_server rhs_;$/;"	r	language:SystemVerilog	function:uvm_report_server.do_copy
rhs_	./uvm-verilator/src/comps/uvm_pair.svh	/^    this_type rhs_;$/;"	r	language:SystemVerilog	function:uvm_built_in_pair.do_compare
rhs_	./uvm-verilator/src/comps/uvm_pair.svh	/^    this_type rhs_;$/;"	r	language:SystemVerilog	function:uvm_built_in_pair.do_copy
rhs_	./uvm-verilator/src/comps/uvm_pair.svh	/^    this_type rhs_;$/;"	r	language:SystemVerilog	function:uvm_class_pair.do_compare
rhs_	./uvm-verilator/src/comps/uvm_pair.svh	/^    this_type rhs_;$/;"	r	language:SystemVerilog	function:uvm_class_pair.do_copy
rhs_	./uvm-verilator/src/reg/uvm_reg_item.svh	/^    uvm_reg_item rhs_;$/;"	r	language:SystemVerilog	function:uvm_reg_item.do_copy
rhs_ext	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^         uvm_tlm_extension_base rhs_ext = gp.m_extensions.exists(ext) ?$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.do_compare
ri_tab	./uvm-verilator/src/base/uvm_resource.svh	/^  static rsrc_info_t ri_tab [uvm_resource_base];$/;"	r	language:SystemVerilog	class:uvm_resource_pool
right	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            string right;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
rights	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	virtual function uvm_reg_map clone_and_update(string rights);$/;"	p	language:SystemVerilog	function:uvm_reg_map.clone_and_update
rights	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   string rights = "RW",$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_mem
rights	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   string rights = "RW",$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_reg
rights	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   string                 rights;$/;"	r	language:SystemVerilog	class:uvm_reg_map_info
rm	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function int process_all_report_catchers(uvm_report_message rm);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
rm	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^		      uvm_reg_map rm[$];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
rm_path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_door_e rm_path;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
rm_path	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_door_e rm_path;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
rmwbits	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
rmwbits	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int flsb, fmsb, rmwbits;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
ro	./uvm-verilator/src/base/uvm_report_catcher.svh	/^     uvm_report_object ro = m_modified_report_message.get_report_object();$/;"	r	language:SystemVerilog	function:uvm_report_catcher.uvm_process_report_message
ro	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_object(uvm_report_object ro);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_object
ro	./uvm-verilator/src/base/uvm_report_server.svh	/^       uvm_report_object ro = report_message.get_report_object();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
ro	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^	        int ro;$/;"	r	language:SystemVerilog	task:uvm_reg_single_access_seq.body
root	./uvm-verilator/src/base/uvm_callback.svh	/^                                   uvm_component root,$/;"	p	language:SystemVerilog	function:uvm_callbacks.add_by_name
root	./uvm-verilator/src/base/uvm_callback.svh	/^     uvm_component root);$/;"	p	language:SystemVerilog	function:uvm_callbacks.delete_by_name
root	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                                 input uvm_reg_block root = null,$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_block
root	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                        input uvm_reg_block root = null,$/;"	p	language:SystemVerilog	function:uvm_reg_block.find_blocks
root_hdl_paths	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local string         root_hdl_paths[string];$/;"	r	language:SystemVerilog	class:uvm_reg_block
root_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_reg_map root_map = get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_map.set_submap_offset
root_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map root_map = get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xverify_map_configX
root_seq	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_sequence_base root_seq;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.get_root_sequence
root_seq	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_sequence_base root_seq;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.get_root_sequence_name
root_seq_base	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_sequence_item root_seq_base;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.get_root_sequence
row	./uvm-verilator/src/base/uvm_printer.svh	/^      uvm_printer_row_info row ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
row	./uvm-verilator/src/base/uvm_printer.svh	/^    uvm_printer_row_info row ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
row	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::format_row (uvm_printer_row_info row);$/;"	p	language:SystemVerilog	function:uvm_printer.format_row
row_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string row_str;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
rp	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_component.apply_config_settings
rp	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_component.check_config_usage
rp	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_component.print_config
rp	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_resource_pool rp = cs.get_resource_pool();$/;"	r	language:SystemVerilog	function:uvm_config_db.set
rp	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_config_db.get
rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_name
rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_type
rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource.get_highest_precedence
rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource.set
rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource.set_override
rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource.set_priority
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.dump
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_name
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_type
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.set
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_anonymous
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_default
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_override
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_override_name
rp	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_pool rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_override_type
rp	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    uvm_resource_pool rp;$/;"	r	language:SystemVerilog	function:uvm_bit_rsrc.new
rp	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    uvm_resource_pool rp;$/;"	r	language:SystemVerilog	function:uvm_byte_rsrc.new
rp	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    uvm_resource_pool rp;$/;"	r	language:SystemVerilog	function:uvm_int_rsrc.new
rp	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    uvm_resource_pool rp;$/;"	r	language:SystemVerilog	function:uvm_obj_rsrc.new
rp	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    uvm_resource_pool rp;$/;"	r	language:SystemVerilog	function:uvm_string_rsrc.new
rp	./uvm-verilator/src/comps/uvm_agent.svh	/^     uvm_resource_pool rp;$/;"	r	language:SystemVerilog	function:uvm_agent.build_phase
rp	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_resource_pool            rp = uvm_resource_pool::get();$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
rpterr	./uvm-verilator/src/base/uvm_resource.svh	/^                                                    bit rpterr = 1);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_name
rpterr	./uvm-verilator/src/base/uvm_resource.svh	/^                                         bit rpterr = 1);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_by_name
rpterr	./uvm-verilator/src/base/uvm_resource.svh	/^                                        bit rpterr = 1);$/;"	p	language:SystemVerilog	function:uvm_resource.get_by_name
rpterr	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                     bit rpterr=1);$/;"	p	language:SystemVerilog	function:uvm_resource_db.get_by_name
rq	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_queue#(uvm_resource_base) rq;$/;"	r	language:SystemVerilog	function:uvm_component.apply_config_settings
rq	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_queue#(uvm_resource_base) rq;$/;"	r	language:SystemVerilog	function:uvm_component.check_config_usage
rq	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_config_db.get
rq	./uvm-verilator/src/base/uvm_resource.svh	/^                                  uvm_resource_types::rsrc_q_t rq,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.m_print_resources
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_scope
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_type
rq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_scope
rq	./uvm-verilator/src/base/uvm_resource.svh	/^  function void print_resources(uvm_resource_types::rsrc_q_t rq, bit audit = 0);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.print_resources
rq	./uvm-verilator/src/comps/uvm_agent.svh	/^     uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_agent.build_phase
rq	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_resource_types::rsrc_q_t rq;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
rs	./uvm-verilator/src/base/uvm_report_catcher.svh	/^       uvm_report_server rs = m_modified_report_message.get_report_server();$/;"	r	language:SystemVerilog	function:uvm_report_catcher.uvm_process_report_message
rs	./uvm-verilator/src/base/uvm_report_catcher.svh	/^     uvm_report_server rs = m_modified_report_message.get_report_server();$/;"	r	language:SystemVerilog	function:uvm_report_catcher.issue
rs	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_server(uvm_report_server rs);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_server
rsp	./uvm-verilator/src/comps/uvm_driver.svh	/^  RSP rsp;$/;"	r	language:SystemVerilog	class:uvm_driver
rsp	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  RSP rsp;$/;"	r	language:SystemVerilog	class:uvm_push_driver
rsp	./uvm-verilator/src/seq/uvm_sequence.svh	/^    uvm_sequence_item rsp;$/;"	r	language:SystemVerilog	task:uvm_sequence.get_response
rsp	./uvm-verilator/src/seq/uvm_sequence.svh	/^  RSP                rsp;$/;"	r	language:SystemVerilog	class:uvm_sequence
rsp	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit nb_transport(input T1 req, output T2 rsp);$/;"	p	language:SystemVerilog	function:uvm_tlm_if_base.nb_transport
rsp	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task transport( input T1 req , output T2 rsp );$/;"	p	language:SystemVerilog	task:uvm_tlm_if_base.transport
rsp	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  function bit nb_transport (REQ req, output RSP rsp );$/;"	p	language:SystemVerilog	function:uvm_tlm_transport_channel.nb_transport
rsp_export	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  uvm_analysis_export #(RSP) rsp_export;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
rsp_port	./uvm-verilator/src/comps/uvm_driver.svh	/^  uvm_analysis_port #(RSP) rsp_port;$/;"	r	language:SystemVerilog	class:uvm_driver
rsp_port	./uvm-verilator/src/comps/uvm_push_driver.svh	/^  uvm_analysis_port #(RSP) rsp_port;$/;"	r	language:SystemVerilog	class:uvm_push_driver
rsp_type	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  typedef RSP rsp_type;$/;"	T	language:SystemVerilog	class:uvm_sequencer_param_base
rsrc	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::m_unsupported_set_local(uvm_resource_base rsrc);$/;"	p	language:SystemVerilog	function:uvm_component.m_unsupported_set_local
rsrc	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_local(uvm_resource_base rsrc) ;$/;"	p	language:SystemVerilog	function:uvm_component.set_local
rsrc	./uvm-verilator/src/base/uvm_object.svh	/^    uvm_resource#(string) rsrc = new(field_name);$/;"	r	language:SystemVerilog	function:uvm_object.set_string_local
rsrc	./uvm-verilator/src/base/uvm_object.svh	/^    uvm_resource#(uvm_bitstream_t) rsrc = new(field_name);$/;"	r	language:SystemVerilog	function:uvm_object.set_int_local
rsrc	./uvm-verilator/src/base/uvm_object.svh	/^    uvm_resource#(uvm_object) rsrc  = new(field_name);$/;"	r	language:SystemVerilog	function:uvm_object.set_object_local
rsrc	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_local(uvm_resource_base rsrc) ;$/;"	p	language:SystemVerilog	function:uvm_object.set_local
rsrc	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::m_unsupported_set_local(uvm_resource_base rsrc);$/;"	p	language:SystemVerilog	function:uvm_object.m_unsupported_set_local
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^                                  uvm_resource_base rsrc);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.push_get_record
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    this_type rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_name
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    this_type rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_type
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    this_type rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource.get_highest_precedence
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_by_name
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_by_type
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_highest_precedence
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get_precedence
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_precedence
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set (uvm_resource_base rsrc, $/;"	p	language:SystemVerilog	function:uvm_resource_pool.set
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_name_override(uvm_resource_base rsrc, string scope = "");$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_name_override
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_override(uvm_resource_base rsrc, string scope = "");$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_override
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority (uvm_resource_base rsrc,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority_name(uvm_resource_base rsrc,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_name
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority_type(uvm_resource_base rsrc,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_type
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_scope (uvm_resource_base rsrc, string scope); $/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_scope
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_type_override(uvm_resource_base rsrc, string scope = "");$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_type_override
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  local function void set_priority_queue(uvm_resource_base rsrc,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_priority_queue
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  uvm_resource_base rsrc;$/;"	r	language:SystemVerilog	class:get_t
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function bit get_scope(uvm_resource_base rsrc,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_scope
rsrc	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function void delete ( uvm_resource_base rsrc );$/;"	p	language:SystemVerilog	function:uvm_resource_pool.delete
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input rsrc_t rsrc);$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = get_by_name(scope, name);$/;"	r	language:SystemVerilog	function:uvm_resource_db.read_by_name
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = get_by_name(scope, name);$/;"	r	language:SystemVerilog	function:uvm_resource_db.write_by_name
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = get_by_type(scope);$/;"	r	language:SystemVerilog	function:uvm_resource_db.read_by_type
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = get_by_type(scope);$/;"	r	language:SystemVerilog	function:uvm_resource_db.write_by_type
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = new("");$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_anonymous
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = new(name);$/;"	r	language:SystemVerilog	function:uvm_resource_db.set
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = new(name);$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_override
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = new(name);$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_override_name
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc = new(name);$/;"	r	language:SystemVerilog	function:uvm_resource_db.set_override_type
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_name
rsrc	./uvm-verilator/src/base/uvm_resource_db.svh	/^    rsrc_t rsrc;$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_type
rsrc	./uvm-verilator/src/comps/uvm_agent.svh	/^        uvm_resource_base rsrc = rq.get(i);$/;"	r	language:SystemVerilog	function:uvm_agent.build_phase
rsrc	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^    uvm_resource_base rsrc = rq.get(i);$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
rsrc_base	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_resource_base rsrc_base  = m_set_local_rsrc;$/;"	r	language:SystemVerilog	function:uvm_object.set_int_local
rsrc_base	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_resource_base rsrc_base  = m_set_local_rsrc;$/;"	r	language:SystemVerilog	function:uvm_object.set_object_local
rsrc_base	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_resource_base rsrc_base  = m_set_local_rsrc;$/;"	r	language:SystemVerilog	function:uvm_object.set_string_local
rsrc_base	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc_base;$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_name
rsrc_base	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base rsrc_base;$/;"	r	language:SystemVerilog	function:uvm_resource.get_by_type
rsrc_base	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_base rsrc_base;$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_name
rsrc_base	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_base rsrc_base;$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_type
rsrc_info_t	./uvm-verilator/src/base/uvm_resource.svh	/^  } rsrc_info_t ;$/;"	T	language:SystemVerilog	class:uvm_resource_pool
rsrc_q_t	./uvm-verilator/src/base/uvm_resource_base.svh	/^  typedef uvm_queue#(uvm_resource_base) rsrc_q_t;$/;"	T	language:SystemVerilog	class:uvm_resource_types
rsrc_t	./uvm-verilator/src/base/uvm_resource_db.svh	/^  typedef uvm_resource #(T) rsrc_t;$/;"	T	language:SystemVerilog	class:uvm_resource_db
rsrcs	./uvm-verilator/src/base/uvm_resource.svh	/^    string rsrcs;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
rst	./rtl/counter.sv	/^    input  logic       rst,   \/\/ Active-high reset$/;"	p	language:SystemVerilog	module:counter
rstate	./uvm-verilator/src/base/uvm_config_db.svh	/^    string rstate = p.get_randstate();$/;"	r	language:SystemVerilog	task:uvm_config_db.wait_modified
rstate	./uvm-verilator/src/base/uvm_config_db.svh	/^    string rstate;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
rtab	./uvm-verilator/src/base/uvm_resource.svh	/^  uvm_resource_types::rsrc_q_t rtab [string];$/;"	r	language:SystemVerilog	class:uvm_resource_pool
rtype	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper rtype;$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_override_by_name
rtype	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input string rtype,$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
run	./uvm-verilator/src/base/uvm_component.svh	/^task          uvm_component::run();                 return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
run_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase run_ph;$/;"	r	language:SystemVerilog
run_phase	./tb/uvm_test.sv	/^  task run_phase(uvm_phase phase);$/;"	t	language:SystemVerilog	class:Complex
run_phase	./tb/uvm_test.sv	/^  task run_phase(uvm_phase phase);$/;"	t	language:SystemVerilog	class:MyUvmTest
run_phase	./tb/uvm_test.sv	/^  task run_phase(uvm_phase phase);$/;"	t	language:SystemVerilog	class:ReadByName
run_phase	./uvm-verilator/src/base/uvm_component.svh	/^task          uvm_component::run_phase(uvm_phase phase);$/;"	t	language:SystemVerilog	class:uvm_component
run_phase	./uvm-verilator/src/base/uvm_root.svh	/^task uvm_root::run_phase (uvm_phase phase);$/;"	t	language:SystemVerilog	class:uvm_root
run_phase	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  virtual task run_phase(uvm_phase phase);$/;"	t	language:SystemVerilog	class:uvm_in_order_comparator
run_phase	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  task run_phase(uvm_phase phase);$/;"	t	language:SystemVerilog	class:uvm_push_sequencer
run_test	./uvm-verilator/src/base/uvm_globals.svh	/^task run_test (string test_name="");$/;"	t	language:SystemVerilog
run_test	./uvm-verilator/src/base/uvm_root.svh	/^task uvm_root::run_test(string test_name="");$/;"	t	language:SystemVerilog	class:uvm_root
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw = uvm_reg_item::type_id::create("mem_write",,get_full_name());$/;"	r	language:SystemVerilog	task:uvm_mem.write
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw = uvm_reg_item::type_id_create("mem_write",,get_full_name());$/;"	r	language:SystemVerilog	task:uvm_mem.write
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_mem.burst_read
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_mem.burst_write
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_mem.peek
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_mem.poke
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_mem.read
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_mem.post_read
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_mem.post_write
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_mem.pre_read
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_mem.pre_write
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^function bit uvm_mem::Xcheck_accessX(input uvm_reg_item rw,$/;"	p	language:SystemVerilog	function:uvm_mem.Xcheck_accessX
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_status_e uvm_mem::backdoor_read_func(uvm_reg_item rw);$/;"	p	language:SystemVerilog	function:uvm_mem.backdoor_read_func
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::backdoor_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_mem.backdoor_read
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::backdoor_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_mem.backdoor_write
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::do_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_mem.do_read
rw	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::do_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_mem.do_write
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg.XreadX
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg.peek
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg.poke
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg.write
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg.post_read
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg.post_write
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg.pre_read
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg.pre_write
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^  uvm_reg_item rw = new;$/;"	r	language:SystemVerilog	function:uvm_reg.predict
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::Xcheck_accessX (input uvm_reg_item rw,$/;"	p	language:SystemVerilog	function:uvm_reg.Xcheck_accessX
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_status_e uvm_reg::backdoor_read_func(uvm_reg_item rw);$/;"	p	language:SystemVerilog	function:uvm_reg.backdoor_read_func
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::do_predict(uvm_reg_item      rw,$/;"	p	language:SystemVerilog	function:uvm_reg.do_predict
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^task  uvm_reg::backdoor_read (uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg.backdoor_read
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^task  uvm_reg::backdoor_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg.backdoor_write
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::do_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg.do_read
rw	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::do_write (uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg.do_write
rw	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^                                ref uvm_reg_bus_op rw);$/;"	p	language:SystemVerilog	function:uvm_reg_tlm_adapter.bus2reg
rw	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  virtual function uvm_sequence_item reg2bus(const ref uvm_reg_bus_op rw);$/;"	p	language:SystemVerilog	function:uvm_reg_tlm_adapter.reg2bus
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_post_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.do_post_read
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_post_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.do_post_write
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_pre_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.do_pre_read
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   protected task do_pre_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.do_pre_write
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.post_read
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.post_write
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.pre_read
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.pre_write
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::read_func(uvm_reg_item rw);$/;"	p	language:SystemVerilog	function:uvm_reg_backdoor.read_func
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.read
rw	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_backdoor.write
rw	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task post_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_cbs.post_read
rw	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task post_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_cbs.post_write
rw	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_read(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_cbs.pre_read
rw	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_write_only_cbs.pre_read
rw	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_write(uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_cbs.pre_write
rw	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^   virtual task pre_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_read_only_cbs.pre_write
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg_field.read
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg_field.write
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task post_read  (uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_field.post_read
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task post_write (uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_field.post_write
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task pre_read (uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_field.pre_read
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   virtual task pre_write  (uvm_reg_item rw); endtask$/;"	p	language:SystemVerilog	task:uvm_reg_field.pre_write
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^  uvm_reg_item rw = new;$/;"	r	language:SystemVerilog	function:uvm_reg_field.predict
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::Xcheck_accessX(input uvm_reg_item rw,$/;"	p	language:SystemVerilog	function:uvm_reg_field.Xcheck_accessX
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::do_predict(uvm_reg_item      rw,$/;"	p	language:SystemVerilog	function:uvm_reg_field.do_predict
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::do_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_field.do_read
rw	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::do_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_field.do_write
rw	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function void do_predict(uvm_reg_item      rw,$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.do_predict
rw	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual task pre_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.pre_read
rw	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual task pre_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.pre_write
rw	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^         uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg_indirect_data.write
rw	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^      uvm_reg_item rw;$/;"	r	language:SystemVerilog	task:uvm_reg_indirect_ftdr_seq.body
rw	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void do_predict (uvm_reg_item      rw,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.do_predict
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		input uvm_reg_item rw,$/;"	p	language:SystemVerilog	task:uvm_reg_map.perform_accesses
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::Xget_bus_infoX(uvm_reg_item rw,$/;"	p	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_bus_access (uvm_reg_item rw,$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_access
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_bus_read (uvm_reg_item rw,$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_read
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_bus_write (uvm_reg_item rw,$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_write
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_read(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_read
rw	./uvm-verilator/src/reg/uvm_reg_map.svh	/^task uvm_reg_map::do_write(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_write
rw	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^     uvm_reg_bus_op rw;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.write
rw	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function void pre_predict(uvm_reg_item rw);$/;"	p	language:SystemVerilog	function:uvm_reg_predictor.pre_predict
rw	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  virtual task do_reg_item(uvm_reg_item rw);$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.do_reg_item
rw_access	./uvm-verilator/src/reg/uvm_reg_map.svh	/^			uvm_reg_bus_op rw_access;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
rw_access	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_bus_op rw_access=accesses[i];  $/;"	r	language:SystemVerilog	task:uvm_reg_map.perform_accesses
rw_info	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   uvm_reg_item rw_info;$/;"	r	language:SystemVerilog	class:uvm_reg_frontdoor
rws	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^     string rws=rw.convert2string();$/;"	r	language:SystemVerilog	task:uvm_reg_sequence.do_reg_item
s	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_cmdline_processor.new
s	./uvm-verilator/src/base/uvm_coreservice.svh	/^			string s;$/;"	r	language:SystemVerilog	function:uvm_default_coreservice_t.get_default_tr_database
s	./uvm-verilator/src/base/uvm_factory.svh	/^	  	uvm_coreservice_t s;$/;"	r	language:SystemVerilog	function:uvm_factory.get
s	./uvm-verilator/src/base/uvm_factory.svh	/^	  	uvm_coreservice_t s;$/;"	r	language:SystemVerilog	function:uvm_factory.set
s	./uvm-verilator/src/base/uvm_globals.svh	/^  int s = 0, e = 0;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_split_string
s	./uvm-verilator/src/base/uvm_globals.svh	/^  string s;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_is_match
s	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                    string s;$/;"	r	language:SystemVerilog	task:uvm_heartbeat.m_hb_process
s	./uvm-verilator/src/base/uvm_objection.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
s	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_sequence_base s;$/;"	r	language:SystemVerilog	function:uvm_test_done_objection.qualify
s	./uvm-verilator/src/base/uvm_phase.svh	/^        string s = "( ";$/;"	r	language:SystemVerilog	task:uvm_phase.m_wait_for_pred
s	./uvm-verilator/src/base/uvm_phase.svh	/^        string s;$/;"	r	language:SystemVerilog	task:uvm_phase.m_wait_for_pred
s	./uvm-verilator/src/base/uvm_phase.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_phase.m_aa2string
s	./uvm-verilator/src/base/uvm_phase.svh	/^  string s;$/;"	r	language:SystemVerilog	function:uvm_phase.convert2string
s	./uvm-verilator/src/base/uvm_phase.svh	/^  string s;$/;"	r	language:SystemVerilog	function:uvm_phase.get_schedule_name
s	./uvm-verilator/src/base/uvm_port_base.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_port_base.get_if
s	./uvm-verilator/src/base/uvm_port_base.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_check_relationship
s	./uvm-verilator/src/base/uvm_printer.svh	/^  string s ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.emit
s	./uvm-verilator/src/base/uvm_printer.svh	/^  string s;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
s	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element_proxy::get_immediate_children(uvm_printer_element s,$/;"	p	language:SystemVerilog	function:uvm_printer_element_proxy.get_immediate_children
s	./uvm-verilator/src/base/uvm_recorder.svh	/^	   string s;$/;"	r	language:SystemVerilog	function:uvm_recorder.free
s	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.summarize
s	./uvm-verilator/src/base/uvm_report_handler.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_report_handler.format_action
s	./uvm-verilator/src/base/uvm_report_server.svh	/^    uvm_severity s;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.reset_severity_counts
s	./uvm-verilator/src/base/uvm_resource.svh	/^	string s;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_name
s	./uvm-verilator/src/base/uvm_resource.svh	/^     string s = scope;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_override
s	./uvm-verilator/src/base/uvm_resource.svh	/^    string s = scope;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_name_override
s	./uvm-verilator/src/base/uvm_resource.svh	/^    string s = scope;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_type_override
s	./uvm-verilator/src/base/uvm_resource.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
s	./uvm-verilator/src/base/uvm_resource.svh	/^  function bit spell_check(string s);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.spell_check
s	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function bit match_scope(string s);$/;"	p	language:SystemVerilog	function:uvm_resource_base.match_scope
s	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function new(string name = "", string s = "*");$/;"	p	language:SystemVerilog	function:uvm_resource_base.new
s	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void set_scope(string s);$/;"	p	language:SystemVerilog	function:uvm_resource_base.set_scope
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_bit_rsrc.convert2string
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_byte_rsrc.convert2string
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_int_rsrc.convert2string
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_bit_rsrc.new
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_byte_rsrc.new
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_int_rsrc.new
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_obj_rsrc.new
s	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  function new(string name, string s = "*");$/;"	p	language:SystemVerilog	function:uvm_string_rsrc.new
s	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static function bit check ( \/* const *\/ ref tab_t strtab, input string s);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.check
s	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int levenshtein_distance(string s, string t);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
s	./uvm-verilator/src/base/uvm_tr_database.svh	/^         string s;$/;"	r	language:SystemVerilog	function:uvm_tr_database.open_stream
s	./uvm-verilator/src/base/uvm_tr_stream.svh	/^	   string s;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.free
s	./uvm-verilator/src/base/uvm_tr_stream.svh	/^         string s;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.open_recorder
s	./uvm-verilator/src/base/uvm_transaction.svh	/^  string s;$/;"	r	language:SystemVerilog	function:uvm_transaction.do_record
s	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_bottom_up_visitor_adapter.accept
s	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
s	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_top_down_visitor_adapter.accept
s	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void get_immediate_children(STRUCTURE s, ref STRUCTURE children[$]);   $/;"	p	language:SystemVerilog	function:uvm_component_proxy.get_immediate_children
s	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^    string s;$/;"	r	language:SystemVerilog	task:uvm_in_order_comparator.run_phase
s	./uvm-verilator/src/comps/uvm_pair.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_class_pair.convert2string
s	./uvm-verilator/src/comps/uvm_pair.svh	/^  function new (string name="", T1 f=null, T2 s=null);$/;"	p	language:SystemVerilog	function:uvm_class_pair.new
s	./uvm-verilator/src/dpi/uvm_regex.svh	/^  int e, es, s, ss;$/;"	r	language:SystemVerilog	function:uvm_re_match
s	./uvm-verilator/src/reg/uvm_reg_block.svh	/^	   bit s[uvm_reg_block]=m_roots;$/;"	r	language:SystemVerilog	function:uvm_reg_block.unlock_model
s	./uvm-verilator/src/reg/uvm_reg_item.svh	/^    string s,value_s;$/;"	r	language:SystemVerilog	function:uvm_reg_item.convert2string
s	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_status_e s;$/;"	r	language:SystemVerilog	task:uvm_vreg.peek
s	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_status_e s;$/;"	r	language:SystemVerilog	task:uvm_vreg.poke
s	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_status_e s;$/;"	r	language:SystemVerilog	task:uvm_vreg.read
s	./uvm-verilator/src/reg/uvm_vreg.svh	/^      uvm_status_e s;$/;"	r	language:SystemVerilog	task:uvm_vreg.write
s	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^		      uvm_sequencer_base s = uvm_sequencer_base::all_sequencer_insts[seqrID];$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.clean_exit_sequence
s	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  string  s;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
s	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  string s;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.convert2string
s	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^    string s;$/;"	r	language:SystemVerilog	function:uvm_tlm_generic_payload.convert2string
s_	./uvm-verilator/src/base/uvm_component.svh	/^  string s_;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_msg_args
s_	./uvm-verilator/src/base/uvm_links.svh	/^      string s_;$/;"	r	language:SystemVerilog	function:uvm_cause_effect_link.get_link
s_	./uvm-verilator/src/base/uvm_links.svh	/^      string s_;$/;"	r	language:SystemVerilog	function:uvm_parent_child_link.get_link
s_	./uvm-verilator/src/base/uvm_links.svh	/^      string s_;$/;"	r	language:SystemVerilog	function:uvm_related_link.get_link
s_connection_error_id	./uvm-verilator/src/base/uvm_port_base.svh	/^const string s_connection_error_id = "Connection Error";$/;"	r	language:SystemVerilog
s_connection_warning_id	./uvm-verilator/src/base/uvm_port_base.svh	/^const string s_connection_warning_id = "Connection Warning";$/;"	r	language:SystemVerilog
s_lhs	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_tr_stream s_lhs, s_rhs;$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
s_obj	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_callbacks_base s_obj;$/;"	r	language:SystemVerilog	function:uvm_derived_callbacks.register_super_type
s_rhs	./uvm-verilator/src/base/uvm_tr_database.svh	/^      uvm_tr_stream s_lhs, s_rhs;$/;"	r	language:SystemVerilog	function:uvm_tr_database.establish_link
s_spaces	./uvm-verilator/src/base/uvm_port_base.svh	/^const string s_spaces = "                       ";$/;"	r	language:SystemVerilog
s_sz	./uvm-verilator/src/base/uvm_port_base.svh	/^    string s_sz;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
sample	./uvm-verilator/src/reg/uvm_mem.svh	/^   protected virtual function void  sample(uvm_reg_addr_t offset,$/;"	f	language:SystemVerilog	class:uvm_mem
sample	./uvm-verilator/src/reg/uvm_reg.svh	/^   protected virtual function void sample(uvm_reg_data_t  data,$/;"	f	language:SystemVerilog	class:uvm_reg
sample	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   protected virtual function void  sample(uvm_reg_addr_t offset,$/;"	f	language:SystemVerilog	class:uvm_reg_block
sample_values	./uvm-verilator/src/reg/uvm_reg.svh	/^   virtual function void sample_values();$/;"	f	language:SystemVerilog	class:uvm_reg
sample_values	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::sample_values();$/;"	f	language:SystemVerilog	class:uvm_reg_block
save	./uvm-verilator/src/base/uvm_port_base.svh	/^    static string indent, save;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
save	./uvm-verilator/src/base/uvm_port_base.svh	/^    static string indent, save;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_provided_to
saved	./uvm-verilator/src/reg/uvm_reg.svh	/^              uvm_reg_data_t saved;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
sbr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^    uvm_resource#(uvm_sequence_base)  sbr;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
scaled	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function real get_realtime(time scaled, real secs = 1.0e-9);$/;"	p	language:SystemVerilog	function:uvm_time.get_realtime
scaled	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void decr(real t, time scaled, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.decr
scaled	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void incr(real t, time scaled, real secs = 1.0e-9);$/;"	p	language:SystemVerilog	function:uvm_time.incr
scaled	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local function real to_m_res(real t, time scaled, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.to_m_res
sch	./uvm-verilator/src/base/uvm_phase.svh	/^  string dom, sch;$/;"	r	language:SystemVerilog	function:uvm_phase.get_full_name
sched	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase sched;$/;"	r	language:SystemVerilog	function:uvm_phase.get_schedule
sched	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase sched;$/;"	r	language:SystemVerilog	function:uvm_phase.get_schedule_name
schedule	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_phase schedule;$/;"	r	language:SystemVerilog	function:uvm_component.define_domain
schedule	./uvm-verilator/src/base/uvm_domain.svh	/^  static function void add_uvm_phases(uvm_phase schedule);$/;"	p	language:SystemVerilog	function:uvm_domain.add_uvm_phases
scope	./uvm-verilator/src/base/uvm_component.svh	/^function string uvm_component::massage_scope(string scope);$/;"	p	language:SystemVerilog	function:uvm_component.massage_scope
scope	./uvm-verilator/src/base/uvm_recorder.svh	/^                                          string scope);$/;"	p	language:SystemVerilog	function:uvm_recorder.create_stream
scope	./uvm-verilator/src/base/uvm_recorder.svh	/^                                          string scope);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.create_stream
scope	./uvm-verilator/src/base/uvm_resource.svh	/^                                 output string scope);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_scope
scope	./uvm-verilator/src/base/uvm_resource.svh	/^      string scope;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.m_print_resources
scope	./uvm-verilator/src/base/uvm_resource.svh	/^     string scope ;$/;"	w	language:SystemVerilog	typedef:uvm_resource_pool.rsrc_info_t
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function new(string name="", scope="");$/;"	p	language:SystemVerilog	function:uvm_resource.new
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_base get_by_name(string scope = "",$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_by_name
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_base get_by_type(string scope = "",$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_by_type
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_name(string scope = "",$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_name
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex(string re, scope);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_regex
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_regex_names(string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_regex_names
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_scope(string scope);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_scope
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function uvm_resource_types::rsrc_q_t lookup_type(string scope = "",$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_type
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function void push_get_record(string name, string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.push_get_record
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_name_override(uvm_resource_base rsrc, string scope = "");$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_name_override
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_override(uvm_resource_base rsrc, string scope = "");$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_override
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_scope (uvm_resource_base rsrc, string scope); $/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_scope
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_type_override(uvm_resource_base rsrc, string scope = "");$/;"	p	language:SystemVerilog	function:uvm_resource_pool.set_type_override
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_by_name(string scope,$/;"	p	language:SystemVerilog	function:uvm_resource.get_by_name
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  static function this_type get_by_type(string scope = "",$/;"	p	language:SystemVerilog	function:uvm_resource.get_by_type
scope	./uvm-verilator/src/base/uvm_resource.svh	/^  string scope;$/;"	r	language:SystemVerilog	class:get_t
scope	./uvm-verilator/src/base/uvm_resource_base.svh	/^  protected string scope;$/;"	r	language:SystemVerilog	class:uvm_resource_base
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^          input string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_db.m_show_msg
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit read_by_name(input string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_name
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit read_by_type(input string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_type
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit write_by_name(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_name
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit write_by_type(input string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_type
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t get_by_name(string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_db.get_by_name
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t get_by_type(string scope);$/;"	p	language:SystemVerilog	function:uvm_resource_db.get_by_type
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t set_default(string scope, string name);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_default
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_anonymous(input string scope,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_anonymous
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override_name(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_name
scope	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override_type(input string scope, input string name,$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_type
scope	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^                                                           string scope,$/;"	p	language:SystemVerilog	function:uvm_text_tr_database.do_open_stream
scope	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^                                           string scope,$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.do_open
scope	./uvm-verilator/src/base/uvm_tr_database.svh	/^                                      string scope="",$/;"	p	language:SystemVerilog	function:uvm_tr_database.open_stream
scope	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                                           string scope,$/;"	p	language:SystemVerilog	function:uvm_tr_stream.do_open
scope	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                           string scope="",$/;"	p	language:SystemVerilog	function:uvm_tr_stream.m_do_open
scope	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   string scope;$/;"	r	language:SystemVerilog	class:m_uvm_tr_stream_cfg
scope	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::include_coverage(string scope,$/;"	p	language:SystemVerilog	function:uvm_reg.include_coverage
scope_separator	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_leaf_scope (string full_name, byte scope_separator = ".");$/;"	p	language:SystemVerilog	function:uvm_leaf_scope
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                                byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_object_header
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                               byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_header
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                            byte         scope_separator=".",$/;"	p	language:SystemVerilog	function:uvm_printer.print_field_int
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                          byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                         byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_object
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                         byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_string
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                       byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_real
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                       byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.print_time
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                      byte scope_separator=".",$/;"	p	language:SystemVerilog	function:uvm_printer.print_field
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^                                   byte   scope_separator=".",$/;"	p	language:SystemVerilog	function:uvm_printer.print_int
scope_separator	./uvm-verilator/src/base/uvm_printer.svh	/^function string uvm_printer::adjust_name(string id, byte scope_separator=".");$/;"	p	language:SystemVerilog	function:uvm_printer.adjust_name
se	./uvm-verilator/src/base/uvm_event.svh	/^	      uvm_event#(string) se;$/;"	r	language:SystemVerilog	function:uvm_event.do_print
second	./uvm-verilator/src/comps/uvm_pair.svh	/^  T2 second;$/;"	r	language:SystemVerilog	class:uvm_built_in_pair
second	./uvm-verilator/src/comps/uvm_pair.svh	/^  T2 second;$/;"	r	language:SystemVerilog	class:uvm_class_pair
secs	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function real get_abstime(real secs);$/;"	p	language:SystemVerilog	function:uvm_time.get_abstime
secs	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function real get_realtime(time scaled, real secs = 1.0e-9);$/;"	p	language:SystemVerilog	function:uvm_time.get_realtime
secs	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void decr(real t, time scaled, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.decr
secs	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void incr(real t, time scaled, real secs = 1.0e-9);$/;"	p	language:SystemVerilog	function:uvm_time.incr
secs	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void set_abstime(real t, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.set_abstime
secs	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local function real to_m_res(real t, time scaled, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.to_m_res
seed	./uvm-verilator/src/base/uvm_misc.svh	/^function int unsigned uvm_oneway_hash ( string string_in, int unsigned seed=0 );$/;"	p	language:SystemVerilog	function:uvm_oneway_hash
seed_map	./uvm-verilator/src/base/uvm_misc.svh	/^  uvm_seed_map seed_map;$/;"	r	language:SystemVerilog	function:uvm_create_random_seed
seed_table	./uvm-verilator/src/base/uvm_misc.svh	/^  int unsigned seed_table [string];$/;"	r	language:SystemVerilog	class:uvm_seed_map
segn	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^      uvm_reg_addr_t  segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
segn	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^      uvm_reg_addr_t  segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
segn	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
segn	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
segn	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
segn	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
segoff	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_addr_t  segoff;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
segoff	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_addr_t  segoff;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
segoff	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_addr_t  segoff;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
segoff	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_addr_t  segoff;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
segsiz	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
segsiz	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
segsiz	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
segsiz	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   int segsiz, segn;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
segval	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  segval;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
segval	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  segval;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
segval	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  segval;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
segval	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  segval;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
select_rand	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   rand  int unsigned select_rand;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
select_randc	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   randc bit [15:0] select_randc;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
select_sequence	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function int unsigned uvm_sequence_library::select_sequence(int unsigned max);$/;"	f	language:SystemVerilog	class:uvm_sequence_library
selected	./uvm-verilator/src/base/uvm_factory.svh	/^  bit selected;$/;"	r	language:SystemVerilog	class:uvm_factory_override
selected_sequence	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^    int selected_sequence;$/;"	r	language:SystemVerilog	task:uvm_push_sequencer.run_phase
selected_sequence	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  int selected_sequence;$/;"	r	language:SystemVerilog	task:uvm_sequencer.try_next_item
selected_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^   int selected_sequence;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.m_select_sequence
selection_mode	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   uvm_sequence_lib_mode selection_mode;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
selection_mode	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_sequence_lib_mode selection_mode;$/;"	r	language:SystemVerilog	class:uvm_sequence_library_cfg
send_request	./uvm-verilator/src/seq/uvm_sequence.svh	/^  function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	f	language:SystemVerilog	class:uvm_sequence
send_request	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void send_request(uvm_sequence_item request, bit rerandomize = 0);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
send_request	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::send_request(uvm_sequence_base sequence_ptr,$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
send_request	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::send_request(uvm_sequence_base sequence_ptr,$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
sep	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic void uvm_split_string (string str, byte sep, ref string values[$]);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_split_string
sep	./uvm-verilator/src/base/uvm_root.svh	/^			string sep;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
sep	./uvm-verilator/src/base/uvm_root.svh	/^			string sep;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
sep	./uvm-verilator/src/base/uvm_root.svh	/^		string sep;$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
sep	./uvm-verilator/src/base/uvm_root.svh	/^		string sep;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
separator	./uvm-verilator/src/base/uvm_printer.svh	/^  string separator = "{}";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
separator	./uvm-verilator/src/reg/uvm_mem.svh	/^                                         input string separator = ".");$/;"	p	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
separator	./uvm-verilator/src/reg/uvm_reg.svh	/^                                         input string separator = ".");$/;"	p	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
separator	./uvm-verilator/src/reg/uvm_reg_block.svh	/^                                               string separator = ".");$/;"	p	language:SystemVerilog	function:uvm_reg_block.get_full_hdl_path
separator	./uvm-verilator/src/reg/uvm_reg_file.svh	/^                                              input string separator = ".");$/;"	p	language:SystemVerilog	function:uvm_reg_file.get_full_hdl_path
separators	./uvm-verilator/src/base/uvm_printer.svh	/^      string separators;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
separators	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_line_printer::set_separators(string separators) ;$/;"	p	language:SystemVerilog	function:uvm_line_printer.set_separators
separators	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::set_separators(string separators) ;$/;"	p	language:SystemVerilog	function:uvm_tree_printer.set_separators
seq	./tb/uvm_test.sv	/^      MyUvmSequence seq;$/;"	r	language:SystemVerilog	module:top
seq	./uvm-verilator/src/base/uvm_component.svh	/^      uvm_sequence_item seq;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
seq	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_sequence_base seq;$/;"	r	language:SystemVerilog	function:uvm_objection.m_get_parent
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_mem_access_seq seq = uvm_mem_access_seq::type_id::create("mem_access_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_mem_access_seq seq = uvm_mem_access_seq::type_id_create("mem_access_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_mem_walk_seq seq = uvm_mem_walk_seq::type_id::create("mem_walk_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_mem_walk_seq seq = uvm_mem_walk_seq::type_id_create("mem_walk_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_access_seq seq = uvm_reg_access_seq::type_id::create("reg_access_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_access_seq seq = uvm_reg_access_seq::type_id_create("reg_access_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_bit_bash_seq seq = uvm_reg_bit_bash_seq::type_id::create("reg_bit_bash_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_bit_bash_seq seq = uvm_reg_bit_bash_seq::type_id_create("reg_bit_bash_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_hw_reset_seq seq = uvm_reg_hw_reset_seq::type_id::create("reg_hw_reset_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_hw_reset_seq seq = uvm_reg_hw_reset_seq::type_id_create("reg_hw_reset_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_mem_shared_access_seq seq = uvm_reg_mem_shared_access_seq::type_id::create("sha/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^         uvm_reg_mem_shared_access_seq seq = uvm_reg_mem_shared_access_seq::type_id_create("shar/;"	r	language:SystemVerilog	task:uvm_reg_mem_built_in_seq.body
seq	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_sequence_base seq;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
seq	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_sequence_base seq;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
seq	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_sequence_base seq;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_check
seq	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  uvm_sequence_base seq;$/;"	r	language:SystemVerilog	task:uvm_sequencer.try_next_item
seq	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^    uvm_sequence_base seq;$/;"	r	language:SystemVerilog	class:uvm_sequence_process_wrapper
seq	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  m_uvm_sqr_seq_base seq;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.execute_item
seq	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_base            seq;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
seq_base	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_sequence_base seq_base;$/;"	r	language:SystemVerilog	task:uvm_sequence_library.execute
seq_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int seq_id;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.remove_sequence_from_queues
seq_item_export	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  uvm_seq_item_pull_imp #(REQ, RSP, this_type) seq_item_export;$/;"	r	language:SystemVerilog	class:uvm_sequencer
seq_item_port	./uvm-verilator/src/comps/uvm_driver.svh	/^  uvm_seq_item_pull_port #(REQ, RSP) seq_item_port;$/;"	r	language:SystemVerilog	class:uvm_driver
seq_item_prod_if	./uvm-verilator/src/comps/uvm_driver.svh	/^  uvm_seq_item_pull_port #(REQ, RSP) seq_item_prod_if; \/\/ alias$/;"	r	language:SystemVerilog	class:uvm_driver
seq_or_item	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_sequence_item seq_or_item;$/;"	r	language:SystemVerilog	task:uvm_sequence_library.execute
seq_parent_e	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  typedef enum { LOCAL, UPSTREAM } seq_parent_e;$/;"	T	language:SystemVerilog	class:uvm_reg_sequence
seq_path	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    string seq_path;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.get_sequence_path
seq_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_base seq_ptr;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_find_sequence
seq_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_base seq_ptr;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.stop_sequences
seq_q_entry	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_get_seq_item_priority(uvm_sequence_request seq_q_entry);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_get_seq_item_priority
seq_req_t	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                SEQ_TYPE_LOCK} seq_req_t; $/;"	T	language:SystemVerilog	class:uvm_sequencer_base
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_add_typewide_sequence(uvm_object_wrapper seq_type);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.m_add_typewide_sequence
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_check(uvm_object_wrapper seq_type, this_type lib);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.m_check
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_dyn_check(uvm_object_wrapper seq_type);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.m_dyn_check
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function bit uvm_sequence_library::m_static_check(uvm_object_wrapper seq_type);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.m_static_check
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_sequence(uvm_object_wrapper seq_type);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.add_sequence
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_typewide_sequence(uvm_object_wrapper seq_type);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.add_typewide_sequence
seq_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::remove_sequence(uvm_object_wrapper seq_type);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.remove_sequence
seq_types	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_sequences(uvm_object_wrapper seq_types[$]);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.add_sequences
seq_types	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::add_typewide_sequences(uvm_object_wrapper seq_types[$]);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.add_typewide_sequences
seq_types	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^function void uvm_sequence_library::get_sequences(ref uvm_object_wrapper seq_types[$]);$/;"	p	language:SystemVerilog	function:uvm_sequence_library.get_sequences
seqid	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^	  int seqid=sequence_ptr.get_inst_id();$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_unlock_req
seqr	./uvm-verilator/src/base/uvm_task_phase.svh	/^    uvm_sequencer_base seqr;$/;"	r	language:SystemVerilog	function:uvm_task_phase.m_traverse
seqr	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^      uvm_sequencer #(REQ,RSP) seqr;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_get_config
seqs_distrib	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   protected int seqs_distrib[string]  = '{default:0};$/;"	r	language:SystemVerilog	class:uvm_sequence_library
sequence_count	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   rand  int unsigned sequence_count = 10;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
sequence_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_set_sqr_sequence_id(int sequencer_id, int sequence_id);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_set_sqr_sequence_id
sequence_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int        sequence_id;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
sequence_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int sequence_id;$/;"	r	language:SystemVerilog	task:uvm_sequencer_base.wait_for_item_done
sequence_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function uvm_sequence_base uvm_sequencer_base::m_find_sequence(int sequence_id);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_find_sequence
sequence_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_unregister_sequence(int sequence_id);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_unregister_sequence
sequence_item_requested	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  bit sequence_item_requested;$/;"	r	language:SystemVerilog	class:uvm_sequencer
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                       uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.remove_sequence_from_queues
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  uvm_sequence_base sequence_ptr;$/;"	r	language:SystemVerilog	class:uvm_sequence_request
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::has_lock(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.has_lock
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function bit uvm_sequencer_base::is_blocked(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.is_blocked
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::m_register_sequence(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_register_sequence
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void  uvm_sequencer_base::ungrab(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.ungrab
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::kill_sequence(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.kill_sequence
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_sequence_exiting(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_sequence_exiting
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::m_unlock_req(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.m_unlock_req
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::send_request(uvm_sequence_base sequence_ptr,$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.send_request
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::unlock(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.unlock
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::grab(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.grab
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::lock(uvm_sequence_base sequence_ptr);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.lock
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::m_lock_req(uvm_sequence_base sequence_ptr, bit lock);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.m_lock_req
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_grant(uvm_sequence_base sequence_ptr,$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.wait_for_grant
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_item_done(uvm_sequence_base sequence_ptr,$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.wait_for_item_done
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  uvm_sequence_base sequence_ptr;$/;"	r	language:SystemVerilog	function:uvm_sequencer_param_base.put_response
sequence_ptr	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::send_request(uvm_sequence_base sequence_ptr,$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.send_request
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		input  uvm_sequencer_base sequencer);$/;"	p	language:SystemVerilog	task:uvm_reg_map.perform_accesses
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                uvm_sequencer_base sequencer,$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_write
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                               uvm_sequencer_base sequencer,$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_access
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                               uvm_sequencer_base sequencer,$/;"	p	language:SystemVerilog	task:uvm_reg_map.do_bus_read
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_sequencer_base sequencer = system_map.get_sequencer();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_sequencer_base sequencer = system_map.get_sequencer();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_sequencer(uvm_sequencer_base sequencer,$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_sequencer
sequencer	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   uvm_sequencer_base sequencer;$/;"	r	language:SystemVerilog	class:uvm_reg_frontdoor
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                           uvm_sequencer_base sequencer=null);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start_item
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^    uvm_sequencer_base sequencer;$/;"	r	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.finish_item
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void  ungrab(uvm_sequencer_base sequencer = null);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.ungrab
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void  unlock(uvm_sequencer_base sequencer = null);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.unlock
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  task grab(uvm_sequencer_base sequencer = null);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.grab
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  task lock(uvm_sequencer_base sequencer = null);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.lock
sequencer	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task start (uvm_sequencer_base sequencer,$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start
sequencer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                 uvm_sequencer_base sequencer = null);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_item_context
sequencer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void set_sequencer(uvm_sequencer_base sequencer);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_sequencer
sequencer_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function int m_get_sqr_sequence_id(int sequencer_id, bit update_sequence_id);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_get_sqr_sequence_id
sequencer_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void m_set_sqr_sequence_id(int sequencer_id, int sequence_id);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_set_sqr_sequence_id
sequencer_ptr	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  uvm_sequencer_base sequencer_ptr;$/;"	r	language:SystemVerilog	class:uvm_sequencer_analysis_fifo
sequencer_t	./uvm-verilator/src/seq/uvm_sequence.svh	/^  typedef uvm_sequencer_param_base #(REQ, RSP) sequencer_t;$/;"	T	language:SystemVerilog	class:uvm_sequence
sequences	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   protected uvm_object_wrapper sequences[$];$/;"	r	language:SystemVerilog	class:uvm_sequence_library
sequences_executed	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   protected int unsigned sequences_executed;$/;"	r	language:SystemVerilog	class:uvm_sequence_library
server	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_report_server(uvm_report_server server);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_report_server
server	./uvm-verilator/src/base/uvm_report_server.svh	/^        static function void set_server(uvm_report_server server);$/;"	p	language:SystemVerilog	function:uvm_report_server.set_server
set	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function void set(uvm_component cntxt,$/;"	f	language:SystemVerilog	class:uvm_config_db
set	./uvm-verilator/src/base/uvm_coreservice.svh	/^	static function void set(uvm_coreservice_t cs);$/;"	f	language:SystemVerilog	class:uvm_coreservice_t
set	./uvm-verilator/src/base/uvm_factory.svh	/^  static function void set(uvm_factory f);$/;"	f	language:SystemVerilog	class:uvm_factory
set	./uvm-verilator/src/base/uvm_field_op.svh	/^   virtual function void set( uvm_field_flag_t op_type, uvm_policy policy = null, uvm_object rhs/;"	f	language:SystemVerilog	class:uvm_field_op
set	./uvm-verilator/src/base/uvm_links.svh	/^   function void set(uvm_object lhs, rhs);$/;"	f	language:SystemVerilog	class:uvm_link_base
set	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set (string element_name = "",$/;"	f	language:SystemVerilog	class:uvm_printer_element
set	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set (uvm_resource_base rsrc, $/;"	f	language:SystemVerilog	class:uvm_resource_pool
set	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set();$/;"	f	language:SystemVerilog	class:uvm_resource
set	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set(input string scope, input string name,$/;"	f	language:SystemVerilog	class:uvm_resource_db
set	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void set(T value);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
set	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void set(T value);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
set	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void set(T value);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
set	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set(uvm_reg_data_t  value,$/;"	f	language:SystemVerilog	class:uvm_reg
set	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set(uvm_reg_data_t  value,$/;"	f	language:SystemVerilog	class:uvm_reg_field
set	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function void set(uvm_reg_data_t  value,$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
set	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void set (uvm_reg_data_t  value,$/;"	f	language:SystemVerilog	class:uvm_reg_indirect_data
set	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   function void set(uvm_hdl_path_slice t[]);$/;"	f	language:SystemVerilog	class:uvm_hdl_path_concat
set_abstime	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void set_abstime(real t, real secs);$/;"	f	language:SystemVerilog	class:uvm_time
set_access	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function string uvm_reg_field::set_access(string mode);$/;"	f	language:SystemVerilog	class:uvm_reg_field
set_action	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_action(uvm_action action);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
set_action	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_action(uvm_action action);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
set_action	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_action(uvm_action act);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_address	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_address(bit [63:0] addr);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_anonymous	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_anonymous(input string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_db
set_arbitration	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::set_arbitration(UVM_SEQ_ARB_TYPE val);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
set_attribute	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void set_attribute (int txh,$/;"	f	language:SystemVerilog	class:uvm_recorder
set_attribute	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void set_attribute (int txh,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
set_auto_predict	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   function void set_auto_predict(bit on=1); m_auto_predict = on; endfunction$/;"	f	language:SystemVerilog	class:uvm_reg_map
set_auto_reset	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void set_auto_reset (bit value=1);$/;"	f	language:SystemVerilog	class:uvm_barrier
set_automatic_phase_objection	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_automatic_phase_objection(bit value);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_backdoor	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_backdoor(uvm_reg_backdoor bkdr,$/;"	f	language:SystemVerilog	class:uvm_mem
set_backdoor	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_backdoor(uvm_reg_backdoor bkdr,$/;"	f	language:SystemVerilog	class:uvm_reg
set_backdoor	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_backdoor(uvm_reg_backdoor bkdr,$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_base_addr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_base_addr(uvm_reg_addr_t offset);$/;"	f	language:SystemVerilog	class:uvm_reg_map
set_begin_elements	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_begin_elements (int elements = 5);$/;"	f	language:SystemVerilog	class:uvm_printer
set_byte_enable	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_byte_enable(ref byte unsigned p[]);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_byte_enable_length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^ virtual function void set_byte_enable_length(int unsigned length);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_check_on_read	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   function void set_check_on_read(bit on=1);$/;"	f	language:SystemVerilog	class:uvm_reg_map
set_check_type	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_check_type( bit enabled );$/;"	f	language:SystemVerilog	class:uvm_comparer
set_command	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_command(uvm_tlm_command_e command);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_compare	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set_compare(uvm_check_e check=UVM_CHECK);$/;"	f	language:SystemVerilog	class:uvm_reg_field
set_compare	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function void set_compare(uvm_check_e check=UVM_CHECK);$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
set_component_visitor	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_component_visitor(uvm_visitor#(uvm_component) v);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_context	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_context(string context_str);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
set_context	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_context(string cn);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_coverage	./uvm-verilator/src/reg/uvm_mem.svh	/^function uvm_reg_cvr_t uvm_mem::set_coverage(uvm_reg_cvr_t is_on);$/;"	f	language:SystemVerilog	class:uvm_mem
set_coverage	./uvm-verilator/src/reg/uvm_reg.svh	/^function uvm_reg_cvr_t uvm_reg::set_coverage(uvm_reg_cvr_t is_on);$/;"	f	language:SystemVerilog	class:uvm_reg
set_coverage	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function uvm_reg_cvr_t uvm_reg_block::set_coverage(uvm_reg_cvr_t is_on);$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_data	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_data(ref byte unsigned p []);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_data_length	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   virtual function void set_data_length(int unsigned length);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_default	./uvm-verilator/src/base/uvm_comparer.svh	/^  static function void set_default (uvm_comparer comparer) ;$/;"	f	language:SystemVerilog	class:uvm_comparer
set_default	./uvm-verilator/src/base/uvm_copier.svh	/^static function void set_default (uvm_copier copier) ;$/;"	f	language:SystemVerilog	class:uvm_copier
set_default	./uvm-verilator/src/base/uvm_packer.svh	/^  static function void set_default (uvm_packer packer) ;$/;"	f	language:SystemVerilog	class:uvm_packer
set_default	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_line_printer::set_default(uvm_line_printer printer) ;$/;"	f	language:SystemVerilog	class:uvm_line_printer
set_default	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_default(uvm_printer printer) ;$/;"	f	language:SystemVerilog	class:uvm_printer
set_default	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_table_printer::set_default(uvm_table_printer printer) ;$/;"	f	language:SystemVerilog	class:uvm_table_printer
set_default	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::set_default(uvm_tree_printer printer) ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
set_default	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function rsrc_t set_default(string scope, string name);$/;"	f	language:SystemVerilog	class:uvm_resource_db
set_default_comparer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_comparer(uvm_comparer comparer);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_default_copier	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_copier(uvm_copier copier);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_default_data	./uvm-verilator/src/base/uvm_event.svh	/^        virtual function void set_default_data(T data);$/;"	f	language:SystemVerilog	class:uvm_event
set_default_door	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_default_door(uvm_door_e door);$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_default_file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_default_file (UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_default_hdl_path	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_default_hdl_path(string kind);$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_default_hdl_path	./uvm-verilator/src/reg/uvm_reg_file.svh	/^function void uvm_reg_file::set_default_hdl_path(string kind);$/;"	f	language:SystemVerilog	class:uvm_reg_file
set_default_index	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void set_default_index (int index);$/;"	f	language:SystemVerilog	class:uvm_port_base
set_default_map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_default_map(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_default_max_ready_to_end_iterations	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::set_default_max_ready_to_end_iterations(int max);$/;"	f	language:SystemVerilog	class:uvm_phase
set_default_packer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_packer(uvm_packer packer);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_default_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  static function void set_default_precedence( int unsigned precedence);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_default_printer	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_printer(uvm_printer printer);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_default_radix	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_default_radix (uvm_radix_enum radix);$/;"	f	language:SystemVerilog	class:uvm_printer
set_default_tr_database	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_default_tr_database(uvm_tr_database db);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_depth	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_depth(int value);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_dmi_allowed	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_dmi_allowed(bit dmi);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_domain	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_domain(uvm_domain domain, int hier=1);$/;"	f	language:SystemVerilog	class:uvm_component
set_drain_time	./uvm-verilator/src/base/uvm_objection.svh	/^  function void set_drain_time (uvm_object obj=null, time drain);$/;"	f	language:SystemVerilog	class:uvm_objection
set_element_name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_name (string element_name);$/;"	f	language:SystemVerilog	class:uvm_printer_element
set_element_size	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_size (string element_size);$/;"	f	language:SystemVerilog	class:uvm_printer_element
set_element_type_name	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_type_name (string element_type_name);$/;"	f	language:SystemVerilog	class:uvm_printer_element
set_element_value	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer_element::set_element_value (string element_value);$/;"	f	language:SystemVerilog	class:uvm_printer_element
set_enable_print_topology	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::set_enable_print_topology  (bit enable);$/;"	f	language:SystemVerilog	class:uvm_root
set_end_elements	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_end_elements (int elements = 5);$/;"	f	language:SystemVerilog	class:uvm_printer
set_extension	./uvm-verilator/src/base/uvm_policy.svh	/^virtual function uvm_object set_extension( uvm_object extension );$/;"	f	language:SystemVerilog	class:uvm_policy
set_extension	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  function uvm_tlm_extension_base set_extension(uvm_tlm_extension_base ext);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_factory	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_factory(uvm_factory f);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_file	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_file (UVM_FILE fl);$/;"	f	language:SystemVerilog	class:uvm_printer
set_file	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_file(UVM_FILE fl);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_file_name	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^   function void set_file_name(string filename);$/;"	f	language:SystemVerilog	class:uvm_text_tr_database
set_filename	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_filename(string fname);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_finish_on_completion	./uvm-verilator/src/base/uvm_root.svh	/^  virtual  function void set_finish_on_completion(bit f);$/;"	f	language:SystemVerilog	class:uvm_root
set_frontdoor	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_frontdoor(uvm_reg_frontdoor ftdr,$/;"	f	language:SystemVerilog	class:uvm_mem
set_frontdoor	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_frontdoor(uvm_reg_frontdoor ftdr,$/;"	f	language:SystemVerilog	class:uvm_reg
set_hdl_path_root	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_hdl_path_root (string path, string kind = "RTL");$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_heartbeat	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void set_heartbeat (uvm_event#(uvm_object) e, ref uvm_component comps[$]);$/;"	f	language:SystemVerilog	class:uvm_heartbeat
set_id	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_id(string id);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
set_id	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_id(string id);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_id_action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_action(input string id, input uvm_action action);$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_id_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_id_count(string id, int count);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
set_id_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_id_enabled (bit enabled);$/;"	f	language:SystemVerilog	class:uvm_printer
set_id_file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_file (string id, UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_id_info	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_id_info(uvm_sequence_item item);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_id_verbosity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_verbosity(input string id, input int verbosity);$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_if	./uvm-verilator/src/base/uvm_port_base.svh	/^  function void set_if (int index=0);$/;"	f	language:SystemVerilog	class:uvm_port_base
set_indent	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_table_printer::set_indent(int indent) ;$/;"	f	language:SystemVerilog	class:uvm_table_printer
set_indent	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::set_indent(int indent) ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
set_initiator	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::set_initiator(uvm_component initiator);$/;"	f	language:SystemVerilog	class:uvm_transaction
set_inst_alias	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_inst_alias(string alias_type_name,$/;"	f	language:SystemVerilog	class:uvm_default_factory
set_inst_override	./uvm-verilator/src/base/uvm_component.svh	/^function void  uvm_component::set_inst_override (string relative_inst_path,  $/;"	f	language:SystemVerilog	class:uvm_component
set_inst_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
set_inst_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
set_inst_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_component_registry
set_inst_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_object_registry
set_inst_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_inst_override(uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_registry_common
set_inst_override_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_inst_override_by_name (string original_type_name,$/;"	f	language:SystemVerilog	class:uvm_default_factory
set_inst_override_by_type	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_inst_override_by_type (string relative_inst_path,  $/;"	f	language:SystemVerilog	class:uvm_component
set_inst_override_by_type	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_inst_override_by_type (uvm_object_wrapper original_type,$/;"	f	language:SystemVerilog	class:uvm_default_factory
set_int_local	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_int_local (string field_name,$/;"	f	language:SystemVerilog	class:uvm_component
set_int_local	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_int_local (string      field_name,$/;"	f	language:SystemVerilog	class:uvm_object
set_item_context	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_item_context(uvm_sequence_base  parent_seq,$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_jump_phase	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::set_jump_phase(uvm_phase phase) ;$/;"	f	language:SystemVerilog	class:uvm_phase
set_lhs	./uvm-verilator/src/base/uvm_links.svh	/^   function void set_lhs(uvm_object lhs);$/;"	f	language:SystemVerilog	class:uvm_link_base
set_line	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_line(int ln);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_line_prefix	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_line_prefix (string prefix);$/;"	f	language:SystemVerilog	class:uvm_printer
set_local	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_local(uvm_resource_base rsrc) ;$/;"	f	language:SystemVerilog	class:uvm_component
set_local	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_local(uvm_resource_base rsrc) ;$/;"	f	language:SystemVerilog	class:uvm_object
set_lock	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   virtual function void set_lock(bit v);$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_max_depth	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_max_depth (int depth);$/;"	f	language:SystemVerilog	class:uvm_printer
set_max_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_max_quit_count(int count, bit overridable = 1);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
set_max_ready_to_end_iterations	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::set_max_ready_to_end_iterations(int max);$/;"	f	language:SystemVerilog	class:uvm_phase
set_max_zero_time_wait_relevant_count	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::set_max_zero_time_wait_relevant_count(int new_val) ;$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
set_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_message(string message);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
set_message	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_message(string msg);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_message_database	./uvm-verilator/src/base/uvm_report_server.svh	/^   virtual function void set_message_database(uvm_tr_database database);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
set_mode	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function uvm_heartbeat_modes set_mode (uvm_heartbeat_modes mode = UVM_NO_HB_MODE);$/;"	f	language:SystemVerilog	class:uvm_heartbeat
set_name	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_name (string name);$/;"	f	language:SystemVerilog	class:uvm_component
set_name	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::set_name (string name);$/;"	f	language:SystemVerilog	class:uvm_object
set_name	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_name(string name);$/;"	f	language:SystemVerilog	class:uvm_report_message_element_base
set_name_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_name_enabled (bit enabled);$/;"	f	language:SystemVerilog	class:uvm_printer
set_name_override	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_name_override(uvm_resource_base rsrc, string scope = "");$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_num_last_reqs	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::set_num_last_reqs(int unsigned max);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
set_num_last_rsps	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::set_num_last_rsps(int unsigned max);$/;"	f	language:SystemVerilog	class:uvm_sequencer_param_base
set_object_local	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_object_local (string     field_name,$/;"	f	language:SystemVerilog	class:uvm_object
set_offset	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_offset (uvm_reg_map    map,$/;"	f	language:SystemVerilog	class:uvm_mem
set_offset	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_offset (uvm_reg_map    map,$/;"	f	language:SystemVerilog	class:uvm_reg
set_override	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_override(uvm_resource_base rsrc, string scope = "");$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_override	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_override(uvm_resource_types::override_t override = 2'b11);$/;"	f	language:SystemVerilog	class:uvm_resource
set_override	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override(input string scope, input string name,$/;"	f	language:SystemVerilog	class:uvm_resource_db
set_override_name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override_name(input string scope, input string name,$/;"	f	language:SystemVerilog	class:uvm_resource_db
set_override_type	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function void set_override_type(input string scope, input string name,$/;"	f	language:SystemVerilog	class:uvm_resource_db
set_packed_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::set_packed_bits (ref bit stream []);$/;"	f	language:SystemVerilog	class:uvm_packer
set_packed_size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::set_packed_size();$/;"	f	language:SystemVerilog	class:uvm_packer
set_parent	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::set_parent(uvm_reg_block parent);$/;"	f	language:SystemVerilog	class:uvm_mem
set_parent	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_parent(uvm_reg_block blk_parent,$/;"	f	language:SystemVerilog	class:uvm_reg
set_parent	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::set_parent(uvm_reg_block parent);$/;"	f	language:SystemVerilog	class:uvm_reg_block
set_parent	./uvm-verilator/src/reg/uvm_vreg.svh	/^function void uvm_vreg::set_parent(uvm_reg_block parent);$/;"	f	language:SystemVerilog	class:uvm_vreg
set_parent_sequence	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_parent_sequence(uvm_sequence_base parent);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_phase_imp	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_phase_imp(uvm_phase phase, uvm_phase imp, int hier=1);$/;"	f	language:SystemVerilog	class:uvm_component
set_phase_max_ready_to_end	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_phase_max_ready_to_end(int max);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  virtual function void set_precedence(uvm_resource_base r,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_priority	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority (uvm_resource_base rsrc,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_priority	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority (uvm_resource_types::priority_e pri);$/;"	f	language:SystemVerilog	class:uvm_resource
set_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                            int set_priority = -1);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.finish_item
set_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                           int set_priority = -1,$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start_item
set_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_priority (int value);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_priority_name	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority_name(uvm_resource_base rsrc,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_priority_queue	./uvm-verilator/src/base/uvm_resource.svh	/^  local function void set_priority_queue(uvm_resource_base rsrc,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_priority_type	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_priority_type(uvm_resource_base rsrc,$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_propagate_mode	./uvm-verilator/src/base/uvm_objection.svh	/^  function void set_propagate_mode (bit prop_mode);$/;"	f	language:SystemVerilog	class:uvm_objection
set_quit_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_quit_count(int quit_count);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
set_radix_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_radix_enabled (bit enabled);$/;"	f	language:SystemVerilog	class:uvm_printer
set_radix_string	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_radix_string (uvm_radix_enum radix, string prefix);$/;"	f	language:SystemVerilog	class:uvm_printer
set_randomize_enabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual  function void set_randomize_enabled(bit enable);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_read	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_read();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_read_only	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void set_read_only();$/;"	f	language:SystemVerilog	class:uvm_resource_base
set_read_write	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void set_read_write();$/;"	f	language:SystemVerilog	class:uvm_resource_base
set_recursion_policy	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_recursion_policy( uvm_recursion_policy_enum policy);$/;"	f	language:SystemVerilog	class:uvm_comparer
set_recursion_policy	./uvm-verilator/src/base/uvm_copier.svh	/^virtual function void set_recursion_policy (uvm_recursion_policy_enum policy);$/;"	f	language:SystemVerilog	class:uvm_copier
set_recursion_policy	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_recursion_policy (uvm_recursion_policy_enum policy);$/;"	f	language:SystemVerilog	class:uvm_printer
set_recursion_policy	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void set_recursion_policy(uvm_recursion_policy_enum policy);$/;"	f	language:SystemVerilog	class:uvm_recorder
set_report_default_file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_default_file (UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_default_file_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_default_file_hier( UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_component
set_report_handler	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_handler(uvm_report_handler rh);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_report_handler	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_handler(uvm_report_handler handler);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_id_action	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_action (string id, uvm_action action);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_id_action_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_action_hier( string id, uvm_action action);$/;"	f	language:SystemVerilog	class:uvm_component
set_report_id_file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_file (string id, UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_id_file_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_file_hier( string id, UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_component
set_report_id_verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_verbosity (string id, int verbosity);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_id_verbosity_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);$/;"	f	language:SystemVerilog	class:uvm_component
set_report_message	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_message(uvm_severity severity, $/;"	f	language:SystemVerilog	class:uvm_report_message
set_report_object	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_object(uvm_report_object ro);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_report_server	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_report_server(uvm_report_server server);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_report_server	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_server(uvm_report_server rs);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_report_severity_action	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_action (uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_severity_action_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_action_hier( uvm_severity severity, $/;"	f	language:SystemVerilog	class:uvm_component
set_report_severity_file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_file (uvm_severity severity, UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_severity_file_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_file_hier( uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_component
set_report_severity_id_action	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_action (uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_severity_id_action_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_id_action_hier( uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_component
set_report_severity_id_file	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_file (uvm_severity severity, string id,$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_severity_id_file_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_id_file_hier ( uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_component
set_report_severity_id_override	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_override(uvm_severity cur_severity,$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_severity_id_verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_verbosity (uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_severity_id_verbosity_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_id_verbosity_hier( uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_component
set_report_severity_override	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_override(uvm_severity cur_severity,$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_verbosity_level	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_verbosity_level (int verbosity_level);$/;"	f	language:SystemVerilog	class:uvm_report_object
set_report_verbosity_level_hier	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_verbosity_level_hier(int verbosity);$/;"	f	language:SystemVerilog	class:uvm_component
set_reset	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_reset(uvm_reg_data_t value,$/;"	f	language:SystemVerilog	class:uvm_reg
set_reset	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set_reset(uvm_reg_data_t value,$/;"	f	language:SystemVerilog	class:uvm_reg_field
set_resource_pool	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_resource_pool (uvm_resource_pool pool);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_resource_pool_default_precedence	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_resource_pool_default_precedence(int unsigned precedence);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_response_queue_depth	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_response_queue_depth(int value);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_response_queue_error_report_disabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_response_queue_error_report_disabled(bit value);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_response_queue_error_report_enabled	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_response_queue_error_report_enabled(bit value);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_response_status	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_response_status(uvm_tlm_response_status_e status);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_result	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_result(int unsigned result);$/;"	f	language:SystemVerilog	class:uvm_comparer
set_rhs	./uvm-verilator/src/base/uvm_links.svh	/^   function void set_rhs(uvm_object rhs);$/;"	f	language:SystemVerilog	class:uvm_link_base
set_root_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_root_enabled (bit enabled);$/;"	f	language:SystemVerilog	class:uvm_printer
set_scope	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_scope (uvm_resource_base rsrc, string scope); $/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_scope	./uvm-verilator/src/base/uvm_resource_base.svh	/^  function void set_scope(string s);$/;"	f	language:SystemVerilog	class:uvm_resource_base
set_separators	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_line_printer::set_separators(string separators) ;$/;"	f	language:SystemVerilog	class:uvm_line_printer
set_separators	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_tree_printer::set_separators(string separators) ;$/;"	f	language:SystemVerilog	class:uvm_tree_printer
set_sequence_id	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_sequence_id(int id);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_sequencer	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_sequencer(uvm_sequencer_base sequencer,$/;"	f	language:SystemVerilog	class:uvm_reg_map
set_sequencer	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void set_sequencer(uvm_sequencer_base sequencer);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_server	./uvm-verilator/src/base/uvm_report_server.svh	/^        static function void set_server(uvm_report_server server);$/;"	f	language:SystemVerilog	class:uvm_report_server
set_severity	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_severity (uvm_severity severity);$/;"	f	language:SystemVerilog	class:uvm_comparer
set_severity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_severity(uvm_severity severity);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
set_severity	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_severity(uvm_severity sev);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_severity_action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_action(input uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_severity_count	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_severity_count(uvm_severity severity, int count);$/;"	f	language:SystemVerilog	class:uvm_default_report_server
set_severity_file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_file (uvm_severity severity, UVM_FILE file);$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_severity_id_action	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_action(uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_severity_id_file	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_file(uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_severity_id_override	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_override(uvm_severity cur_severity,$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_severity_id_verbosity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_verbosity(uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_severity_override	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_override(uvm_severity cur_severity,$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_show_max	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_show_max (int unsigned show_max);$/;"	f	language:SystemVerilog	class:uvm_comparer
set_size_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_size_enabled (bit enabled);$/;"	f	language:SystemVerilog	class:uvm_printer
set_starting_phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_starting_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
set_streaming_width	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_streaming_width(int unsigned width);$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
set_string_local	./uvm-verilator/src/base/uvm_object.svh	/^function void  uvm_object::set_string_local (string field_name,$/;"	f	language:SystemVerilog	class:uvm_object
set_submap_offset	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_submap_offset(uvm_reg_map submap, uvm_reg_addr_t offset);$/;"	f	language:SystemVerilog	class:uvm_reg_map
set_threshold	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void set_threshold (int threshold);$/;"	f	language:SystemVerilog	class:uvm_barrier
set_threshold	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_threshold (int unsigned threshold);$/;"	f	language:SystemVerilog	class:uvm_comparer
set_time_resolution	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   static function void set_time_resolution(real res);$/;"	f	language:SystemVerilog	class:uvm_time
set_timeout	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::set_timeout(time timeout, bit overridable=1);$/;"	f	language:SystemVerilog	class:uvm_root
set_tr_database	./uvm-verilator/src/base/uvm_component.svh	/^   function void uvm_component::set_tr_database(uvm_tr_database db);$/;"	f	language:SystemVerilog	class:uvm_component
set_transaction_id	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::set_transaction_id(int id);$/;"	f	language:SystemVerilog	class:uvm_transaction
set_transaction_order_policy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    function void set_transaction_order_policy(uvm_reg_transaction_order_policy pol);$/;"	f	language:SystemVerilog	class:uvm_reg_map
set_type_alias	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_type_alias(string alias_type_name, $/;"	f	language:SystemVerilog	class:uvm_default_factory
set_type_alias	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
set_type_alias	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
set_type_alias	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	f	language:SystemVerilog	class:uvm_component_registry
set_type_alias	./uvm-verilator/src/base/uvm_registry.svh	/^  static function bit set_type_alias(string alias_name);$/;"	f	language:SystemVerilog	class:uvm_object_registry
set_type_alias	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_alias(string alias_name);$/;"	f	language:SystemVerilog	class:uvm_registry_common
set_type_name_enabled	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::set_type_name_enabled (bit enabled);$/;"	f	language:SystemVerilog	class:uvm_printer
set_type_override	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_type_override (string original_type_name,$/;"	f	language:SystemVerilog	class:uvm_component
set_type_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
set_type_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
set_type_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_component_registry
set_type_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_object_registry
set_type_override	./uvm-verilator/src/base/uvm_registry.svh	/^  static function void set_type_override (uvm_object_wrapper override_type,$/;"	f	language:SystemVerilog	class:uvm_registry_common
set_type_override	./uvm-verilator/src/base/uvm_resource.svh	/^  function void set_type_override(uvm_resource_base rsrc, string scope = "");$/;"	f	language:SystemVerilog	class:uvm_resource_pool
set_type_override_by_name	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_type_override_by_name (string original_type_name,$/;"	f	language:SystemVerilog	class:uvm_default_factory
set_type_override_by_type	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_type_override_by_type (uvm_object_wrapper original_type,$/;"	f	language:SystemVerilog	class:uvm_component
set_type_override_by_type	./uvm-verilator/src/base/uvm_factory.svh	/^function void uvm_default_factory::set_type_override_by_type (uvm_object_wrapper original_type,$/;"	f	language:SystemVerilog	class:uvm_default_factory
set_use_sequence_info	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_use_sequence_info(bit value);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
set_uvm_seeding	./uvm-verilator/src/base/uvm_coreservice.svh	/^   virtual function void set_uvm_seeding(bit enable);$/;"	f	language:SystemVerilog	class:uvm_default_coreservice_t
set_uvm_seeding	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::set_uvm_seeding(bit enable);$/;"	f	language:SystemVerilog	class:uvm_object
set_value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_value(string value);$/;"	f	language:SystemVerilog	class:uvm_report_message_string_element
set_value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_value(uvm_bitstream_t value,$/;"	f	language:SystemVerilog	class:uvm_report_message_int_element
set_value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_value(uvm_object value);$/;"	f	language:SystemVerilog	class:uvm_report_message_object_element
set_verbosity	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_verbosity (int unsigned verbosity);$/;"	f	language:SystemVerilog	class:uvm_comparer
set_verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_verbosity(int verbosity);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
set_verbosity	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_verbosity(int ver);$/;"	f	language:SystemVerilog	class:uvm_report_message
set_verbosity_level	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_verbosity_level(int verbosity_level);$/;"	f	language:SystemVerilog	class:uvm_report_handler
set_verbosity_settings	./uvm-verilator/src/base/uvm_root.svh	/^	string set_verbosity_settings[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_verbosity_settings
set_volatility	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set_volatility(bit volatile);$/;"	f	language:SystemVerilog	class:uvm_reg_field
set_write	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_write();$/;"	f	language:SystemVerilog	class:uvm_tlm_generic_payload
setting	./uvm-verilator/src/base/uvm_component.svh	/^	  m_verbosity_setting setting;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
setting	./uvm-verilator/src/base/uvm_component.svh	/^          m_verbosity_setting setting = m_verbosity_settings[i];$/;"	r	language:SystemVerilog	function:uvm_component.m_apply_verbosity_settings
setting	./uvm-verilator/src/base/uvm_component.svh	/^    m_verbosity_setting setting;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
sev	./uvm-verilator/src/base/uvm_comparer.svh	/^  local uvm_severity sev = UVM_INFO;$/;"	r	language:SystemVerilog	class:uvm_comparer
sev	./uvm-verilator/src/base/uvm_comparer.svh	/^  uvm_severity sev = UVM_INFO;$/;"	r	language:SystemVerilog	class:uvm_comparer
sev	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_severity orig_sev, sev;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
sev	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_severity sev;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
sev	./uvm-verilator/src/base/uvm_globals.svh	/^function bit uvm_string_to_severity (string sev_str, output uvm_severity sev);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_string_to_severity
sev	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  uvm_severity sev ;$/;"	r	language:SystemVerilog	class:sev_id_struct
sev	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_severity(uvm_severity sev);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_severity
sev_id_overrides	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_sev_override_array sev_id_overrides [string];$/;"	r	language:SystemVerilog	class:uvm_report_handler
sev_id_struct	./uvm-verilator/src/base/uvm_report_catcher.svh	/^class sev_id_struct;$/;"	C	language:SystemVerilog
sev_o_ary	./uvm-verilator/src/base/uvm_report_handler.svh	/^          uvm_sev_override_array sev_o_ary = sev_id_overrides[idx];$/;"	r	language:SystemVerilog	function:uvm_report_handler.do_print
sev_overrides	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_sev_override_array sev_overrides;$/;"	r	language:SystemVerilog	class:uvm_report_handler
sev_specified	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  bit sev_specified ;$/;"	r	language:SystemVerilog	class:sev_id_struct
sev_str	./uvm-verilator/src/base/uvm_globals.svh	/^function bit uvm_string_to_severity (string sev_str, output uvm_severity sev);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_string_to_severity
sev_string	./uvm-verilator/src/base/uvm_report_server.svh	/^    string sev_string;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
severity	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_severity (uvm_severity severity);$/;"	p	language:SystemVerilog	function:uvm_comparer.set_severity
severity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_action_hier( uvm_severity severity, $/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_action_hier
severity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_file_hier( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_file_hier
severity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_id_action_hier( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_action_hier
severity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_id_file_hier ( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_file_hier
severity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_severity_id_verbosity_hier( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_verbosity_hier
severity	./uvm-verilator/src/base/uvm_globals.svh	/^                                 uvm_severity severity=UVM_INFO, string id="");$/;"	p	language:SystemVerilog	function:uvm_report_enabled
severity	./uvm-verilator/src/base/uvm_globals.svh	/^function void m__uvm_report_dpi(int severity,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.m__uvm_report_dpi
severity	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report
severity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report(uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
severity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_severity(uvm_severity severity);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.set_severity
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^      uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_severity severity = report_message.get_severity();$/;"	r	language:SystemVerilog	function:uvm_report_handler.process_report_message
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function UVM_FILE get_file_handle(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_file_handle
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function int get_verbosity_level(uvm_severity severity=UVM_INFO, string id="" );$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_verbosity_level
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function uvm_action get_action(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_action
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_action(input uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_action
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_file (uvm_severity severity, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_file
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_action(uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_action
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_file(uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_file
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_severity_id_verbosity(uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_verbosity
severity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  local function UVM_FILE get_severity_id_file(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_handler.get_severity_id_file
severity	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_report_message(uvm_severity severity, $/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  				  uvm_severity severity = UVM_INFO, string id = "");$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_enabled
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_action(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_object.get_report_action
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_file_handle(uvm_severity severity, string id);$/;"	p	language:SystemVerilog	function:uvm_report_object.get_report_file_handle
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int get_report_verbosity_level(uvm_severity severity=UVM_INFO, string id="");$/;"	p	language:SystemVerilog	function:uvm_report_object.get_report_verbosity_level
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_action (uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_action
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_file (uvm_severity severity, UVM_FILE file);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_file
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_action (uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_action
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_file (uvm_severity severity, string id,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_file
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_severity_id_verbosity (uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_verbosity
severity	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
severity	./uvm-verilator/src/base/uvm_report_server.svh	/^  function int get_severity_count(uvm_severity severity);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.get_severity_count
severity	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void incr_severity_count(uvm_severity severity);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.incr_severity_count
severity	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void set_severity_count(uvm_severity severity, int count);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.set_severity_count
severity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    				  uvm_severity severity=UVM_INFO, string id="");$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_enabled
severity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report( uvm_severity severity,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
severity_actions	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_action severity_actions[uvm_severity];$/;"	r	language:SystemVerilog	class:uvm_report_handler
severity_file_handles	./uvm-verilator/src/base/uvm_report_handler.svh	/^  UVM_FILE severity_file_handles[uvm_severity];$/;"	r	language:SystemVerilog	class:uvm_report_handler
severity_id_actions	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_id_actions_array severity_id_actions[uvm_severity];$/;"	r	language:SystemVerilog	class:uvm_report_handler
severity_id_file_handles	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_id_file_array severity_id_file_handles[uvm_severity];$/;"	r	language:SystemVerilog	class:uvm_report_handler
severity_id_verbosities	./uvm-verilator/src/base/uvm_report_handler.svh	/^  uvm_id_verbosities_array severity_id_verbosities[uvm_severity];$/;"	r	language:SystemVerilog	class:uvm_report_handler
show_header	./uvm-verilator/src/base/uvm_objection.svh	/^  function void display_objections(uvm_object obj=null, bit show_header=1);$/;"	p	language:SystemVerilog	function:uvm_objection.display_objections
show_header	./uvm-verilator/src/base/uvm_objection.svh	/^  protected function string m_display_objections(uvm_object obj=null, bit show_header=1);$/;"	p	language:SystemVerilog	function:uvm_objection.m_display_objections
show_max	./uvm-verilator/src/base/uvm_comparer.svh	/^  int unsigned show_max = 1;$/;"	r	language:SystemVerilog	class:uvm_comparer
show_max	./uvm-verilator/src/base/uvm_comparer.svh	/^  local int unsigned show_max = 1;$/;"	r	language:SystemVerilog	class:uvm_comparer
show_max	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_show_max (int unsigned show_max);$/;"	p	language:SystemVerilog	function:uvm_comparer.set_show_max
show_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  bit show_radix = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
show_root	./uvm-verilator/src/base/uvm_printer.svh	/^  bit show_root = 0;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
show_terminator	./uvm-verilator/src/base/uvm_report_server.svh	/^  bit show_terminator = 0;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
show_verbosity	./uvm-verilator/src/base/uvm_report_server.svh	/^  bit show_verbosity = 0;$/;"	r	language:SystemVerilog	class:uvm_default_report_server
shutdown_phase	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::shutdown_phase(uvm_phase phase);       return; endtask$/;"	t	language:SystemVerilog	class:uvm_component
sib_phase_done	./uvm-verilator/src/base/uvm_phase.svh	/^      uvm_objection sib_phase_done;$/;"	r	language:SystemVerilog	task:uvm_phase.wait_for_self_and_siblings_to_drop
siblings	./uvm-verilator/src/base/uvm_phase.svh	/^  bit siblings[uvm_phase];$/;"	r	language:SystemVerilog	task:uvm_phase.wait_for_self_and_siblings_to_drop
single_map	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   bit         single_map;$/;"	r	language:SystemVerilog	function:uvm_reg_block.convert2string
size	./uvm-verilator/src/base/uvm_comparer.svh	/^                                          int size,$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field_int
size	./uvm-verilator/src/base/uvm_comparer.svh	/^                                      int size,$/;"	p	language:SystemVerilog	function:uvm_comparer.compare_field
size	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_bitstream_to_string (uvm_bitstream_t value, int size,$/;"	p	language:SystemVerilog	function:uvm_bitstream_to_string
size	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_integral_to_string (uvm_integral_t value, int size,$/;"	p	language:SystemVerilog	function:uvm_integral_to_string
size	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_bitstream_t uvm_packer::unpack_field(int size);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_field
size	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_integral_t uvm_packer::unpack_field_int(int size);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_field_int
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_bits(ref bit value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_bits
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_bytes(ref byte value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_bytes
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_field(uvm_bitstream_t value, int size);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_field
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_field_int(uvm_integral_t value, int size);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_field_int
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_ints(ref int value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_ints
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_bits(ref bit value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_bits
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_bytes(ref byte value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_bytes
size	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_ints(ref int value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_ints
size	./uvm-verilator/src/base/uvm_port_base.svh	/^  function int size ();$/;"	f	language:SystemVerilog	class:uvm_port_base
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                                  string  size,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic_element
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                               int size,$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_header
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                            int          size,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field_int
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                          int size,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                          string size,$/;"	p	language:SystemVerilog	function:uvm_printer.push_element
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                      int size,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field
size	./uvm-verilator/src/base/uvm_printer.svh	/^                                   int    size,$/;"	p	language:SystemVerilog	function:uvm_printer.print_int
size	./uvm-verilator/src/base/uvm_printer.svh	/^  bit size = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
size	./uvm-verilator/src/base/uvm_printer.svh	/^  string size;$/;"	w	language:SystemVerilog	typedef:uvm_printer_row_info
size	./uvm-verilator/src/base/uvm_printer.svh	/^function void  uvm_printer::print_array_footer (int size=0);$/;"	p	language:SystemVerilog	function:uvm_printer.print_array_footer
size	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual function int size ();$/;"	f	language:SystemVerilog	class:uvm_queue
size	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                       int          size,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field_int
size	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                   int size,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field
size	./uvm-verilator/src/base/uvm_recorder.svh	/^                                  int size,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field_int
size	./uvm-verilator/src/base/uvm_recorder.svh	/^                              int size,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field
size	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				  int size,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_int
size	./uvm-verilator/src/base/uvm_report_message.svh	/^                                int size, uvm_radix_enum radix, $/;"	p	language:SystemVerilog	function:uvm_report_message.add_int
size	./uvm-verilator/src/base/uvm_report_message.svh	/^                                int size, uvm_radix_enum radix,$/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_int
size	./uvm-verilator/src/base/uvm_report_message.svh	/^                              int size, $/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.set_value
size	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function uvm_bitstream_t get_value(output int size, $/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.get_value
size	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function int size();$/;"	f	language:SystemVerilog	class:uvm_report_message_element_container
size	./uvm-verilator/src/reg/uvm_mem.svh	/^                                          int size,$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path_slice
size	./uvm-verilator/src/reg/uvm_mem.svh	/^                       longint unsigned size,$/;"	p	language:SystemVerilog	function:uvm_mem.new
size	./uvm-verilator/src/reg/uvm_reg.svh	/^                                          int size,$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path_slice
size	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       int unsigned   size,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
size	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^                 int unsigned size,$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.new
size	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    function int unsigned size();$/;"	f	language:SystemVerilog	class:uvm_reg_fifo
size	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                          output int size,$/;"	p	language:SystemVerilog	function:uvm_reg_map.Xget_bus_infoX
size	./uvm-verilator/src/reg/uvm_reg_model.svh	/^                          int unsigned size = -1);$/;"	p	language:SystemVerilog	function:uvm_hdl_path_concat.add_path
size	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   int size;$/;"	w	language:SystemVerilog	typedef:uvm_hdl_path_slice
size	./uvm-verilator/src/reg/uvm_vreg.svh	/^                                      longint unsigned   size = 0,$/;"	p	language:SystemVerilog	function:uvm_vreg.configure
size	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local longint unsigned size;    \/\/number of vregs$/;"	r	language:SystemVerilog	class:uvm_vreg
size	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                                   int unsigned  size,$/;"	p	language:SystemVerilog	function:uvm_vreg_field.configure
size	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local int unsigned size;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
size	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function int size();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
size	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function new(string name, uvm_component parent = null, int size = 1);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo.new
size	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function int size();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
size_before_unpack	./uvm-verilator/src/base/uvm_object.svh	/^  int size_before_unpack = packer.get_packed_size();$/;"	r	language:SystemVerilog	function:uvm_object.m_unpack_post
size_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string size_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
size_str	./uvm-verilator/src/base/uvm_printer.svh	/^   string size_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
size_width	./uvm-verilator/src/base/uvm_printer.svh	/^  int size_width = -1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
skip	./uvm-verilator/src/base/uvm_event.svh	/^		int skip;$/;"	r	language:SystemVerilog	function:uvm_event.trigger
skip	./uvm-verilator/src/reg/uvm_reg_map.svh	/^		int unsigned skip;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses
skip	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	int                skip;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
slave_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_slave_imp  #(REQ, RSP, this_type, uvm_tlm_fifo #(REQ), uvm_tlm_fifo #(RSP)) slave_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
slice	./uvm-verilator/src/reg/uvm_mem.svh	/^              uvm_reg_data_t slice;$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
slice	./uvm-verilator/src/reg/uvm_mem.svh	/^            uvm_reg_data_t slice;$/;"	r	language:SystemVerilog	task:uvm_mem.backdoor_write
slice	./uvm-verilator/src/reg/uvm_reg.svh	/^           uvm_reg_data_t slice;$/;"	r	language:SystemVerilog	function:uvm_reg.backdoor_read_func
slice	./uvm-verilator/src/reg/uvm_reg.svh	/^           uvm_reg_data_t slice;$/;"	r	language:SystemVerilog	task:uvm_reg.backdoor_write
slice	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      uvm_hdl_path_slice slice=concat.slices[i];$/;"	r	language:SystemVerilog	function:uvm_hdl_concat2string
slice	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   function void add_slice(uvm_hdl_path_slice slice);$/;"	p	language:SystemVerilog	function:uvm_hdl_path_concat.add_slice
slices	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::add_hdl_path(uvm_hdl_path_slice slices[], string kind = "RTL");$/;"	p	language:SystemVerilog	function:uvm_mem.add_hdl_path
slices	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::add_hdl_path(uvm_hdl_path_slice slices[],$/;"	p	language:SystemVerilog	function:uvm_reg.add_hdl_path
slices	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   uvm_hdl_path_slice slices[];$/;"	r	language:SystemVerilog	class:uvm_hdl_path_concat
sname	./uvm-verilator/src/base/uvm_callback.svh	/^  static function bit register_super_type(string tname="", sname="");$/;"	p	language:SystemVerilog	function:uvm_derived_callbacks.register_super_type
sname	./uvm-verilator/src/base/uvm_objection.svh	/^      string sname = source_obj.get_full_name(), nm = obj.get_full_name();$/;"	r	language:SystemVerilog	function:uvm_objection.m_report
sole_field	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     bit sole_field;$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
sort_by_precedence	./uvm-verilator/src/base/uvm_resource.svh	/^  static function void sort_by_precedence(ref uvm_resource_types::rsrc_q_t q);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
source_obj	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void dropped (uvm_objection objection, uvm_object source_obj, $/;"	p	language:SystemVerilog	function:uvm_component.dropped
source_obj	./uvm-verilator/src/base/uvm_component.svh	/^  virtual function void raised (uvm_objection objection, uvm_object source_obj, $/;"	p	language:SystemVerilog	function:uvm_component.raised
source_obj	./uvm-verilator/src/base/uvm_component.svh	/^  virtual task all_dropped (uvm_objection objection, uvm_object source_obj, $/;"	p	language:SystemVerilog	task:uvm_component.all_dropped
source_obj	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                 uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.dropped
source_obj	./uvm-verilator/src/base/uvm_heartbeat.svh	/^                                uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.raised
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                                 uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_objection.dropped
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                                uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_objection.raised
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                             uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_objection.m_propagate
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                            uvm_object source_obj,$/;"	p	language:SystemVerilog	task:uvm_objection.all_dropped
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                         uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_objection.m_raise
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                        uvm_object source_obj,$/;"	p	language:SystemVerilog	function:uvm_objection.m_drop
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^                       uvm_object source_obj,$/;"	p	language:SystemVerilog	task:uvm_objection.m_forked_drain
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.dropped
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	function:uvm_objection_callback.raised
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object source_obj, string description, int count);$/;"	p	language:SystemVerilog	task:uvm_objection_callback.all_dropped
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_object source_obj;$/;"	r	language:SystemVerilog	class:uvm_objection_context_object
source_obj	./uvm-verilator/src/base/uvm_objection.svh	/^  function void m_report(uvm_object obj, uvm_object source_obj, string description, int count, s/;"	p	language:SystemVerilog	function:uvm_objection.m_report
sp_name	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^     string sp_name = $sformatf("%s.starting_phase", get_full_name());$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_init_phase_daps
space	./uvm-verilator/src/base/uvm_factory.svh	/^    string space= "                                                                             /;"	r	language:SystemVerilog	function:uvm_default_factory.print
space	./uvm-verilator/src/base/uvm_factory.svh	/^  string space= "                                                                               /;"	r	language:SystemVerilog	function:uvm_default_factory.m_debug_display
space	./uvm-verilator/src/base/uvm_printer.svh	/^   string space= "                                                                              /;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
spaces	./uvm-verilator/src/base/uvm_phase.svh	/^  static string spaces = "                                                 ";$/;"	r	language:SystemVerilog	function:uvm_phase.m_print_successors
spell_check	./uvm-verilator/src/base/uvm_resource.svh	/^  function bit spell_check(string s);$/;"	f	language:SystemVerilog	class:uvm_resource_pool
spell_chk	./uvm-verilator/src/base/uvm_config_db.svh	/^    string field_name, bit spell_chk=0);$/;"	p	language:SystemVerilog	function:uvm_config_db.exists
split_max_quit	./uvm-verilator/src/base/uvm_root.svh	/^	string split_max_quit[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
split_timeout	./uvm-verilator/src/base/uvm_root.svh	/^	string split_timeout[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
split_val	./uvm-verilator/src/base/uvm_root.svh	/^	string split_val[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_process_config
split_val	./uvm-verilator/src/base/uvm_root.svh	/^	string split_val[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_process_default_sequence
split_val	./uvm-verilator/src/base/uvm_root.svh	/^	string split_val[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_process_inst_override
split_val	./uvm-verilator/src/base/uvm_root.svh	/^	string split_val[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_process_type_override
split_vals	./uvm-verilator/src/base/uvm_root.svh	/^	string split_vals[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_verbosity_settings
sprint	./uvm-verilator/src/base/uvm_object.svh	/^function string uvm_object::sprint(uvm_printer printer=null);$/;"	f	language:SystemVerilog	class:uvm_object
sprint	./uvm-verilator/src/base/uvm_printer.svh	/^  bit sprint = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
sqr	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_sequencer_base sqr=get_sequencer();$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
sqr_rsp_analysis_fifo	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  uvm_sequencer_analysis_fifo #(RSP) sqr_rsp_analysis_fifo;$/;"	r	language:SystemVerilog	class:uvm_sequencer_param_base
srvr	./uvm-verilator/src/base/uvm_report_handler.svh	/^    uvm_report_server srvr = uvm_report_server::get_server();$/;"	r	language:SystemVerilog	function:uvm_report_handler.process_report_message
srvr	./uvm-verilator/src/base/uvm_root.svh	/^				uvm_report_server srvr;$/;"	r	language:SystemVerilog	function:uvm_root.phase_started
srvr	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_report_server srvr;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_max_quit_settings
srvr	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_report_server srvr;$/;"	r	language:SystemVerilog	function:uvm_root.report_header
ss	./uvm-verilator/src/dpi/uvm_regex.svh	/^  int e, es, s, ss;$/;"	r	language:SystemVerilog	function:uvm_re_match
st	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_status_e st;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
st	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_status_e st;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
st	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_status_e st;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
st	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_status_e st;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
start	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void start (uvm_event#(uvm_object) e=null);$/;"	f	language:SystemVerilog	class:uvm_heartbeat
start	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE find(uvm_component start);$/;"	p	language:SystemVerilog	function:uvm_utils.find
start	./uvm-verilator/src/base/uvm_misc.svh	/^  static function types_t find_all(uvm_component start);$/;"	p	language:SystemVerilog	function:uvm_utils.find_all
start	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task start (uvm_sequencer_base sequencer,$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
start_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task start_item (uvm_sequence_item item,$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
start_of_simulation	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::start_of_simulation(); return; endfunction$/;"	f	language:SystemVerilog	class:uvm_component
start_of_simulation_ph	./uvm-verilator/src/base/uvm_domain.svh	/^uvm_phase start_of_simulation_ph;$/;"	r	language:SystemVerilog
start_of_simulation_phase	./tb/uvm_test.sv	/^  virtual function void start_of_simulation_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:Complex
start_of_simulation_phase	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::start_of_simulation_phase(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_component
start_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   rand bit [63:0] start_offset;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_cfg
start_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   rand bit [63:0] start_offset;$/;"	r	language:SystemVerilog	class:uvm_mem_mam_policy
start_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region uvm_mem_mam::reserve_region(bit [63:0]   start_offset,$/;"	p	language:SystemVerilog	function:uvm_mem_mam.reserve_region
start_offset	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^function uvm_mem_region::new(bit [63:0] start_offset,$/;"	p	language:SystemVerilog	function:uvm_mem_region.new
start_phase_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::start_phase_sequence(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
start_update_thread	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^function void uvm_reg_backdoor::start_update_thread(uvm_object element);$/;"	f	language:SystemVerilog	class:uvm_reg_backdoor
start_with_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                             uvm_phase start_with_phase=null,$/;"	p	language:SystemVerilog	function:uvm_phase.add
starting_phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^     uvm_phase starting_phase = get_starting_phase();$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_safe_drop_starting_phase
starting_phase	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^     uvm_phase starting_phase = get_starting_phase();$/;"	r	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_safe_raise_starting_phase
starting_phase	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_phase starting_phase = get_starting_phase();$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_get_config
starting_phase	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_phase starting_phase = get_starting_phase();$/;"	r	language:SystemVerilog	task:uvm_sequence_library.body
state	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^                                 uvm_phase_state state);$/;"	p	language:SystemVerilog	function:uvm_bottomup_phase.traverse
state	./uvm-verilator/src/base/uvm_comparer.svh	/^     recursion_state_e state;$/;"	w	language:SystemVerilog	typedef:uvm_comparer.state_info_t
state	./uvm-verilator/src/base/uvm_phase.svh	/^                                 uvm_phase_state state);$/;"	p	language:SystemVerilog	function:uvm_phase.traverse
state	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::clear(uvm_phase_state state = UVM_PHASE_DORMANT);$/;"	p	language:SystemVerilog	function:uvm_phase.clear
state	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::clear_successors(uvm_phase_state state = UVM_PHASE_DORMANT, $/;"	p	language:SystemVerilog	function:uvm_phase.clear_successors
state	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::wait_for_state(uvm_phase_state state, uvm_wait_op op=UVM_EQ);$/;"	p	language:SystemVerilog	task:uvm_phase.wait_for_state
state	./uvm-verilator/src/base/uvm_task_phase.svh	/^                                 uvm_phase_state state);$/;"	p	language:SystemVerilog	function:uvm_task_phase.traverse
state	./uvm-verilator/src/base/uvm_task_phase.svh	/^                           uvm_phase_state state);$/;"	p	language:SystemVerilog	function:uvm_task_phase.m_traverse
state	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^                                 uvm_phase_state state);$/;"	p	language:SystemVerilog	function:uvm_topdown_phase.traverse
state_chg	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase_state_change state_chg;$/;"	r	language:SystemVerilog	function:uvm_phase.add
state_chg	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase_state_change state_chg;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
state_info_t	./uvm-verilator/src/base/uvm_comparer.svh	/^  } state_info_t ;$/;"	T	language:SystemVerilog	class:uvm_comparer
state_mask	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  task wait_for_sequence_state(int unsigned state_mask);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.wait_for_sequence_state
status	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^         uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
status	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^         uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_mem_single_walk_seq.body
status	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^         uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg_single_access_seq.body
status	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^         uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
status	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
status	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^		      uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
status	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
status	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
status	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::burst_read(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
status	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::burst_write(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
status	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::peek(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_mem.peek
status	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::poke(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_mem.poke
status	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::read(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem.read
status	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::write(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_mem.write
status	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::burst_read(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
status	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::burst_write(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
status	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::peek(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
status	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::poke(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
status	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::read(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
status	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::write(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
status	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
status	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_status_e status;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::XreadX(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::mirror(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_reg.mirror
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::peek(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg.peek
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::poke(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg.poke
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::read(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg.read
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::update(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg.update
status	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::write(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg.write
status	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^            uvm_status_e status;$/;"	r	language:SystemVerilog	function:uvm_reg_backdoor.start_update_thread
status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::mirror(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_reg_block.mirror
status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::read_mem_by_name(output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_mem_by_name
status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::read_reg_by_name(output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_reg_block.read_reg_by_name
status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::update(output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_reg_block.update
status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::write_mem_by_name(output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_mem_by_name
status	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::write_reg_by_name(output uvm_status_e   status,$/;"	p	language:SystemVerilog	task:uvm_reg_block.write_reg_by_name
status	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::mirror(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_field.mirror
status	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::peek(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
status	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::poke(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
status	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::read(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
status	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::write(output uvm_status_e       status,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
status	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual task update(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_fifo.update
status	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task mirror(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.mirror
status	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task peek(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
status	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task poke(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
status	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task read(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
status	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task update(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.update
status	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task write(output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
status	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_status_e status;$/;"	r	language:SystemVerilog	class:uvm_reg_item
status	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  uvm_status_e status;$/;"	w	language:SystemVerilog	typedef:uvm_reg_bus_op
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.update_reg
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                           output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.mirror_reg
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
status	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_status_e      status,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg.post_write
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_write
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg.post_read
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_read
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        output uvm_status_e  status,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        output uvm_status_e status,$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
status	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        output uvm_status_e status,$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           output uvm_status_e   status,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_write
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           ref uvm_status_e status);$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_write
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          output uvm_status_e   status,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          output uvm_status_e status,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          output uvm_status_e status,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_read
status	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_status_e  status);$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_read
status	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_response_status(uvm_tlm_response_status_e status);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_response_status
stay_in_scope	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::find(uvm_phase phase, bit stay_in_scope=1);$/;"	p	language:SystemVerilog	function:uvm_phase.find
stay_in_scope	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::find_by_name(string name, bit stay_in_scope=1);$/;"	p	language:SystemVerilog	function:uvm_phase.find_by_name
stay_in_scope	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor(uvm_phase phase, bit stay_in_scope=1, uvm_phase/;"	p	language:SystemVerilog	function:uvm_phase.m_find_predecessor
stay_in_scope	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_predecessor_by_name(string name, bit stay_in_scope=1, uvm_p/;"	p	language:SystemVerilog	function:uvm_phase.m_find_predecessor_by_name
stay_in_scope	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor(uvm_phase phase, bit stay_in_scope=1, uvm_phase o/;"	p	language:SystemVerilog	function:uvm_phase.m_find_successor
stay_in_scope	./uvm-verilator/src/base/uvm_phase.svh	/^function uvm_phase uvm_phase::m_find_successor_by_name(string name, bit stay_in_scope=1, uvm_pha/;"	p	language:SystemVerilog	function:uvm_phase.m_find_successor_by_name
stop	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function void stop ();$/;"	f	language:SystemVerilog	class:uvm_heartbeat
stop_phase_sequence	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::stop_phase_sequence(uvm_phase phase);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
stop_sequences	./uvm-verilator/src/seq/uvm_sequencer.svh	/^function void uvm_sequencer::stop_sequences();$/;"	f	language:SystemVerilog	class:uvm_sequencer
stop_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::stop_sequences();$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
stop_stimulus_generation	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  virtual function void stop_stimulus_generation;$/;"	f	language:SystemVerilog	class:uvm_random_stimulus
str	./uvm-verilator/src/base/uvm_callback.svh	/^    string tname, str;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
str	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic void uvm_split_string (string str, byte sep, ref string values[$]);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_split_string
str	./uvm-verilator/src/base/uvm_globals.svh	/^function bit uvm_is_match (string expr, string str);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_is_match
str	./uvm-verilator/src/base/uvm_globals.svh	/^function logic[UVM_LARGE_STRING:0] uvm_string_to_bits(string str);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_string_to_bits
str	./uvm-verilator/src/base/uvm_globals.svh	/^function string uvm_bits_to_string(logic [UVM_LARGE_STRING:0] str);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_bits_to_string
str	./uvm-verilator/src/base/uvm_object.svh	/^      string str;$/;"	r	language:SystemVerilog	function:uvm_object.set_local
str	./uvm-verilator/src/base/uvm_recorder.svh	/^      string         str;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.do_record_object
str	./uvm-verilator/src/base/uvm_report_server.svh	/^  function void f_display(UVM_FILE file, string str);$/;"	p	language:SystemVerilog	function:uvm_default_report_server.f_display
str	./uvm-verilator/src/base/uvm_resource_base.svh	/^        string str;$/;"	r	language:SystemVerilog	function:uvm_resource_base.record_write_access
str	./uvm-verilator/src/base/uvm_resource_base.svh	/^    string str;$/;"	r	language:SystemVerilog	function:uvm_resource_base.print_accessors
str	./uvm-verilator/src/base/uvm_resource_base.svh	/^    string str;$/;"	r	language:SystemVerilog	function:uvm_resource_base.record_read_access
str	./uvm-verilator/src/base/uvm_resource_base.svh	/^    string str;$/;"	r	language:SystemVerilog	function:uvm_resource_base.record_write_access
str	./uvm-verilator/src/base/uvm_transaction.svh	/^  string str;$/;"	r	language:SystemVerilog	function:uvm_transaction.do_print
str	./uvm-verilator/src/dpi/uvm_regex.svh	/^function int uvm_re_match(string re, string str);$/;"	p	language:SystemVerilog	function:uvm_re_match
str	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function int uvm_dpi_regexec(chandle preg, string str); return 0; endfunction$/;"	p	language:SystemVerilog	function:uvm_dpi_regexec
str__	./uvm-verilator/src/base/uvm_object.svh	/^                                              string           str__ );$/;"	p	language:SystemVerilog	function:uvm_object.__m_uvm_field_automation
stream	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_component.m_begin_tr
stream	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_component.record_error_tr
stream	./uvm-verilator/src/base/uvm_component.svh	/^   uvm_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_component.record_event_tr
stream	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::free_tr_stream(uvm_tr_stream stream);$/;"	p	language:SystemVerilog	function:uvm_component.free_tr_stream
stream	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::get_packed_bits(ref bit unsigned stream[]);$/;"	p	language:SystemVerilog	function:uvm_packer.get_packed_bits
stream	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::set_packed_bits (ref bit stream []);$/;"	p	language:SystemVerilog	function:uvm_packer.set_packed_bits
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     int stream,$/;"	p	language:SystemVerilog	function:uvm_recorder.begin_tr
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     int stream,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.begin_tr
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^       uvm_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_recorder.free
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^     uvm_text_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.create_stream
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_open(uvm_tr_stream stream,$/;"	p	language:SystemVerilog	function:uvm_recorder.do_open
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^   protected virtual function void do_open(uvm_tr_stream stream,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_open
stream	./uvm-verilator/src/base/uvm_recorder.svh	/^  function void m_do_open(uvm_tr_stream stream, time open_time, string type_name);$/;"	p	language:SystemVerilog	function:uvm_recorder.m_do_open
stream	./uvm-verilator/src/base/uvm_report_server.svh	/^       uvm_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
stream	./uvm-verilator/src/base/uvm_tr_database.svh	/^   function void m_free_stream(uvm_tr_stream stream);$/;"	p	language:SystemVerilog	function:uvm_tr_database.m_free_stream
stream	./uvm-verilator/src/base/uvm_tr_stream.svh	/^      uvm_tr_stream stream;$/;"	r	language:SystemVerilog	function:uvm_tr_stream.m_free_id
stream	./uvm-verilator/src/base/uvm_transaction.svh	/^function void uvm_transaction::enable_recording (uvm_tr_stream stream);$/;"	p	language:SystemVerilog	function:uvm_transaction.enable_recording
stream_handle	./uvm-verilator/src/base/uvm_transaction.svh	/^  local uvm_tr_stream stream_handle;$/;"	r	language:SystemVerilog	class:uvm_transaction
stream_name	./uvm-verilator/src/base/uvm_component.svh	/^                                                string stream_name="main",$/;"	p	language:SystemVerilog	function:uvm_component.begin_child_tr
stream_name	./uvm-verilator/src/base/uvm_component.svh	/^                                            string stream_name="main",$/;"	p	language:SystemVerilog	function:uvm_component.m_begin_tr
stream_name	./uvm-verilator/src/base/uvm_component.svh	/^                                          string stream_name,$/;"	p	language:SystemVerilog	function:uvm_component.do_begin_tr
stream_name	./uvm-verilator/src/base/uvm_component.svh	/^                                          string stream_name="main",$/;"	p	language:SystemVerilog	function:uvm_component.begin_tr
stream_name	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::record_error_tr (string stream_name="main",$/;"	p	language:SystemVerilog	function:uvm_component.record_error_tr
stream_name	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::record_event_tr (string stream_name="main",$/;"	p	language:SystemVerilog	function:uvm_component.record_event_tr
stream_obj	./uvm-verilator/src/base/uvm_recorder.svh	/^        uvm_tr_stream stream_obj = uvm_tr_stream::get_stream_from_handle(stream);$/;"	r	language:SystemVerilog	function:uvm_text_recorder.begin_tr
stream_type_name	./uvm-verilator/src/base/uvm_component.svh	/^                                                      string stream_type_name="" );$/;"	p	language:SystemVerilog	function:uvm_component.get_tr_stream
stream_type_name	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^                                           string stream_type_name);$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.do_open
stream_type_name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                                           string stream_type_name);$/;"	p	language:SystemVerilog	function:uvm_tr_stream.do_open
stream_type_name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                           string stream_type_name="");$/;"	p	language:SystemVerilog	function:uvm_tr_stream.m_do_open
stream_type_name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^   string stream_type_name;$/;"	r	language:SystemVerilog	class:m_uvm_tr_stream_cfg
stride	./uvm-verilator/src/reg/uvm_reg_map.svh	/^            int unsigned stride;$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
stride	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       int unsigned stride;$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
stride	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  int unsigned stride;$/;"	w	language:SystemVerilog	typedef:uvm_reg_map_addr_range
string2vhdl_array_of_char	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^string2vhdl_array_of_char(char *array, unsigned int elements, char *s)$/;"	f	language:C	typeref:typename:void
string2vhdl_array_of_int	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^string2vhdl_array_of_int(mtiInt32T *array,$/;"	f	language:C	typeref:typename:void
string_in	./uvm-verilator/src/base/uvm_misc.svh	/^function int unsigned uvm_oneway_hash ( string string_in, int unsigned seed=0 );$/;"	p	language:SystemVerilog	function:uvm_oneway_hash
string_to_vecval	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^string_to_vecval(char *s, int nbits, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:void
strtab	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static function bit check ( \/* const *\/ ref tab_t strtab, input string s);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.check
sub	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^    string sub;$/;"	r	language:SystemVerilog	function:uvm_cmdline_processor.new
sub_maps	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^      uvm_reg_map sub_maps[$];$/;"	r	language:SystemVerilog	task:uvm_reg_hw_reset_seq.do_block
sub_seq	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^           uvm_mem_access_seq sub_seq = new("mem_access_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_access_seq.body
sub_seq	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^           uvm_reg_access_seq sub_seq = new("reg_access_seq");$/;"	r	language:SystemVerilog	task:uvm_reg_mem_access_seq.body
subblks	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_block subblks[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_block_by_name
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_map submap=submap_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_fields
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_map submap=submap_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_memories
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^       uvm_reg_map submap=submap_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_submaps
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_map submap=submap_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_registers
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^    uvm_reg_map submap=submap_;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_size
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function uvm_reg_addr_t uvm_reg_map::get_submap_offset(uvm_reg_map submap);$/;"	p	language:SystemVerilog	function:uvm_reg_map.get_submap_offset
submap	./uvm-verilator/src/reg/uvm_reg_map.svh	/^function void uvm_reg_map::set_submap_offset(uvm_reg_map submap, uvm_reg_addr_t offset);$/;"	p	language:SystemVerilog	function:uvm_reg_map.set_submap_offset
submaps	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg_map submaps[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_map_by_name
submems	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_mem submems[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_mem_by_name
subregs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg subregs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_field_by_name
subregs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_reg subregs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_reg_by_name
subvregs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_vreg subvregs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vfield_by_name
subvregs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^      uvm_vreg subvregs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_vreg_by_name
succ	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::get_adjacent_successor_nodes(ref uvm_phase succ[]);$/;"	p	language:SystemVerilog	function:uvm_phase.get_adjacent_successor_nodes
success	./uvm-verilator/src/base/uvm_component.svh	/^  bit success;$/;"	r	language:SystemVerilog	function:uvm_component.set_local
success	./uvm-verilator/src/base/uvm_object.svh	/^    bit success;$/;"	r	language:SystemVerilog	function:uvm_object.set_local
success	./uvm-verilator/src/base/uvm_resource.svh	/^    bit success;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.dump_get_records
successors	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase successors[];$/;"	r	language:SystemVerilog	function:uvm_phase.get_predecessors_for_successors
successors	./uvm-verilator/src/base/uvm_phase.svh	/^   bit successors[uvm_phase];$/;"	r	language:SystemVerilog	function:uvm_phase.get_adjacent_successor_nodes
sum_priority_val	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int sum_priority_val;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
summarize	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function void summarize();$/;"	f	language:SystemVerilog	class:uvm_report_catcher
super_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_callbacks_base      super_type;$/;"	T	language:SystemVerilog	class:uvm_typed_callbacks
super_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_typed_callbacks#(T) super_type;$/;"	T	language:SystemVerilog	class:uvm_callbacks
supports_byte_enable	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^  bit supports_byte_enable;$/;"	r	language:SystemVerilog	class:uvm_reg_adapter
suspend	./uvm-verilator/src/base/uvm_component.svh	/^task uvm_component::suspend();$/;"	t	language:SystemVerilog	class:uvm_component
svr	./uvm-verilator/src/base/uvm_report_server.svh	/^      uvm_report_server svr = cs.get_report_server();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.process_report_message
sync	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::sync(uvm_domain target,$/;"	f	language:SystemVerilog	class:uvm_phase
system_map	./uvm-verilator/src/reg/uvm_mem.svh	/^      uvm_reg_map system_map = rw.local_map.get_root_map();$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
system_map	./uvm-verilator/src/reg/uvm_mem.svh	/^      uvm_reg_map system_map = rw.local_map.get_root_map();$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
system_map	./uvm-verilator/src/reg/uvm_mem.svh	/^   uvm_reg_map system_map;$/;"	r	language:SystemVerilog	function:uvm_mem.get_addresses
system_map	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_map system_map = rw.local_map.get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
system_map	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_map system_map = rw.local_map.get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
system_map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_map system_map = local_map.get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
system_map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_map system_map = rw.local_map.get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_read
system_map	./uvm-verilator/src/reg/uvm_reg_field.svh	/^     uvm_reg_map system_map = rw.local_map.get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_write
system_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_map        system_map = get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_bus_access
system_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_map system_map = get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
system_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_reg_map system_map = get_root_map();$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
sz	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::index_error(int index, string id, int sz);$/;"	p	language:SystemVerilog	function:uvm_packer.index_error
sz	./uvm-verilator/src/base/uvm_port_base.svh	/^    int sz, num, curr_num;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
sz	./uvm-verilator/src/base/uvm_port_base.svh	/^    string sz;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_add_list
sz	./uvm-verilator/src/reg/uvm_reg.svh	/^               int sz  = m_fields[i].get_n_bits();$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
sz_str	./uvm-verilator/src/base/uvm_printer.svh	/^  string sz_str, val_str;$/;"	r	language:SystemVerilog	function:uvm_printer.print_field
sz_str	./uvm-verilator/src/base/uvm_printer.svh	/^  string sz_str, val_str;$/;"	r	language:SystemVerilog	function:uvm_printer.print_field_int
t	./uvm-verilator/src/base/uvm_callback.svh	/^    T t;$/;"	r	language:SystemVerilog	function:uvm_callbacks.add_by_name
t	./uvm-verilator/src/base/uvm_callback.svh	/^    T t;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete_by_name
t	./uvm-verilator/src/base/uvm_component.svh	/^		uvm_cmdline_parsed_arg_t t;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
t	./uvm-verilator/src/base/uvm_component.svh	/^		uvm_cmdline_parsed_arg_t t;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
t	./uvm-verilator/src/base/uvm_component.svh	/^	  string t[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
t	./uvm-verilator/src/base/uvm_recorder.svh	/^                                          string t,$/;"	p	language:SystemVerilog	function:uvm_recorder.create_stream
t	./uvm-verilator/src/base/uvm_recorder.svh	/^                                          string t,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.create_stream
t	./uvm-verilator/src/base/uvm_resource.svh	/^  function void write(T t, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource.write
t	./uvm-verilator/src/base/uvm_resource.svh	/^  time t;$/;"	r	language:SystemVerilog	class:get_t
t	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  static local function int levenshtein_distance(string s, string t);$/;"	p	language:SystemVerilog	function:uvm_spell_chkr.levenshtein_distance
t	./uvm-verilator/src/base/uvm_traversal.svh	/^        STRUCTURE t[$]; $/;"	r	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
t	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function string convert2string(input T t);$/;"	p	language:SystemVerilog	function:uvm_built_in_converter.convert2string
t	./uvm-verilator/src/comps/uvm_policies.svh	/^  static function string convert2string(input T t);$/;"	p	language:SystemVerilog	function:uvm_class_converter.convert2string
t	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  virtual task generate_stimulus(T t=null, int max_count=0);$/;"	p	language:SystemVerilog	task:uvm_random_stimulus.generate_stimulus
t	./uvm-verilator/src/reg/uvm_mem.svh	/^            uvm_hdl_path_concat t = new;$/;"	r	language:SystemVerilog	function:uvm_mem.get_full_hdl_path
t	./uvm-verilator/src/reg/uvm_mem.svh	/^     uvm_hdl_path_concat t = hdl_paths.get(i);$/;"	r	language:SystemVerilog	function:uvm_mem.get_hdl_path
t	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_hdl_path_concat t = new;$/;"	r	language:SystemVerilog	function:uvm_reg.get_full_hdl_path
t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^      uvm_hdl_path_slice t;$/;"	r	language:SystemVerilog	function:uvm_hdl_path_concat.add_path
t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   function void set(uvm_hdl_path_slice t[]);$/;"	p	language:SystemVerilog	function:uvm_hdl_path_concat.set
t	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^      BUSTYPE t;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.get_type_name
t	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^      BUSTYPE t;$/;"	r	language:SystemVerilog	function:uvm_reg_predictor.type_name
t	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^    REQ t;$/;"	r	language:SystemVerilog	task:uvm_push_sequencer.run_phase
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  REQ t;$/;"	r	language:SystemVerilog	function:uvm_sequencer.item_done
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  REQ t;$/;"	r	language:SystemVerilog	function:uvm_sequencer.stop_sequences
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::get(output REQ t);$/;"	p	language:SystemVerilog	task:uvm_sequencer.get
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::get_next_item(output REQ t);$/;"	p	language:SystemVerilog	task:uvm_sequencer.get_next_item
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::peek(output REQ t);$/;"	p	language:SystemVerilog	task:uvm_sequencer.peek
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::put (RSP t);$/;"	p	language:SystemVerilog	task:uvm_sequencer.put
t	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::try_next_item(output REQ t);$/;"	p	language:SystemVerilog	task:uvm_sequencer.try_next_item
t	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  function void write(input RSP t);$/;"	p	language:SystemVerilog	function:uvm_sequencer_analysis_fifo.write
t	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                               uvm_sequence_item t,$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.send_request
t	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::analysis_write(uvm_sequence_item t);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.analysis_write
t	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^                                                     uvm_sequence_item t,$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.send_request
t	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^    REQ t;$/;"	r	language:SystemVerilog	function:uvm_sequencer_param_base.get_current_item
t	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::analysis_write(uvm_sequence_item t);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.analysis_write
t	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^function void uvm_sequencer_param_base::put_response (RSP t);$/;"	p	language:SystemVerilog	function:uvm_sequencer_param_base.put_response
t	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function void write (input T t);$/;"	p	language:SystemVerilog	function:uvm_analysis_export.write
t	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function void write (input T t);$/;"	p	language:SystemVerilog	function:uvm_analysis_imp.write
t	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function void write (input T t);$/;"	p	language:SystemVerilog	function:uvm_analysis_port.write
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function void item_done(input T2 t = null);$/;"	p	language:SystemVerilog	function:uvm_sqr_if_base.item_done
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual function void put_response(input T2 t);$/;"	p	language:SystemVerilog	function:uvm_sqr_if_base.put_response
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task get(output T1 t);$/;"	p	language:SystemVerilog	task:uvm_sqr_if_base.get
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task get_next_item(output T1 t);$/;"	p	language:SystemVerilog	task:uvm_sqr_if_base.get_next_item
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task peek(output T1 t);$/;"	p	language:SystemVerilog	task:uvm_sqr_if_base.peek
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task put(input T2 t);$/;"	p	language:SystemVerilog	task:uvm_sqr_if_base.put
t	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task try_next_item(output T1 t);$/;"	p	language:SystemVerilog	task:uvm_sqr_if_base.try_next_item
t	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit try_get(output T t);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo_base.try_get
t	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit try_peek(output T t);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo_base.try_peek
t	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit try_put(T t);$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo_base.try_put
t	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual task get(output T t);$/;"	p	language:SystemVerilog	task:uvm_tlm_fifo_base.get
t	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual task peek(output T t);$/;"	p	language:SystemVerilog	task:uvm_tlm_fifo_base.peek
t	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual task put(T t);$/;"	p	language:SystemVerilog	task:uvm_tlm_fifo_base.put
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^    T t;$/;"	r	language:SystemVerilog	function:uvm_tlm_fifo.flush
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function void write(input T t);$/;"	p	language:SystemVerilog	function:uvm_tlm_analysis_fifo.write
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit try_get( output T t );$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo.try_get
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit try_peek( output T t );$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo.try_peek
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit try_put( input T t );$/;"	p	language:SystemVerilog	function:uvm_tlm_fifo.try_put
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual task get( output T t );$/;"	p	language:SystemVerilog	task:uvm_tlm_fifo.get
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual task peek( output T t );$/;"	p	language:SystemVerilog	task:uvm_tlm_fifo.peek
t	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual task put( input T t );$/;"	p	language:SystemVerilog	task:uvm_tlm_fifo.put
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit try_get( output T2 t );$/;"	p	language:SystemVerilog	function:uvm_tlm_if_base.try_get
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit try_peek( output T2 t );$/;"	p	language:SystemVerilog	function:uvm_tlm_if_base.try_peek
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit try_put( input T1 t );$/;"	p	language:SystemVerilog	function:uvm_tlm_if_base.try_put
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function void write( input T1 t );$/;"	p	language:SystemVerilog	function:uvm_tlm_if_base.write
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task get( output T2 t );$/;"	p	language:SystemVerilog	task:uvm_tlm_if_base.get
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task peek( output T2 t );$/;"	p	language:SystemVerilog	task:uvm_tlm_if_base.peek
t	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task put( input T1 t );$/;"	p	language:SystemVerilog	task:uvm_tlm_if_base.put
t	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_bw(T t, ref P p, input uvm_tlm_time delay);$/;"	p	language:SystemVerilog	function:uvm_tlm_if.nb_transport_bw
t	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual function uvm_tlm_sync_e nb_transport_fw(T t, ref P p, input uvm_tlm_time delay);$/;"	p	language:SystemVerilog	function:uvm_tlm_if.nb_transport_fw
t	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  virtual task b_transport(T t, uvm_tlm_time delay);$/;"	p	language:SystemVerilog	task:uvm_tlm_if.b_transport
t	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void decr(real t, time scaled, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.decr
t	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void incr(real t, time scaled, real secs = 1.0e-9);$/;"	p	language:SystemVerilog	function:uvm_time.incr
t	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   function void set_abstime(real t, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.set_abstime
t	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local function real to_m_res(real t, time scaled, real secs);$/;"	p	language:SystemVerilog	function:uvm_time.to_m_res
t_rp	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_pool t_rp;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.get
t_str	./uvm-verilator/src/reg/uvm_reg.svh	/^   string t_str;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
t_str	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   string t_str;$/;"	r	language:SystemVerilog	function:uvm_reg_field.convert2string
t_str	./uvm-verilator/src/reg/uvm_vreg.svh	/^   string t_str;$/;"	r	language:SystemVerilog	function:uvm_vreg.convert2string
t_str	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   string t_str;$/;"	r	language:SystemVerilog	function:uvm_vreg_field.convert2string
tab_t	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^  typedef T tab_t[string];$/;"	T	language:SystemVerilog	class:uvm_spell_chkr
target	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  function new(string name, uvm_object target);$/;"	p	language:SystemVerilog	function:uvm_heartbeat_callback.new
target	./uvm-verilator/src/base/uvm_heartbeat.svh	/^  uvm_object target;$/;"	r	language:SystemVerilog	class:uvm_heartbeat_callback
target	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::sync(uvm_domain target,$/;"	p	language:SystemVerilog	function:uvm_phase.sync
target	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::unsync(uvm_domain target,$/;"	p	language:SystemVerilog	function:uvm_phase.unsync
target_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_passthrough_target_socket_base #(T) target_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.connect
target_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_passthrough_target_socket_base #(T) target_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.connect
target_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_passthrough_target_socket_base #(T) target_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_target_socket.connect
target_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_passthrough_target_socket_base #(T,P) target_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.connect
target_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_passthrough_target_socket_base #(T,P) target_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.connect
target_pt_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_passthrough_target_socket_base #(T,P) target_pt_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket.connect
target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_target_socket_base #(T) target_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_initiator_socket.connect
target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_target_socket_base #(T) target_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_initiator_socket.connect
target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_b_target_socket_base #(T) target_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_b_passthrough_target_socket.connect
target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_target_socket_base #(T,P) target_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_initiator_socket.connect
target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_target_socket_base #(T,P) target_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_initiator_socket.connect
target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^    uvm_tlm_nb_target_socket_base #(T,P) target_socket;$/;"	r	language:SystemVerilog	function:uvm_tlm_nb_passthrough_target_socket.connect
task_phase	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_task_phase task_phase;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
temp	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^    T temp;$/;"	r	language:SystemVerilog	task:uvm_random_stimulus.generate_stimulus
temp	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^  int i, temp;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.m_choose_next_request
temp_str0	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    string temp_str0, temp_str1;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.do_print
temp_str1	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    string temp_str0, temp_str1;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.do_print
terminator_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string terminator_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
test_list	./uvm-verilator/src/base/uvm_root.svh	/^		string test_list;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
test_name	./uvm-verilator/src/base/uvm_globals.svh	/^task run_test (string test_name="");$/;"	p	language:SystemVerilog	task:run_test
test_name	./uvm-verilator/src/base/uvm_root.svh	/^task uvm_root::run_test(string test_name="");$/;"	p	language:SystemVerilog	task:uvm_root.run_test
test_name_count	./uvm-verilator/src/base/uvm_root.svh	/^	int test_name_count;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
test_names	./uvm-verilator/src/base/uvm_root.svh	/^	string test_names[$];$/;"	r	language:SystemVerilog	task:uvm_root.run_test
testname_plusarg	./uvm-verilator/src/base/uvm_root.svh	/^	bit testname_plusarg;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
tests	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^   bit [63:0] tests = UVM_DO_ALL_REG_MEM_TESTS;$/;"	r	language:SystemVerilog	class:uvm_reg_mem_built_in_seq
theobj	./uvm-verilator/src/base/uvm_objection.svh	/^      uvm_object theobj = o; $/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
this_cb	./uvm-verilator/src/base/uvm_callback.svh	/^    CB this_cb;$/;"	r	language:SystemVerilog	function:uvm_callbacks.m_is_for_me
this_imp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	T	language:SystemVerilog	class:uvm_blocking_master_imp
this_imp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	T	language:SystemVerilog	class:uvm_blocking_slave_imp
this_imp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	T	language:SystemVerilog	class:uvm_master_imp
this_imp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	T	language:SystemVerilog	class:uvm_nonblocking_master_imp
this_imp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	T	language:SystemVerilog	class:uvm_nonblocking_slave_imp
this_imp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef IMP     this_imp_type;$/;"	T	language:SystemVerilog	class:uvm_slave_imp
this_item	./tb/uvm_test.sv	/^  virtual function void mid_do(uvm_sequence_item this_item);$/;"	p	language:SystemVerilog	function:MyUvmSequence.mid_do
this_item	./tb/uvm_test.sv	/^  virtual function void post_do(uvm_sequence_item this_item);$/;"	p	language:SystemVerilog	function:MyUvmSequence.post_do
this_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void mid_do(uvm_sequence_item this_item);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.mid_do
this_item	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual function void post_do(uvm_sequence_item this_item);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.post_do
this_item	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^    uvm_sequence_item this_item;$/;"	r	language:SystemVerilog	function:uvm_sequence_item.get_sequence_path
this_lsb	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int prev_lsb,this_lsb,next_lsb; $/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
this_map	./uvm-verilator/src/reg/uvm_mem.svh	/^       uvm_reg_map this_map = parent_map;$/;"	r	language:SystemVerilog	function:uvm_mem.convert2string
this_map	./uvm-verilator/src/reg/uvm_reg.svh	/^       uvm_reg_map this_map = parent_map;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
this_obj_name	./uvm-verilator/src/base/uvm_objection.svh	/^    string this_obj_name;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
this_priority	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^                      int this_priority = -1,$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.start
this_req_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	T	language:SystemVerilog	class:uvm_blocking_master_imp
this_req_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	T	language:SystemVerilog	class:uvm_blocking_slave_imp
this_req_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	T	language:SystemVerilog	class:uvm_master_imp
this_req_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	T	language:SystemVerilog	class:uvm_nonblocking_master_imp
this_req_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	T	language:SystemVerilog	class:uvm_nonblocking_slave_imp
this_req_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef REQ_IMP this_req_type;$/;"	T	language:SystemVerilog	class:uvm_slave_imp
this_rsp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	T	language:SystemVerilog	class:uvm_blocking_master_imp
this_rsp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	T	language:SystemVerilog	class:uvm_blocking_slave_imp
this_rsp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	T	language:SystemVerilog	class:uvm_master_imp
this_rsp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	T	language:SystemVerilog	class:uvm_nonblocking_master_imp
this_rsp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	T	language:SystemVerilog	class:uvm_nonblocking_slave_imp
this_rsp_type	./uvm-verilator/src/tlm1/uvm_imps.svh	/^  typedef RSP_IMP this_rsp_type;$/;"	T	language:SystemVerilog	class:uvm_slave_imp
this_subtype	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  typedef uvm_bit_rsrc#(N) this_subtype;$/;"	T	language:SystemVerilog	class:uvm_bit_rsrc
this_subtype	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  typedef uvm_byte_rsrc#(N) this_subtype;$/;"	T	language:SystemVerilog	class:uvm_byte_rsrc
this_subtype	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  typedef uvm_int_rsrc this_subtype;$/;"	T	language:SystemVerilog	class:uvm_int_rsrc
this_subtype	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  typedef uvm_obj_rsrc this_subtype;$/;"	T	language:SystemVerilog	class:uvm_obj_rsrc
this_subtype	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^  typedef uvm_string_rsrc this_subtype;$/;"	T	language:SystemVerilog	class:uvm_string_rsrc
this_super_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_callbacks#(ST)           this_super_type;$/;"	T	language:SystemVerilog	class:uvm_derived_callbacks
this_sz	./uvm-verilator/src/reg/uvm_reg_field.svh	/^        int prev_sz,this_sz,next_sz; $/;"	r	language:SystemVerilog	function:uvm_reg_field.is_indv_accessible
this_type	./uvm-verilator/src/base/uvm_callback.svh	/^    T this_type;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_am_i_a
this_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_callbacks#(T,CB) this_type;$/;"	T	language:SystemVerilog	class:uvm_callbacks
this_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_callbacks_base this_type;$/;"	T	language:SystemVerilog	class:uvm_callbacks_base
this_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_derived_callbacks#(T,ST,CB) this_type;$/;"	T	language:SystemVerilog	class:uvm_derived_callbacks
this_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_typed_callbacks#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_typed_callbacks
this_type	./uvm-verilator/src/base/uvm_event.svh	/^        typedef uvm_event#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_event
this_type	./uvm-verilator/src/base/uvm_pool.svh	/^  typedef uvm_object_string_pool #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_object_string_pool
this_type	./uvm-verilator/src/base/uvm_pool.svh	/^  typedef uvm_pool #(KEY,T) this_type;$/;"	T	language:SystemVerilog	class:uvm_pool
this_type	./uvm-verilator/src/base/uvm_port_base.svh	/^  typedef uvm_port_base #(IF) this_type;$/;"	T	language:SystemVerilog	class:uvm_port_base
this_type	./uvm-verilator/src/base/uvm_queue.svh	/^  typedef uvm_queue #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_queue
this_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_abstract_component_registry #(T,Tname) this_type;$/;"	T	language:SystemVerilog	class:uvm_abstract_component_registry
this_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_abstract_object_registry #(T,Tname) this_type;$/;"	T	language:SystemVerilog	class:uvm_abstract_object_registry
this_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_component_registry #(T,Tname) this_type;$/;"	T	language:SystemVerilog	class:uvm_component_registry
this_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_object_registry #(T,Tname) this_type;$/;"	T	language:SystemVerilog	class:uvm_object_registry
this_type	./uvm-verilator/src/base/uvm_registry.svh	/^  typedef uvm_registry_common#(Tregistry,Tcreator,Tcreated,Tname) this_type;$/;"	T	language:SystemVerilog	class:uvm_registry_common
this_type	./uvm-verilator/src/base/uvm_report_message.svh	/^   typedef uvm_report_message_int_element this_type;$/;"	T	language:SystemVerilog	class:uvm_report_message_int_element
this_type	./uvm-verilator/src/base/uvm_report_message.svh	/^   typedef uvm_report_message_object_element this_type;$/;"	T	language:SystemVerilog	class:uvm_report_message_object_element
this_type	./uvm-verilator/src/base/uvm_report_message.svh	/^   typedef uvm_report_message_string_element this_type;$/;"	T	language:SystemVerilog	class:uvm_report_message_string_element
this_type	./uvm-verilator/src/base/uvm_resource.svh	/^  typedef uvm_resource#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_resource
this_type	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^                                        TRANSFORMER ) this_type;$/;"	T	language:SystemVerilog	class:uvm_algorithmic_comparator
this_type	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  typedef uvm_in_order_built_in_comparator #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_in_order_built_in_comparator
this_type	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  typedef uvm_in_order_class_comparator #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_in_order_class_comparator
this_type	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^  typedef uvm_in_order_comparator #(T,comp_type,convert,pair_type) this_type;$/;"	T	language:SystemVerilog	class:uvm_in_order_comparator
this_type	./uvm-verilator/src/comps/uvm_pair.svh	/^  typedef uvm_built_in_pair #(T1,T2) this_type;$/;"	T	language:SystemVerilog	class:uvm_built_in_pair
this_type	./uvm-verilator/src/comps/uvm_pair.svh	/^  typedef uvm_class_pair #(T1, T2 ) this_type;$/;"	T	language:SystemVerilog	class:uvm_class_pair
this_type	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^  typedef uvm_random_stimulus #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_random_stimulus
this_type	./uvm-verilator/src/comps/uvm_subscriber.svh	/^  typedef uvm_subscriber #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_subscriber
this_type	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   typedef uvm_get_to_lock_dap#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_get_to_lock_dap
this_type	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   typedef uvm_set_before_get_dap#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_set_before_get_dap
this_type	./uvm-verilator/src/dap/uvm_set_get_dap_base.svh	/^   typedef uvm_set_get_dap_base#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_set_get_dap_base
this_type	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   typedef uvm_simple_lock_dap#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_simple_lock_dap
this_type	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^  typedef uvm_push_sequencer #( REQ , RSP) this_type;$/;"	T	language:SystemVerilog	class:uvm_push_sequencer
this_type	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   typedef uvm_sequence_library #(REQ,RSP) this_type;$/;"	T	language:SystemVerilog	class:uvm_sequence_library
this_type	./uvm-verilator/src/seq/uvm_sequencer.svh	/^  typedef uvm_sequencer #( REQ , RSP) this_type;$/;"	T	language:SystemVerilog	class:uvm_sequencer
this_type	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^  typedef uvm_sequencer_param_base #( REQ , RSP) this_type;$/;"	T	language:SystemVerilog	class:uvm_sequencer_param_base
this_type	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  typedef uvm_tlm_fifo_base #(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_tlm_fifo_base
this_type	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  typedef uvm_tlm_req_rsp_channel #(REQ, RSP) this_type;$/;"	T	language:SystemVerilog	class:uvm_tlm_req_rsp_channel
this_type	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  typedef uvm_tlm_transport_channel #(REQ, RSP) this_type;$/;"	T	language:SystemVerilog	class:uvm_tlm_transport_channel
this_type	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^   typedef uvm_tlm_extension#(T) this_type;$/;"	T	language:SystemVerilog	class:uvm_tlm_extension
this_user_type	./uvm-verilator/src/base/uvm_callback.svh	/^  typedef uvm_callbacks#(T)            this_user_type;$/;"	T	language:SystemVerilog	class:uvm_derived_callbacks
threshold	./uvm-verilator/src/base/uvm_barrier.svh	/^  function new (string name="", int threshold=0);$/;"	p	language:SystemVerilog	function:uvm_barrier.new
threshold	./uvm-verilator/src/base/uvm_barrier.svh	/^  local  int       threshold;$/;"	r	language:SystemVerilog	class:uvm_barrier
threshold	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void set_threshold (int threshold);$/;"	p	language:SystemVerilog	function:uvm_barrier.set_threshold
threshold	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_threshold (int unsigned threshold);$/;"	p	language:SystemVerilog	function:uvm_comparer.set_threshold
thrown	./uvm-verilator/src/base/uvm_report_catcher.svh	/^    int thrown = 1;$/;"	r	language:SystemVerilog	function:uvm_report_catcher.process_all_report_catchers
tif	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^    uvm_tlm_if_base # (T, T) tif;$/;"	r	language:SystemVerilog	function:uvm_analysis_port.write
tif	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^    uvm_tlm_if_base #(T, T) tif;$/;"	r	language:SystemVerilog	function:uvm_analysis_export.write
time_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string time_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
timeout	./uvm-verilator/src/base/uvm_root.svh	/^	string timeout;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
timeout	./uvm-verilator/src/base/uvm_root.svh	/^function void uvm_root::set_timeout(time timeout, bit overridable=1);$/;"	p	language:SystemVerilog	function:uvm_root.set_timeout
timeout_count	./uvm-verilator/src/base/uvm_root.svh	/^	int timeout_count;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
timeout_int	./uvm-verilator/src/base/uvm_root.svh	/^	time timeout_int;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
timeout_list	./uvm-verilator/src/base/uvm_root.svh	/^			string timeout_list;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
timeout_settings	./uvm-verilator/src/base/uvm_root.svh	/^	string timeout_settings[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_do_timeout_settings
tmp	./uvm-verilator/src/base/uvm_comparer.svh	/^    string tmp = $sformatf("%s: lhs = @%0d : rhs = @%0d",$/;"	r	language:SystemVerilog	function:uvm_comparer.print_msg_object
tmp	./uvm-verilator/src/base/uvm_comparer.svh	/^    string tmp = m_current_context(msg);$/;"	r	language:SystemVerilog	function:uvm_comparer.print_msg
tmp	./uvm-verilator/src/base/uvm_component.svh	/^    uvm_component tmp;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_full_name
tmp	./uvm-verilator/src/base/uvm_object.svh	/^  uvm_object tmp;$/;"	r	language:SystemVerilog	function:uvm_object.clone
tmp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_objection tmp = new(name);$/;"	r	language:SystemVerilog	function:uvm_objection.create
tmp	./uvm-verilator/src/base/uvm_objection.svh	/^    uvm_test_done_objection tmp = new(name);$/;"	r	language:SystemVerilog	function:uvm_test_done_objection.create
tmp	./uvm-verilator/src/base/uvm_port_base.svh	/^    int tmp;$/;"	r	language:SystemVerilog	function:uvm_port_base.new
tmp	./uvm-verilator/src/base/uvm_report_message.svh	/^     this_type tmp = new; $/;"	r	language:SystemVerilog	function:uvm_report_message_int_element.do_clone
tmp	./uvm-verilator/src/base/uvm_report_message.svh	/^     this_type tmp = new; $/;"	r	language:SystemVerilog	function:uvm_report_message_object_element.do_clone
tmp	./uvm-verilator/src/base/uvm_report_message.svh	/^     this_type tmp = new; $/;"	r	language:SystemVerilog	function:uvm_report_message_string_element.do_clone
tmp	./uvm-verilator/src/base/uvm_resource.svh	/^    this_type tmp;$/;"	r	language:SystemVerilog	function:uvm_resource.create
tmp	./uvm-verilator/src/dpi/uvm_regex.svh	/^  string tmp;$/;"	r	language:SystemVerilog	function:uvm_re_match
tmp	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_reg_field.poke
tmp	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg.peek
tmp	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg.poke
tmp	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg.read
tmp	./uvm-verilator/src/reg/uvm_vreg.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg.write
tmp	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.peek
tmp	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.poke
tmp	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.read
tmp	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   uvm_reg_data_t  tmp;$/;"	r	language:SystemVerilog	task:uvm_vreg_field.write
tmp_data__	./uvm-verilator/src/base/uvm_object.svh	/^function void uvm_object::__m_uvm_field_automation (uvm_object tmp_data__,$/;"	p	language:SystemVerilog	function:uvm_object.__m_uvm_field_automation
tmp_file	./uvm-verilator/src/base/uvm_report_server.svh	/^        UVM_FILE tmp_file = report_message.get_file();$/;"	r	language:SystemVerilog	function:uvm_default_report_server.execute_report_message
tmp_initiator	./uvm-verilator/src/base/uvm_transaction.svh	/^  uvm_component tmp_initiator; \/\/work around $swrite bug$/;"	r	language:SystemVerilog	function:uvm_transaction.do_print
tmp_node	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_phase new_node, begin_node, end_node, tmp_node;$/;"	r	language:SystemVerilog	function:uvm_phase.add
tmp_parent_seq	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_sequence_base tmp_parent_seq;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_read
tmp_parent_seq	./uvm-verilator/src/reg/uvm_reg_map.svh	/^  uvm_sequence_base tmp_parent_seq;$/;"	r	language:SystemVerilog	task:uvm_reg_map.do_write
tmp_time	./uvm-verilator/src/base/uvm_transaction.svh	/^   time tmp_time = (begin_time == 0) ? $realtime : begin_time;$/;"	r	language:SystemVerilog	function:uvm_transaction.m_begin_tr
tmp_verb	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_verbosity tmp_verb;$/;"	r	language:SystemVerilog	function:uvm_root.m_do_verbosity_settings
tmpstr	./uvm-verilator/src/base/uvm_printer.svh	/^  string tmpstr;$/;"	r	language:SystemVerilog	function:uvm_printer.print_array_range
tname	./uvm-verilator/src/base/uvm_callback.svh	/^    string tname, str;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.display
tname	./uvm-verilator/src/base/uvm_callback.svh	/^  static function bit m_register_pair(string tname="", cbname="");$/;"	p	language:SystemVerilog	function:uvm_callbacks.m_register_pair
tname	./uvm-verilator/src/base/uvm_callback.svh	/^  static function bit register_super_type(string tname="", sname="");$/;"	p	language:SystemVerilog	function:uvm_derived_callbacks.register_super_type
tnm	./uvm-verilator/src/base/uvm_callback.svh	/^    string nm,tnm; $/;"	r	language:SystemVerilog	function:uvm_callbacks.add
to_gparent	./uvm-verilator/src/base/uvm_port_base.svh	/^    uvm_component to_gparent;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_check_relationship
to_m_res	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^   local function real to_m_res(real t, time scaled, real secs);$/;"	f	language:SystemVerilog	class:uvm_time
to_node	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase from_node, to_node;$/;"	r	language:SystemVerilog	function:uvm_phase.sync
to_node	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase from_node, to_node;$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
to_parent	./uvm-verilator/src/base/uvm_port_base.svh	/^    uvm_component to_parent;$/;"	r	language:SystemVerilog	function:uvm_port_base.m_check_relationship
top	./tb/top.sv	/^module top ();$/;"	m	language:SystemVerilog
top	./tb/uvm_test.sv	/^module top;$/;"	m	language:SystemVerilog
top	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_callbacks.add_by_name
top	./uvm-verilator/src/base/uvm_callback.svh	/^    uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_callbacks.delete_by_name
top	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_component.lookup
top	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
top	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_component.m_set_full_name
top	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_component.new
top	./uvm-verilator/src/base/uvm_config_db.svh	/^    uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
top	./uvm-verilator/src/base/uvm_globals.svh	/^    uvm_root top;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_init
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_process_report_message
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_get_report_object
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_report
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_report_enabled
top	./uvm-verilator/src/base/uvm_globals.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	task:run_test
top	./uvm-verilator/src/base/uvm_misc.svh	/^    uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_utils.find_all
top	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_phase.m_print_termination_state
top	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	task:uvm_phase.execute_phase
top	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	task:uvm_phase.m_run_phases
top	./uvm-verilator/src/base/uvm_phase.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	task:uvm_phase.wait_for_self_and_siblings_to_drop
top	./uvm-verilator/src/base/uvm_port_base.svh	/^	 uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_port_base.debug_connected_to
top	./uvm-verilator/src/base/uvm_port_base.svh	/^     uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_port_base.connect
top	./uvm-verilator/src/base/uvm_root.svh	/^    uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_root.m_uvm_get_root
top	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_mem_mam.reconfigure
top	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_root top;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_check
top_levels	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_component top_levels[$];$/;"	r	language:SystemVerilog	class:uvm_root
top_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^         uvm_reg_map top_map = get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_map.set_base_addr
top_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_map      top_map = get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
top_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^      uvm_reg_map      top_map = get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
top_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_reg_map top_map = get_root_map();$/;"	r	language:SystemVerilog	function:uvm_reg_map.Xinit_address_mapX
total	./uvm-verilator/src/base/uvm_objection.svh	/^    int total;$/;"	r	language:SystemVerilog	function:uvm_objection.m_display_objections
tp	./uvm-verilator/src/base/uvm_phase.svh	/^     uvm_task_phase tp;$/;"	r	language:SystemVerilog	function:uvm_phase.get_objection
tp	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_task_phase tp;$/;"	r	language:SystemVerilog	function:uvm_phase.add
tq	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_types::rsrc_q_t tq;$/;"	r	language:SystemVerilog	function:uvm_resource.get_highest_precedence
tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::begin_child_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.begin_child_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::begin_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.begin_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function int uvm_component::m_begin_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.m_begin_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::accept_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.accept_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_accept_tr (uvm_transaction tr);$/;"	p	language:SystemVerilog	function:uvm_component.do_accept_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_begin_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.do_begin_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::do_end_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.do_end_tr
tr	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::end_tr (uvm_transaction tr,$/;"	p	language:SystemVerilog	function:uvm_component.end_tr
tr	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function void write(BUSTYPE tr);$/;"	p	language:SystemVerilog	function:uvm_reg_predictor.write
tr_database	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_tr_database tr_database;$/;"	r	language:SystemVerilog	class:uvm_component
tr_database	./uvm-verilator/src/base/uvm_coreservice.svh	/^	local uvm_tr_database tr_database;$/;"	r	language:SystemVerilog	class:uvm_default_coreservice_t
tr_handle	./uvm-verilator/src/base/uvm_component.svh	/^                                          int tr_handle);$/;"	p	language:SystemVerilog	function:uvm_component.do_begin_tr
tr_handle	./uvm-verilator/src/base/uvm_component.svh	/^                                        int tr_handle);$/;"	p	language:SystemVerilog	function:uvm_component.do_end_tr
tr_recorder	./uvm-verilator/src/base/uvm_transaction.svh	/^  local uvm_recorder      tr_recorder;$/;"	r	language:SystemVerilog	class:uvm_transaction
trace_args	./uvm-verilator/src/base/uvm_config_db.svh	/^     string trace_args[$];$/;"	r	language:SystemVerilog	function:uvm_config_db_options.init
trace_args	./uvm-verilator/src/base/uvm_objection.svh	/^    string trace_args[$];$/;"	r	language:SystemVerilog	function:uvm_objection.new
trace_args	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^     string trace_args[$];$/;"	r	language:SystemVerilog	function:uvm_resource_db_options.init
trace_mode	./uvm-verilator/src/base/uvm_objection.svh	/^   function bit trace_mode (int mode=-1);$/;"	f	language:SystemVerilog	class:uvm_objection
tracing	./uvm-verilator/src/base/uvm_config_db.svh	/^  static local bit tracing;$/;"	r	language:SystemVerilog	class:uvm_config_db_options
tracing	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^  static local bit tracing;$/;"	r	language:SystemVerilog	class:uvm_resource_db_options
transaction_id	./uvm-verilator/src/seq/uvm_sequence.svh	/^  virtual task get_response(output RSP response, input int transaction_id = -1);$/;"	p	language:SystemVerilog	task:uvm_sequence.get_response
transaction_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task get_base_response(output uvm_sequence_item response, input int transaction_id = -/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.get_base_response
transaction_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task wait_for_item_done(int transaction_id = -1);$/;"	p	language:SystemVerilog	task:uvm_sequence_base.uvm_sequence_base.wait_for_item_done
transaction_id	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^                                            int transaction_id);$/;"	p	language:SystemVerilog	task:uvm_sequencer_base.wait_for_item_done
transformer	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^ function new(string name, uvm_component parent=null, TRANSFORMER transformer=null);$/;"	p	language:SystemVerilog	function:uvm_algorithmic_comparator.new
transport	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual task transport( input T1 req , output T2 rsp );$/;"	t	language:SystemVerilog	class:uvm_tlm_if_base
transport	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  task transport (REQ request, output RSP response );$/;"	t	language:SystemVerilog	class:uvm_tlm_transport_channel
transport_export	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^  uvm_transport_imp #(REQ, RSP, this_type) transport_export;$/;"	r	language:SystemVerilog	class:uvm_tlm_transport_channel
traverse	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_bottomup_phase
traverse	./uvm-verilator/src/base/uvm_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_phase
traverse	./uvm-verilator/src/base/uvm_task_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_task_phase
traverse	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^  virtual function void traverse(uvm_component comp,$/;"	f	language:SystemVerilog	class:uvm_topdown_phase
trigger	./uvm-verilator/src/base/uvm_config_db.svh	/^  event trigger;$/;"	e	language:SystemVerilog	class:m_uvm_waiter
trigger	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void trigger (T data=get_default_data());$/;"	f	language:SystemVerilog	class:uvm_event
trigger	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  event trigger;$/;"	e	language:SystemVerilog	class:uvm_tlm_event
trigger_data	./uvm-verilator/src/base/uvm_event.svh	/^	local T trigger_data;$/;"	r	language:SystemVerilog	class:uvm_event
trigger_time	./uvm-verilator/src/base/uvm_event.svh	/^	protected time       trigger_time=0;$/;"	r	language:SystemVerilog	class:uvm_event_base
triggered	./uvm-verilator/src/base/uvm_heartbeat.svh	/^    bit  triggered;$/;"	r	language:SystemVerilog	task:uvm_heartbeat.m_hb_process
truncation	./uvm-verilator/src/base/uvm_printer.svh	/^  string truncation = "+";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
try_get	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function bit try_get(output T value);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
try_get	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function bit try_get(output T value);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
try_get	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function bit try_get(output T value);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
try_get	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit try_get(output T t);$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
try_get	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit try_get( output T t );$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
try_get	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit try_get( output T2 t );$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
try_next_item	./uvm-verilator/src/seq/uvm_sequencer.svh	/^task uvm_sequencer::try_next_item(output REQ t);$/;"	t	language:SystemVerilog	class:uvm_sequencer
try_next_item	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task try_next_item(output T1 t);$/;"	t	language:SystemVerilog	class:uvm_sqr_if_base
try_peek	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit try_peek(output T t);$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
try_peek	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit try_peek( output T t );$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
try_peek	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit try_peek( output T2 t );$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
try_put	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit try_put(T t);$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
try_put	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function bit try_put( input T t );$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
try_put	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function bit try_put( input T1 t );$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
try_set	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function bit try_set(T value);$/;"	f	language:SystemVerilog	class:uvm_get_to_lock_dap
try_set	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function bit try_set(T value);$/;"	f	language:SystemVerilog	class:uvm_set_before_get_dap
try_set	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function bit try_set(T value);$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
ttab	./uvm-verilator/src/base/uvm_resource.svh	/^  uvm_resource_types::rsrc_q_t ttab [uvm_resource_base];$/;"	r	language:SystemVerilog	class:uvm_resource_pool
turn_off_auditing	./uvm-verilator/src/base/uvm_resource_base.svh	/^  static function void turn_off_auditing();$/;"	f	language:SystemVerilog	class:uvm_resource_options
turn_off_tracing	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function void turn_off_tracing();$/;"	f	language:SystemVerilog	class:uvm_config_db_options
turn_off_tracing	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^  static function void turn_off_tracing();$/;"	f	language:SystemVerilog	class:uvm_resource_db_options
turn_on_auditing	./uvm-verilator/src/base/uvm_resource_base.svh	/^  static function void turn_on_auditing();$/;"	f	language:SystemVerilog	class:uvm_resource_options
turn_on_tracing	./uvm-verilator/src/base/uvm_config_db.svh	/^  static function void turn_on_tracing();$/;"	f	language:SystemVerilog	class:uvm_config_db_options
turn_on_tracing	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^  static function void turn_on_tracing();$/;"	f	language:SystemVerilog	class:uvm_resource_db_options
tx_db	./uvm-verilator/src/base/uvm_coreservice.svh	/^			uvm_text_tr_database tx_db;$/;"	r	language:SystemVerilog	function:uvm_default_coreservice_t.get_default_tr_database
txh	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void m_set_attribute (int txh,$/;"	p	language:SystemVerilog	function:uvm_recorder.m_set_attribute
txh	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void m_set_attribute (int txh,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.m_set_attribute
txh	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void set_attribute (int txh,$/;"	p	language:SystemVerilog	function:uvm_recorder.set_attribute
txh	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function void set_attribute (int txh,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.set_attribute
txn	./uvm-verilator/src/base/uvm_transaction.svh	/^  uvm_transaction txn;$/;"	r	language:SystemVerilog	function:uvm_transaction.do_copy
txtype	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int begin_tr(string txtype,$/;"	p	language:SystemVerilog	function:uvm_recorder.begin_tr
txtype	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function int begin_tr(string txtype,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.begin_tr
typ	./uvm-verilator/src/base/uvm_misc.svh	/^      TYPE typ;$/;"	r	language:SystemVerilog	function:uvm_utils.find_all
typ	./uvm-verilator/src/base/uvm_misc.svh	/^    TYPE  typ;$/;"	r	language:SystemVerilog	function:uvm_utils.create_type_by_name
typ	./uvm-verilator/src/base/uvm_phase.svh	/^    uvm_phase_type typ = phase.get_phase_type();$/;"	r	language:SystemVerilog	function:uvm_phase.add
typ	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  string typ;$/;"	r	language:SystemVerilog	function:uvm_sequence_library.m_check
type_alias_inst	./uvm-verilator/src/base/uvm_factory.svh	/^  m_inst_typename_alias_t  type_alias_inst[$]; $/;"	r	language:SystemVerilog	function:uvm_default_factory.m_resolve_type_name_by_inst
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^                                                           uvm_resource_base type_handle = null)/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_regex_names
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^                                                    uvm_resource_base type_handle = null,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_name
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^                                                    uvm_resource_base type_handle);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.lookup_type
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^                                         uvm_resource_base type_handle);$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_by_type
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^                                         uvm_resource_base type_handle,$/;"	p	language:SystemVerilog	function:uvm_resource_pool.get_by_name
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^                                        uvm_resource_base type_handle);$/;"	p	language:SystemVerilog	function:uvm_resource.get_by_type
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base type_handle;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.delete
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base type_handle;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_priority_type
type_handle	./uvm-verilator/src/base/uvm_resource.svh	/^    uvm_resource_base type_handle;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.set_scope
type_handle	./uvm-verilator/src/base/uvm_resource_db.svh	/^    uvm_resource_base type_handle = rsrc_t::get_type();$/;"	r	language:SystemVerilog	function:uvm_resource_db.get_by_type
type_id	./uvm-verilator/src/base/uvm_component.svh	/^  typedef uvm_abstract_component_registry#(uvm_component, "uvm_component") type_id;$/;"	T	language:SystemVerilog	class:uvm_component
type_id	./uvm-verilator/src/base/uvm_misc.svh	/^function int unsigned uvm_create_random_seed ( string type_id, string inst_id="" );$/;"	p	language:SystemVerilog	function:uvm_create_random_seed
type_id	./uvm-verilator/src/base/uvm_objection.svh	/^  typedef uvm_object_registry#(uvm_objection,"uvm_objection") type_id;$/;"	T	language:SystemVerilog	class:uvm_objection
type_id	./uvm-verilator/src/base/uvm_objection.svh	/^  typedef uvm_object_registry#(uvm_test_done_objection,"uvm_test_done") type_id;$/;"	T	language:SystemVerilog	class:uvm_test_done_objection
type_id	./uvm-verilator/src/base/uvm_resource.svh	/^  typedef uvm_object_registry#(this_type) type_id;$/;"	T	language:SystemVerilog	class:uvm_resource
type_id_create	./uvm-verilator/src/base/uvm_objection.svh	/^  static function uvm_objection type_id_create (string name="",$/;"	f	language:SystemVerilog	class:uvm_objection
type_map	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_typeid_base type_map[uvm_callbacks_base];$/;"	r	language:SystemVerilog	class:uvm_typeid_base
type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function bit uvm_default_factory::is_type_name_registered (string type_name);$/;"	p	language:SystemVerilog	function:uvm_default_factory.is_type_name_registered
type_name	./uvm-verilator/src/base/uvm_factory.svh	/^function uvm_object_wrapper uvm_default_factory::find_wrapper_by_name(string type_name);$/;"	p	language:SystemVerilog	function:uvm_default_factory.find_wrapper_by_name
type_name	./uvm-verilator/src/base/uvm_misc.svh	/^  static function TYPE create_type_by_name(string type_name, string contxt);$/;"	p	language:SystemVerilog	function:uvm_utils.create_type_by_name
type_name	./uvm-verilator/src/base/uvm_packer.svh	/^  string type_name;$/;"	r	language:SystemVerilog	function:uvm_packer.pack_object_wrapper
type_name	./uvm-verilator/src/base/uvm_packer.svh	/^  string type_name;$/;"	r	language:SystemVerilog	function:uvm_packer.unpack_object_wrapper
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                                  string  type_name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic_element
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                            string       type_name="");$/;"	p	language:SystemVerilog	function:uvm_printer.print_field_int
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                          string type_name,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                          string type_name,$/;"	p	language:SystemVerilog	function:uvm_printer.push_element
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                      string type_name="");$/;"	p	language:SystemVerilog	function:uvm_printer.print_field
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^                                   string type_name="");$/;"	p	language:SystemVerilog	function:uvm_printer.print_int
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^  bit type_name = 1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
type_name	./uvm-verilator/src/base/uvm_printer.svh	/^  string type_name;$/;"	w	language:SystemVerilog	typedef:uvm_printer_row_info
type_name	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                     string type_name);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_generic
type_name	./uvm-verilator/src/base/uvm_recorder.svh	/^                                             string type_name);$/;"	p	language:SystemVerilog	function:uvm_recorder.do_open
type_name	./uvm-verilator/src/base/uvm_recorder.svh	/^                                             string type_name);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_open
type_name	./uvm-verilator/src/base/uvm_recorder.svh	/^                                string type_name="");$/;"	p	language:SystemVerilog	function:uvm_recorder.record_generic
type_name	./uvm-verilator/src/base/uvm_recorder.svh	/^  function void m_do_open(uvm_tr_stream stream, time open_time, string type_name);$/;"	p	language:SystemVerilog	function:uvm_recorder.m_do_open
type_name	./uvm-verilator/src/base/uvm_registry.svh	/^   static function string type_name();$/;"	f	language:SystemVerilog	class:uvm_component_registry
type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function string type_name();$/;"	f	language:SystemVerilog	class:uvm_abstract_component_registry
type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function string type_name();$/;"	f	language:SystemVerilog	class:uvm_abstract_object_registry
type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function string type_name();$/;"	f	language:SystemVerilog	class:uvm_object_registry
type_name	./uvm-verilator/src/base/uvm_registry.svh	/^  static function string type_name();$/;"	f	language:SystemVerilog	class:uvm_registry_common
type_name	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^                                                           string type_name);$/;"	p	language:SystemVerilog	function:uvm_text_tr_database.do_open_stream
type_name	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^                                                           string type_name);$/;"	p	language:SystemVerilog	function:uvm_text_tr_stream.do_open_recorder
type_name	./uvm-verilator/src/base/uvm_tr_database.svh	/^                                      string type_name="");$/;"	p	language:SystemVerilog	function:uvm_tr_database.open_stream
type_name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                                                            string type_name);$/;"	p	language:SystemVerilog	function:uvm_tr_stream.do_open_recorder
type_name	./uvm-verilator/src/base/uvm_tr_stream.svh	/^                                      string type_name="");$/;"	p	language:SystemVerilog	function:uvm_tr_stream.open_recorder
type_name	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  static function string type_name();$/;"	f	language:SystemVerilog	class:uvm_reg_predictor
type_name	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  static string type_name = "";$/;"	r	language:SystemVerilog	class:uvm_reg_predictor
type_name_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string type_name_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
type_name_str	./uvm-verilator/src/base/uvm_printer.svh	/^   string type_name_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
type_var	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  protected function uvm_sequence_item create_item(uvm_object_wrapper type_var,$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.create_item
type_width	./uvm-verilator/src/base/uvm_printer.svh	/^  int type_width = -1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
typeid_map	./uvm-verilator/src/base/uvm_callback.svh	/^  static uvm_callbacks_base typeid_map[uvm_typeid_base];$/;"	r	language:SystemVerilog	class:uvm_typeid_base
typename	./uvm-verilator/src/base/uvm_callback.svh	/^  static string typename;$/;"	r	language:SystemVerilog	class:uvm_typeid_base
types	./uvm-verilator/src/base/uvm_misc.svh	/^    types_t types = find_all(start);$/;"	r	language:SystemVerilog	function:uvm_utils.find
types	./uvm-verilator/src/base/uvm_misc.svh	/^    types_t types;$/;"	r	language:SystemVerilog	function:uvm_utils.find_all
types_t	./uvm-verilator/src/base/uvm_misc.svh	/^  typedef TYPE types_t[$];$/;"	T	language:SystemVerilog	class:uvm_utils
u_counter	./tb/top.sv	/^  counter u_counter ($/;"	i	language:SystemVerilog	module:top	typeref:module:counter
u_inst	./uvm-verilator/src/base/uvm_callback.svh	/^    this_user_type u_inst = this_user_type::get();$/;"	r	language:SystemVerilog	function:uvm_derived_callbacks.register_super_type
ungrab	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void  ungrab(uvm_sequencer_base sequencer = null);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
ungrab	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void  uvm_sequencer_base::ungrab(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
unique_callbacks_to_append	./uvm-verilator/src/base/uvm_callback.svh	/^    CB unique_callbacks_to_append[$];$/;"	r	language:SystemVerilog	function:uvm_callbacks.get_all
unlock	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   function void unlock();$/;"	f	language:SystemVerilog	class:uvm_simple_lock_dap
unlock	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void  unlock(uvm_sequencer_base sequencer = null);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
unlock	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::unlock(uvm_sequence_base sequence_ptr);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
unlock_model	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   virtual function void unlock_model();$/;"	f	language:SystemVerilog	class:uvm_reg_block
unmapped	./uvm-verilator/src/reg/uvm_mem.svh	/^                                   bit unmapped = 0);$/;"	p	language:SystemVerilog	function:uvm_mem.set_offset
unmapped	./uvm-verilator/src/reg/uvm_reg.svh	/^                                   bit unmapped = 0);$/;"	p	language:SystemVerilog	function:uvm_reg.set_offset
unmapped	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                            bit unmapped);$/;"	p	language:SystemVerilog	function:uvm_reg_map.m_set_mem_offset
unmapped	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                            bit unmapped);$/;"	p	language:SystemVerilog	function:uvm_reg_map.m_set_reg_offset
unmapped	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   bit unmapped=0,$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_mem
unmapped	./uvm-verilator/src/reg/uvm_reg_map.svh	/^                                   bit unmapped=0,$/;"	p	language:SystemVerilog	function:uvm_reg_map.add_reg
unmapped	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   bit                    unmapped;$/;"	r	language:SystemVerilog	class:uvm_reg_map_info
unpack	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack (ref    bit        bitstream [],$/;"	f	language:SystemVerilog	class:uvm_object
unpack_bits	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_bits(ref bit value[], input int size = -1);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_bytes	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack_bytes (ref    byte unsigned bytestream [],$/;"	f	language:SystemVerilog	class:uvm_object
unpack_bytes	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_bytes(ref byte value[], input int size = -1);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_field	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_bitstream_t uvm_packer::unpack_field(int size);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_field_int	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_integral_t uvm_packer::unpack_field_int(int size);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_ints	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack_ints (ref    int unsigned intstream [],$/;"	f	language:SystemVerilog	class:uvm_object
unpack_ints	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_ints(ref int value[], input int size = -1);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_longints	./uvm-verilator/src/base/uvm_object.svh	/^function int uvm_object::unpack_longints (ref    longint unsigned longintstream [],$/;"	f	language:SystemVerilog	class:uvm_object
unpack_object	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_object(uvm_object value);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_object_with_meta	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_object_with_meta(inout uvm_object value);$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_object_wrapper	./uvm-verilator/src/base/uvm_packer.svh	/^function uvm_object_wrapper uvm_packer::unpack_object_wrapper();$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_real	./uvm-verilator/src/base/uvm_packer.svh	/^function real uvm_packer::unpack_real();$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_string	./uvm-verilator/src/base/uvm_packer.svh	/^function string uvm_packer::unpack_string();$/;"	f	language:SystemVerilog	class:uvm_packer
unpack_time	./uvm-verilator/src/base/uvm_packer.svh	/^function time uvm_packer::unpack_time();$/;"	f	language:SystemVerilog	class:uvm_packer
unregister	./uvm-verilator/src/reg/uvm_reg.svh	/^	virtual function void unregister(uvm_reg_map map);$/;"	f	language:SystemVerilog	class:uvm_reg
unregister	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   virtual function void unregister(uvm_reg_map m);$/;"	f	language:SystemVerilog	class:uvm_reg_block
unregister	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	virtual function void unregister();$/;"	f	language:SystemVerilog	class:uvm_reg_map
unsigned_radix	./uvm-verilator/src/base/uvm_printer.svh	/^  string unsigned_radix = "'d";$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
unsync	./uvm-verilator/src/base/uvm_phase.svh	/^function void uvm_phase::unsync(uvm_domain target,$/;"	f	language:SystemVerilog	class:uvm_phase
unused	./uvm-verilator/src/base/uvm_registry.svh	/^    uvm_object unused$/;"	p	language:SystemVerilog	function:uvm_registry_object_creator.create_by_type
up_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^	uvm_reg_map  up_map;$/;"	r	language:SystemVerilog	function:uvm_reg_map.get_physical_addresses_to_map
upd	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t upd;$/;"	r	language:SystemVerilog	task:uvm_reg.update
upd	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^       uvm_reg_data_t upd;$/;"	r	language:SystemVerilog	task:uvm_reg_fifo.update
update	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::update(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg
update	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::update(output uvm_status_e  status,$/;"	t	language:SystemVerilog	class:uvm_reg_block
update	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual task update(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_fifo
update	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task update(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_data
update_reg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task update_reg(input  uvm_reg           rg,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
update_sequence_id	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function int m_get_sqr_sequence_id(int sequencer_id, bit update_sequence_id);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.m_get_sqr_sequence_id
upstream_parent	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^  uvm_sequence_base upstream_parent;$/;"	r	language:SystemVerilog	class:uvm_reg_sequence
urme	./uvm-verilator/src/base/uvm_report_message.svh	/^     uvm_report_message_int_element urme;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_int
urme	./uvm-verilator/src/base/uvm_report_message.svh	/^     uvm_report_message_object_element urme;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_object
urme	./uvm-verilator/src/base/uvm_report_message.svh	/^     uvm_report_message_string_element urme;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.add_string
urme_container	./uvm-verilator/src/base/uvm_report_message.svh	/^    uvm_report_message_element_container urme_container;$/;"	r	language:SystemVerilog	function:uvm_report_message_element_container.do_copy
use_automatic_config	./uvm-verilator/src/base/uvm_component.svh	/^function bit uvm_component::use_automatic_config();$/;"	f	language:SystemVerilog	class:uvm_component
use_automatic_config	./uvm-verilator/src/base/uvm_port_base.svh	/^  virtual function bit use_automatic_config();$/;"	f	language:SystemVerilog	class:uvm_port_component_base
use_automatic_config	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function bit use_automatic_config();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
use_record_attribute	./uvm-verilator/src/base/uvm_recorder.svh	/^  virtual function bit use_record_attribute();$/;"	f	language:SystemVerilog	class:uvm_recorder
use_response_handler	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void use_response_handler(bit enable);$/;"	f	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
use_uvm_seeding	./uvm-verilator/src/base/uvm_object.svh	/^  static bit use_uvm_seeding = 1;$/;"	r	language:SystemVerilog	class:uvm_object
used	./uvm-verilator/src/base/uvm_component.svh	/^	int unsigned used;$/;"	w	language:SystemVerilog	typedef:uvm_component.uvm_cmdline_parsed_arg_t
used	./uvm-verilator/src/base/uvm_factory.svh	/^  int unsigned used;$/;"	r	language:SystemVerilog	class:uvm_factory_override
used	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^  virtual function int used();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo_base
used	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  virtual function int used();$/;"	f	language:SystemVerilog	class:uvm_tlm_fifo
user_format	./uvm-verilator/src/base/uvm_printer.svh	/^    string user_format ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
user_format	./uvm-verilator/src/base/uvm_printer.svh	/^    string user_format ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
user_format	./uvm-verilator/src/base/uvm_printer.svh	/^  string user_format;$/;"	r	language:SystemVerilog	function:uvm_table_printer.emit
user_format	./uvm-verilator/src/base/uvm_printer.svh	/^  string user_format;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.emit
user_hook_enabled	./uvm-verilator/src/base/uvm_field_op.svh	/^   function bit user_hook_enabled();$/;"	f	language:SystemVerilog	class:uvm_field_op
user_priority_arbitration	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function int uvm_sequencer_base::user_priority_arbitration(int avail_sequences[$]);$/;"	f	language:SystemVerilog	class:uvm_sequencer_base
user_selection	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^          int user_selection;$/;"	r	language:SystemVerilog	task:uvm_sequence_library.body
uvm_aa_string_key	./uvm-verilator/src/base/uvm_object_globals.svh	/^string uvm_aa_string_key;$/;"	r	language:SystemVerilog
uvm_abstract_component_registry	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_abstract_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	C	language:SystemVerilog
uvm_abstract_object_registry	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_abstract_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	C	language:SystemVerilog
uvm_access_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_access_e;$/;"	T	language:SystemVerilog
uvm_action	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef int uvm_action;$/;"	T	language:SystemVerilog
uvm_action_type	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_action_type;$/;"	T	language:SystemVerilog
uvm_active_passive_enum	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef enum bit { UVM_PASSIVE=0, UVM_ACTIVE=1 } uvm_active_passive_enum;$/;"	T	language:SystemVerilog
uvm_add_to_seq_lib	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_add_to_seq_lib(TYPE,LIBTYPE) \\$/;"	d	language:SystemVerilog
uvm_agent	./uvm-verilator/src/comps/uvm_agent.svh	/^virtual class uvm_agent extends uvm_component;$/;"	C	language:SystemVerilog
uvm_algorithmic_comparator	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^class uvm_algorithmic_comparator #( type BEFORE=int,$/;"	C	language:SystemVerilog
uvm_analysis_export	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_analysis_imp	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_analysis_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_analysis_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_analysis_port	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^class uvm_analysis_port # (type T = int)$/;"	C	language:SystemVerilog
uvm_apprepend	./uvm-verilator/src/base/uvm_misc.svh	/^typedef enum {UVM_APPEND, UVM_PREPEND} uvm_apprepend;$/;"	T	language:SystemVerilog
uvm_barrier	./uvm-verilator/src/base/uvm_barrier.svh	/^class uvm_barrier extends uvm_object;$/;"	C	language:SystemVerilog
uvm_barrier_pool	./uvm-verilator/src/base/uvm_pool.svh	/^typedef uvm_object_string_pool #(uvm_barrier) uvm_barrier_pool \/* @uvm-ieee 1800.2-2017 auto 10/;"	T	language:SystemVerilog
uvm_bit_rsrc	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_bit_rsrc #(int unsigned N=1) extends uvm_resource #(bit[N-1:0]);$/;"	C	language:SystemVerilog
uvm_bits_to_string	./uvm-verilator/src/base/uvm_globals.svh	/^function string uvm_bits_to_string(logic [UVM_LARGE_STRING:0] str);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_bitstream_t	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef logic signed [UVM_STREAMBITS-1:0] uvm_bitstream_t;$/;"	T	language:SystemVerilog
uvm_bitstream_to_string	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_bitstream_to_string (uvm_bitstream_t value, int size,$/;"	f	language:SystemVerilog
uvm_blocking_get_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_get_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_get_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_get_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_blocking_get_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_get_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_get_peek_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_get_peek_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_get_peek_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_get_peek_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_blocking_get_peek_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_get_peek_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_get_peek_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_get_peek_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_get_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_get_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_master_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_master_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_blocking_master_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	C	language:SystemVerilog
uvm_blocking_master_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_master_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_master_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_master_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_blocking_peek_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_peek_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_peek_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_peek_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_blocking_peek_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_peek_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_peek_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_peek_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_put_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_put_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_put_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_put_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_blocking_put_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_put_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_put_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_put_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_blocking_slave_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_blocking_slave_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	C	language:SystemVerilog
uvm_blocking_slave_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_slave_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_slave_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_blocking_transport_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_blocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_blocking_transport_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_blocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	C	language:SystemVerilog
uvm_blocking_transport_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_blocking_transport_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_blocking_transport_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_blocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_bottom_up_visitor_adapter	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_bottom_up_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE/;"	C	language:SystemVerilog
uvm_bottomup_phase	./uvm-verilator/src/base/uvm_bottomup_phase.svh	/^virtual class uvm_bottomup_phase extends uvm_phase;$/;"	C	language:SystemVerilog
uvm_build_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_build_phase extends uvm_topdown_phase;$/;"	C	language:SystemVerilog
uvm_built_in_clone	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_built_in_clone #(type T=int);$/;"	C	language:SystemVerilog
uvm_built_in_comp	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_built_in_comp #(type T=int);$/;"	C	language:SystemVerilog
uvm_built_in_converter	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_built_in_converter #(type T=int);$/;"	C	language:SystemVerilog
uvm_built_in_pair	./uvm-verilator/src/comps/uvm_pair.svh	/^class uvm_built_in_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_builtin_bottomup_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define uvm_builtin_bottomup_phase(PHASE) \\$/;"	d	language:SystemVerilog
uvm_builtin_task_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define uvm_builtin_task_phase(PHASE) \\$/;"	d	language:SystemVerilog
uvm_builtin_topdown_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define uvm_builtin_topdown_phase(PHASE) \\$/;"	d	language:SystemVerilog
uvm_by_level_visitor_adapter	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_by_level_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE)/;"	C	language:SystemVerilog
uvm_byte_rsrc	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_byte_rsrc #(int unsigned N=1) extends uvm_resource #(bit[7:0][N-1:0]);$/;"	C	language:SystemVerilog
uvm_callback	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callback extends uvm_object;$/;"	C	language:SystemVerilog
uvm_callback_iter	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callback_iter#(type T = uvm_object, type CB = uvm_callback);$/;"	C	language:SystemVerilog
uvm_callbacks	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callbacks #(type T=uvm_object, type CB=uvm_callback)$/;"	C	language:SystemVerilog
uvm_callbacks_base	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_callbacks_base extends uvm_object;$/;"	C	language:SystemVerilog
uvm_callbacks_objection	./uvm-verilator/src/base/uvm_objection.svh	/^typedef uvm_objection uvm_callbacks_objection;$/;"	T	language:SystemVerilog
uvm_cause_effect_link	./uvm-verilator/src/base/uvm_links.svh	/^class uvm_cause_effect_link extends uvm_link_base;$/;"	C	language:SystemVerilog
uvm_cb_trace	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_cb_trace(OBJ,CB,OPER) \/* null *\/$/;"	d	language:SystemVerilog
uvm_cb_trace	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_cb_trace(OBJ,CB,OPER) \\$/;"	d	language:SystemVerilog
uvm_cb_trace_noobj	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_cb_trace_noobj(CB,OPER) \/* null *\/$/;"	d	language:SystemVerilog
uvm_cb_trace_noobj	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_cb_trace_noobj(CB,OPER) \\$/;"	d	language:SystemVerilog
uvm_check_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_check_e;$/;"	T	language:SystemVerilog
uvm_check_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_check_phase extends uvm_bottomup_phase;$/;"	C	language:SystemVerilog
uvm_class_clone	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_class_clone #(type T=int);$/;"	C	language:SystemVerilog
uvm_class_comp	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_class_comp #(type T=int);$/;"	C	language:SystemVerilog
uvm_class_converter	./uvm-verilator/src/comps/uvm_policies.svh	/^class uvm_class_converter #(type T=int);$/;"	C	language:SystemVerilog
uvm_class_pair	./uvm-verilator/src/comps/uvm_pair.svh	/^class uvm_class_pair #(type T1=int, T2=T1) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_cmd_line_verb	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^class uvm_cmd_line_verb;$/;"	C	language:SystemVerilog
uvm_cmdline_parsed_arg_t	./uvm-verilator/src/base/uvm_component.svh	/^} uvm_cmdline_parsed_arg_t;$/;"	T	language:SystemVerilog	class:uvm_component
uvm_cmdline_proc	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^uvm_cmdline_processor uvm_cmdline_proc;$/;"	r	language:SystemVerilog
uvm_cmdline_proc	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_cmdline_processor uvm_cmdline_proc = uvm_cmdline_processor::get_inst();$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
uvm_cmdline_proc	./uvm-verilator/src/base/uvm_component.svh	/^  uvm_cmdline_processor uvm_cmdline_proc = uvm_cmdline_processor::get_inst();$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
uvm_cmdline_processor	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^class uvm_cmdline_processor extends uvm_report_object;$/;"	C	language:SystemVerilog
uvm_compare_aa_int_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_aa_int_int(LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_aa_int_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_aa_int_string(LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_aa_object_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_aa_object_int(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=comparer) /;"	d	language:SystemVerilog
uvm_compare_aa_object_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_aa_object_string(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=compare/;"	d	language:SystemVerilog
uvm_compare_aa_string_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_aa_string_int(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_aa_string_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_aa_string_string(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_enum	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_enum(LVALUE, RVALUE, TYPE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_int(LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_aa_int_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_aa_int_int(NAME, LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_aa_int_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_aa_int_string(NAME, LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_aa_object_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_aa_object_int(NAME, LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARE/;"	d	language:SystemVerilog
uvm_compare_named_aa_object_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_aa_object_string(NAME, LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMP/;"	d	language:SystemVerilog
uvm_compare_named_aa_string_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_aa_string_int(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_aa_string_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_aa_string_string(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_enum	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_enum(NAME, LVALUE, RVALUE, TYPE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_int(NAME, LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_object(NAME, LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=compa/;"	d	language:SystemVerilog
uvm_compare_named_qda_enum	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_qda_enum(NAME, LVALUE, RVALUE, TYPE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_qda_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_qda_int(NAME, LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_qda_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_qda_object(NAME, LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=c/;"	d	language:SystemVerilog
uvm_compare_named_qda_real	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_qda_real(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_qda_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_qda_string(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_real	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_real(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_sarray_enum	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_sarray_enum(NAME, LVALUE, RVALUE, TYPE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_sarray_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_sarray_int(NAME, LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_sarray_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_sarray_object(NAME, LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARE/;"	d	language:SystemVerilog
uvm_compare_named_sarray_real	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_sarray_real(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_sarray_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_sarray_string(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_named_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_named_string(NAME, LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_object(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_qda_enum	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_qda_enum(LVALUE, RVALUE, TYPE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_qda_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_qda_int(LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_qda_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_qda_object(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_qda_real	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_qda_real(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_qda_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_qda_string(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_real	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_real(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_sarray_enum	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_sarray_enum(LVALUE, RVALUE, TYPE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_sarray_int	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_sarray_int(LVALUE, RVALUE, RADIX, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_sarray_object	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_sarray_object(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COMPARER=comparer) /;"	d	language:SystemVerilog
uvm_compare_sarray_real	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_sarray_real(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_sarray_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_sarray_string(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_compare_string	./uvm-verilator/src/macros/uvm_comparer_defines.svh	/^`define uvm_compare_string(LVALUE, RVALUE, COMPARER=comparer) \\$/;"	d	language:SystemVerilog
uvm_comparer	./uvm-verilator/src/base/uvm_comparer.svh	/^class uvm_comparer extends uvm_policy;$/;"	C	language:SystemVerilog
uvm_component	./uvm-verilator/src/base/uvm_component.svh	/^virtual class uvm_component extends uvm_report_object;$/;"	C	language:SystemVerilog
uvm_component_abstract_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_abstract_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_abstract_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_abstract_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_name_check_visitor	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_component_name_check_visitor extends uvm_visitor#(uvm_component);$/;"	C	language:SystemVerilog
uvm_component_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils(T)$/;"	d	language:SystemVerilog
uvm_component_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils(T)$/;"	d	language:SystemVerilog
uvm_component_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_proxy	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_component_proxy extends uvm_structure_proxy#(uvm_component);$/;"	C	language:SystemVerilog
uvm_component_registry	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_component_registry #(type T=uvm_component, string Tname="<unknown>")$/;"	C	language:SystemVerilog
uvm_component_registry	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_registry(T,S) \\$/;"	d	language:SystemVerilog
uvm_component_registry	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_registry(T,S) \\$/;"	d	language:SystemVerilog
uvm_component_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_utils(T)$/;"	d	language:SystemVerilog
uvm_component_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_utils(T) \\$/;"	d	language:SystemVerilog
uvm_component_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_utils(T)$/;"	d	language:SystemVerilog
uvm_component_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_component_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_component_utils_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_utils_end \\$/;"	d	language:SystemVerilog
uvm_component_utils_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_component_utils_end$/;"	d	language:SystemVerilog
uvm_component_utils_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_utils_end \\$/;"	d	language:SystemVerilog
uvm_component_utils_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_component_utils_end$/;"	d	language:SystemVerilog
uvm_config_db	./uvm-verilator/src/base/uvm_config_db.svh	/^class uvm_config_db#(type T=int) extends uvm_resource_db#(T);$/;"	C	language:SystemVerilog
uvm_config_db_options	./uvm-verilator/src/base/uvm_config_db.svh	/^class uvm_config_db_options;$/;"	C	language:SystemVerilog
uvm_config_int	./uvm-verilator/src/base/uvm_config_db.svh	/^typedef uvm_config_db#(uvm_bitstream_t) uvm_config_int \/* @uvm-ieee 1800.2-2017 auto C.4.2.3.1*/;"	T	language:SystemVerilog
uvm_config_object	./uvm-verilator/src/base/uvm_config_db.svh	/^typedef uvm_config_db#(uvm_object) uvm_config_object \/* @uvm-ieee 1800.2-2017 auto C.4.2.3.3*\//;"	T	language:SystemVerilog
uvm_config_seq	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^typedef uvm_config_db#(uvm_sequence_base) uvm_config_seq;$/;"	T	language:SystemVerilog
uvm_config_string	./uvm-verilator/src/base/uvm_config_db.svh	/^typedef uvm_config_db#(string) uvm_config_string \/* @uvm-ieee 1800.2-2017 auto C.4.2.3.2*\/   ;$/;"	T	language:SystemVerilog
uvm_config_wrapper	./uvm-verilator/src/base/uvm_config_db.svh	/^typedef uvm_config_db#(uvm_object_wrapper) uvm_config_wrapper \/* @uvm-ieee 1800.2-2017 auto C.4/;"	T	language:SystemVerilog
uvm_configure_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_configure_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_connect_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_connect_phase extends uvm_bottomup_phase;$/;"	C	language:SystemVerilog
uvm_copier	./uvm-verilator/src/base/uvm_copier.svh	/^class uvm_copier extends uvm_policy;$/;"	C	language:SystemVerilog
uvm_copier_get_function	./uvm-verilator/src/macros/uvm_copier_defines.svh	/^`define uvm_copier_get_function(FUNCTION) \\$/;"	d	language:SystemVerilog
uvm_copy_aa_object	./uvm-verilator/src/macros/uvm_copier_defines.svh	/^`define uvm_copy_aa_object(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COPIER=copier) \\$/;"	d	language:SystemVerilog
uvm_copy_object	./uvm-verilator/src/macros/uvm_copier_defines.svh	/^`define uvm_copy_object(LVALUE, RVALUE, POLICY=UVM_DEFAULT_POLICY, COPIER=copier) \\$/;"	d	language:SystemVerilog
uvm_core_state	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_core_state;$/;"	T	language:SystemVerilog
uvm_coreservice_t	./uvm-verilator/src/base/uvm_coreservice.svh	/^virtual class uvm_coreservice_t;$/;"	C	language:SystemVerilog
uvm_coverage_model_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_coverage_model_e;$/;"	T	language:SystemVerilog
uvm_create	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_create(SEQ_OR_ITEM, SEQR=get_sequencer()) \\$/;"	d	language:SystemVerilog
uvm_create_on	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_create_on(SEQ_OR_ITEM, SEQR) \\$/;"	d	language:SystemVerilog
uvm_create_random_seed	./uvm-verilator/src/base/uvm_misc.svh	/^function int unsigned uvm_create_random_seed ( string type_id, string inst_id="" );$/;"	f	language:SystemVerilog
uvm_create_seq	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_create_seq(UVM_SEQ, SEQR_CONS_IF) \\$/;"	d	language:SystemVerilog
uvm_declare_p_sequencer	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_declare_p_sequencer(SEQUENCER) \\$/;"	d	language:SystemVerilog
uvm_declare_type_alias	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_declare_type_alias(TYPE,NAME,SFX=) \\$/;"	d	language:SystemVerilog
uvm_declare_type_alias	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_declare_type_alias(TYPE,NAME,SFX=) \\$/;"	d	language:SystemVerilog
uvm_default_comparer	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_comparer uvm_default_comparer = new(); \/\/ uvm_comparer::init();$/;"	r	language:SystemVerilog
uvm_default_coreservice_t	./uvm-verilator/src/base/uvm_coreservice.svh	/^class uvm_default_coreservice_t extends uvm_coreservice_t;$/;"	C	language:SystemVerilog
uvm_default_driver_type	./uvm-verilator/src/seq/uvm_seq.svh	/^typedef uvm_driver    #(uvm_sequence_item, uvm_sequence_item) uvm_default_driver_type;$/;"	T	language:SystemVerilog
uvm_default_factory	./uvm-verilator/src/base/uvm_factory.svh	/^class uvm_default_factory extends uvm_factory;$/;"	C	language:SystemVerilog
uvm_default_line_printer	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_line_printer uvm_default_line_printer  = new();$/;"	r	language:SystemVerilog
uvm_default_packer	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_packer uvm_default_packer = new();$/;"	r	language:SystemVerilog
uvm_default_printer	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_printer uvm_default_printer = uvm_default_table_printer;$/;"	r	language:SystemVerilog
uvm_default_printer	./uvm-verilator/src/base/uvm_report_server.svh	/^      uvm_printer uvm_default_printer = uvm_printer::get_default() ;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
uvm_default_report_server	./uvm-verilator/src/base/uvm_report_server.svh	/^class uvm_default_report_server extends uvm_report_server;$/;"	C	language:SystemVerilog
uvm_default_sequence_type	./uvm-verilator/src/seq/uvm_seq.svh	/^typedef uvm_sequence  #(uvm_sequence_item, uvm_sequence_item) uvm_default_sequence_type;$/;"	T	language:SystemVerilog
uvm_default_sequencer_param_type	./uvm-verilator/src/seq/uvm_seq.svh	/^typedef uvm_sequencer_param_base #(uvm_sequence_item, uvm_sequence_item) uvm_default_sequencer_p/;"	T	language:SystemVerilog
uvm_default_sequencer_type	./uvm-verilator/src/seq/uvm_seq.svh	/^typedef uvm_sequencer #(uvm_sequence_item, uvm_sequence_item) uvm_default_sequencer_type;$/;"	T	language:SystemVerilog
uvm_default_table_printer	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_table_printer uvm_default_table_printer = new();$/;"	r	language:SystemVerilog
uvm_default_tree_printer	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_tree_printer uvm_default_tree_printer  = new();$/;"	r	language:SystemVerilog
uvm_deferred_init	./uvm-verilator/src/base/uvm_object_globals.svh	/^uvm_object_wrapper uvm_deferred_init[$];$/;"	r	language:SystemVerilog
uvm_delay	./uvm-verilator/src/uvm_macros.svh	/^`define uvm_delay(TIME) #(TIME);$/;"	d	language:SystemVerilog
uvm_derived_callbacks	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_derived_callbacks#(type T=uvm_object, type ST=uvm_object, type CB=uvm_callback)$/;"	C	language:SystemVerilog
uvm_do	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_do(SEQ_OR_ITEM, SEQR=get_sequencer(), PRIORITY=-1, CONSTRAINTS={}) \\$/;"	d	language:SystemVerilog
uvm_do_callbacks	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_do_callbacks(T,CB,METHOD) \\$/;"	d	language:SystemVerilog
uvm_do_callbacks_exit_on	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_do_callbacks_exit_on(T,CB,METHOD,VAL) \\$/;"	d	language:SystemVerilog
uvm_do_obj_callbacks	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_do_obj_callbacks(T,CB,OBJ,METHOD) \\$/;"	d	language:SystemVerilog
uvm_do_obj_callbacks_exit_on	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_do_obj_callbacks_exit_on(T,CB,OBJ,METHOD,VAL) \\$/;"	d	language:SystemVerilog
uvm_do_on	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_on(SEQ_OR_ITEM, SEQR) \\$/;"	d	language:SystemVerilog
uvm_do_on_pri	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_on_pri(SEQ_OR_ITEM, SEQR, PRIORITY) \\$/;"	d	language:SystemVerilog
uvm_do_on_pri_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_on_pri_with(SEQ_OR_ITEM, SEQR, PRIORITY, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_do_on_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_on_with(SEQ_OR_ITEM, SEQR, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_do_pri	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_pri(SEQ_OR_ITEM, PRIORITY) \\$/;"	d	language:SystemVerilog
uvm_do_pri_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_do_seq	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_seq(UVM_SEQ, SEQR_CONS_IF) \\$/;"	d	language:SystemVerilog
uvm_do_seq_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_seq_with(UVM_SEQ, SEQR_CONS_IF, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_do_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_do_with(SEQ_OR_ITEM, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_domain	./uvm-verilator/src/base/uvm_domain.svh	/^class uvm_domain extends uvm_phase;$/;"	C	language:SystemVerilog
uvm_door_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_door_e;$/;"	T	language:SystemVerilog
uvm_dpi_get_next_arg	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_next_arg(int init=0);$/;"	f	language:SystemVerilog
uvm_dpi_get_next_arg_c	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^const char *uvm_dpi_get_next_arg_c (int init) {$/;"	f	language:C	typeref:typename:const char *
uvm_dpi_get_tool_name	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_tool_name();$/;"	f	language:SystemVerilog
uvm_dpi_get_tool_name_c	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^extern char* uvm_dpi_get_tool_name_c ()$/;"	f	language:C	typeref:typename:char *
uvm_dpi_get_tool_version	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function string uvm_dpi_get_tool_version();$/;"	f	language:SystemVerilog
uvm_dpi_get_tool_version_c	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^extern char* uvm_dpi_get_tool_version_c ()$/;"	f	language:C	typeref:typename:char *
uvm_dpi_regcomp	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^extern regex_t* uvm_dpi_regcomp (char* pattern)$/;"	f	language:C	typeref:typename:regex_t *
uvm_dpi_regcomp	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function chandle uvm_dpi_regcomp(string regex); return null; endfunction$/;"	f	language:SystemVerilog
uvm_dpi_regexec	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^extern int uvm_dpi_regexec (regex_t* re, char* str)$/;"	f	language:C	typeref:typename:int
uvm_dpi_regexec	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function int uvm_dpi_regexec(chandle preg, string str); return 0; endfunction$/;"	f	language:SystemVerilog
uvm_dpi_regfree	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^extern void uvm_dpi_regfree (regex_t* re)$/;"	f	language:C	typeref:typename:void
uvm_dpi_regfree	./uvm-verilator/src/dpi/uvm_svcmd_dpi.svh	/^function void uvm_dpi_regfree(chandle preg); endfunction$/;"	f	language:SystemVerilog
uvm_driver	./uvm-verilator/src/comps/uvm_driver.svh	/^class uvm_driver #(type REQ=uvm_sequence_item,$/;"	C	language:SystemVerilog
uvm_elem_kind_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_elem_kind_e;$/;"	T	language:SystemVerilog
uvm_end_of_elaboration_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_end_of_elaboration_phase extends uvm_bottomup_phase;$/;"	C	language:SystemVerilog
uvm_endianness_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_endianness_e;$/;"	T	language:SystemVerilog
uvm_enum_wrapper	./uvm-verilator/src/base/uvm_globals.svh	/^class uvm_enum_wrapper#(type T=uvm_active_passive_enum);$/;"	C	language:SystemVerilog	function:m__uvm_report_dpi
uvm_env	./uvm-verilator/src/comps/uvm_env.svh	/^virtual class uvm_env extends uvm_component;$/;"	C	language:SystemVerilog
uvm_error	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_error(ID, MSG) \\$/;"	d	language:SystemVerilog
uvm_error_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_error_begin(ID, MSG, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_error_context	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_error_context(ID, MSG, RO) \\$/;"	d	language:SystemVerilog
uvm_error_context_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_error_context_begin(ID, MSG, RO, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_error_context_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_error_context_end \\$/;"	d	language:SystemVerilog
uvm_error_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_error_end \\$/;"	d	language:SystemVerilog
uvm_event	./uvm-verilator/src/base/uvm_event.svh	/^class uvm_event#(type T=uvm_object) extends uvm_event_base;$/;"	C	language:SystemVerilog
uvm_event_base	./uvm-verilator/src/base/uvm_event.svh	/^virtual class uvm_event_base extends uvm_object;$/;"	C	language:SystemVerilog
uvm_event_callback	./uvm-verilator/src/base/uvm_event_callback.svh	/^virtual class uvm_event_callback#(type T=uvm_object) extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_event_pool	./uvm-verilator/src/base/uvm_pool.svh	/^typedef uvm_object_string_pool #(uvm_event#(uvm_object)) uvm_event_pool \/* @uvm-ieee 1800.2-201/;"	T	language:SystemVerilog
uvm_extract_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_extract_phase extends uvm_bottomup_phase;$/;"	C	language:SystemVerilog
uvm_factory	./uvm-verilator/src/base/uvm_factory.svh	/^virtual class uvm_factory;$/;"	C	language:SystemVerilog
uvm_factory_override	./uvm-verilator/src/base/uvm_factory.svh	/^class uvm_factory_override;$/;"	C	language:SystemVerilog
uvm_factory_queue_class	./uvm-verilator/src/base/uvm_factory.svh	/^class uvm_factory_queue_class;$/;"	C	language:SystemVerilog
uvm_fatal	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_fatal(ID, MSG) \\$/;"	d	language:SystemVerilog
uvm_fatal_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_fatal_begin(ID, MSG, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_fatal_context	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_fatal_context(ID, MSG, RO) \\$/;"	d	language:SystemVerilog
uvm_fatal_context_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_fatal_context_begin(ID, MSG, RO, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_fatal_context_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_fatal_context_end \\$/;"	d	language:SystemVerilog
uvm_fatal_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_fatal_end \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_byte_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_byte_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_enumkey	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_enumkey(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_enumkey	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_enumkey(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_int_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_int_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_int_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_int_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_int_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_integer_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_integer_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_key	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_key(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_key	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_key(KEY, ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_key	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_key(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_key	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_key(KEY, ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_longint_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_longint_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint_unsigned	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint_unsigned(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_shortint_unsigned	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_shortint_unsigned(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_int_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_int_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_int_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_object_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_object_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_object_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_object_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_object_key	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_key(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_object_key	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_key(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_object_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_object_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_object_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_object_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_object_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_string_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_string_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_string_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_string_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_string_key	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_key(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_string_key	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_key(KEY, ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_string_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_string_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_aa_string_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_aa_string_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_aa_string_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_enum(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_enum(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_real	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_real	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_array_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_array_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_array_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_array_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_enum(T,ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_enum(T,ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_event	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_event(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_event	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_event(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_event	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_event(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_event	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_event(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_flag_t	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef bit [`UVM_FIELD_FLAG_SIZE-1 : 0] uvm_field_flag_t;$/;"	T	language:SystemVerilog
uvm_field_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_op	./uvm-verilator/src/base/uvm_field_op.svh	/^class uvm_field_op extends uvm_object;$/;"	C	language:SystemVerilog
uvm_field_queue_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_enum(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_enum(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_real	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_real	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_queue_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_queue_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_queue_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_queue_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_real	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_real	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_real(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_real	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_real	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_real(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_enum(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_enum	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_enum(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_enum	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_enum(T,ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_int	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_int(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_int	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_int(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_object	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_object(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_object	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_object(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_real	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_real	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_real(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_sarray_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_sarray_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_sarray_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_string	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_string(ARG,FLAG=UVM_DEFAULT) \\$/;"	d	language:SystemVerilog
uvm_field_string	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_string(ARG,FLAG=UVM_DEFAULT)$/;"	d	language:SystemVerilog
uvm_field_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_utils_begin(T)                                                \\$/;"	d	language:SystemVerilog
uvm_field_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_field_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_utils_begin(T)                                                \\$/;"	d	language:SystemVerilog
uvm_field_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_field_utils_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_utils_end \\$/;"	d	language:SystemVerilog
uvm_field_utils_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_field_utils_end$/;"	d	language:SystemVerilog
uvm_field_utils_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_utils_end \\$/;"	d	language:SystemVerilog
uvm_field_utils_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_field_utils_end$/;"	d	language:SystemVerilog
uvm_file	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_file ""$/;"	d	language:SystemVerilog
uvm_file	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_file `__FILE__$/;"	d	language:SystemVerilog
uvm_final_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_final_phase extends uvm_topdown_phase;$/;"	C	language:SystemVerilog
uvm_get_array_index_int	./uvm-verilator/src/base/uvm_misc.svh	/^function int uvm_get_array_index_int(string arg, output bit is_wildcard);$/;"	f	language:SystemVerilog
uvm_get_array_index_string	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_get_array_index_string(string arg, output bit is_wildcard);$/;"	f	language:SystemVerilog
uvm_get_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_get_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_get_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_get_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_get_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_get_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_get_peek_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_get_peek_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_get_peek_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_get_peek_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_get_peek_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_get_peek_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_get_peek_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_get_peek_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_get_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_get_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_get_report_object	./uvm-verilator/src/base/uvm_globals.svh	/^function uvm_report_object uvm_get_report_object();$/;"	f	language:SystemVerilog
uvm_get_report_object	./uvm-verilator/src/base/uvm_report_object.svh	/^  function uvm_report_object uvm_get_report_object();$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_get_report_object	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function uvm_report_object uvm_get_report_object();$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_get_to_lock_dap	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^class uvm_get_to_lock_dap#(type T=int) extends uvm_set_get_dap_base#(T);$/;"	C	language:SystemVerilog
uvm_glob_to_re	./uvm-verilator/src/dpi/uvm_regex.svh	/^function string uvm_glob_to_re(string glob);$/;"	f	language:SystemVerilog
uvm_global_random_seed	./uvm-verilator/src/base/uvm_misc.svh	/^int unsigned uvm_global_random_seed = $urandom;$/;"	r	language:SystemVerilog
uvm_has_wildcard	./uvm-verilator/src/base/uvm_misc.svh	/^function automatic bit uvm_has_wildcard (string arg);$/;"	f	language:SystemVerilog
uvm_hdl_btoi	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^unsigned long int uvm_hdl_btoi(char *binVal) {$/;"	f	language:C	typeref:typename:unsigned long int
uvm_hdl_check_path	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_check_path(string path);$/;"	f	language:SystemVerilog
uvm_hdl_check_path	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_hdl_check_path(char *path)$/;"	f	language:C	typeref:typename:int
uvm_hdl_check_path	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_check_path(char *path)$/;"	f	language:C	typeref:typename:int
uvm_hdl_check_path	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^int uvm_hdl_check_path(char *path)$/;"	f	language:C	typeref:typename:int
uvm_hdl_concat2string	./uvm-verilator/src/reg/uvm_reg_model.svh	/^function automatic string uvm_hdl_concat2string(uvm_hdl_path_concat concat);$/;"	f	language:SystemVerilog
uvm_hdl_data_t	./uvm-verilator/src/dpi/uvm_hdl.svh	/^typedef logic [UVM_HDL_MAX_WIDTH-1:0] uvm_hdl_data_t;$/;"	T	language:SystemVerilog
uvm_hdl_deposit	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_deposit(string path, uvm_hdl_data_t value);$/;"	f	language:SystemVerilog
uvm_hdl_deposit	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_hdl_deposit(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_deposit	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_deposit(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_deposit	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^int uvm_hdl_deposit(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_dtob	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^char *uvm_hdl_dtob(unsigned long int decimalNumber, unsigned long int msb) {$/;"	f	language:C	typeref:typename:char *
uvm_hdl_force	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_force(string path, uvm_hdl_data_t value);$/;"	f	language:SystemVerilog
uvm_hdl_force	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_hdl_force(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_force	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_force(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_force	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^int uvm_hdl_force(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_force_time	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time = 0);$/;"	t	language:SystemVerilog
uvm_hdl_force_time	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time=0);$/;"	t	language:SystemVerilog
uvm_hdl_get_mhdl	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_get_mhdl(char *path, p_vpi_vecval value) {$/;"	f	language:C	typeref:typename:int
uvm_hdl_get_mhdl	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_get_mhdl(vhpiHandleT vhpiH, char *path, p_vpi_vecval value) {$/;"	f	language:C	typeref:typename:int
uvm_hdl_get_vhdl	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_get_vhdl(char* path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vhpi	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int uvm_hdl_get_vhpi(vhpiHandleT r, char* path, \/*vhpiEnumT *value*\/ p_vpi_vecval value/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vlog	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^static int uvm_hdl_get_vlog(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vlog	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int uvm_hdl_get_vlog(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vlog	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int uvm_hdl_get_vlog(vpiHandle r, char* path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vlog	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_get_vlog(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vlog_partsel	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^static int uvm_hdl_get_vlog_partsel(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_get_vlog_partsel	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_get_vlog_partsel(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_max_width	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^static int uvm_hdl_max_width()$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_max_width	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int uvm_hdl_max_width()$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_max_width	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_max_width()$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_path_concat	./uvm-verilator/src/reg/uvm_reg_model.svh	/^class uvm_hdl_path_concat;$/;"	C	language:SystemVerilog
uvm_hdl_path_slice	./uvm-verilator/src/reg/uvm_reg_model.svh	/^} uvm_hdl_path_slice;$/;"	T	language:SystemVerilog
uvm_hdl_read	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_read(string path, output uvm_hdl_data_t value);$/;"	f	language:SystemVerilog
uvm_hdl_read	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_hdl_read(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_read	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_read(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_read	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^int uvm_hdl_read(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_read_string	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^char* uvm_hdl_read_string(char* path)$/;"	f	language:C	typeref:typename:char *
uvm_hdl_release	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_release(string path, output uvm_hdl_data_t value);$/;"	f	language:SystemVerilog
uvm_hdl_release	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_hdl_release(char *path)$/;"	f	language:C	typeref:typename:int
uvm_hdl_release	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_release(char *path)$/;"	f	language:C	typeref:typename:int
uvm_hdl_release	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^int uvm_hdl_release(char *path)$/;"	f	language:C	typeref:typename:int
uvm_hdl_release_and_read	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_hdl_release_and_read(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_release_and_read	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_release_and_read(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_release_and_read	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^int uvm_hdl_release_and_read(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_hdl_set_mhdl	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_set_mhdl(char *path, p_vpi_vecval value, mhpiPutValueFlagsT flags)$/;"	f	language:C	typeref:typename:int
uvm_hdl_set_mhdl	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_hdl_set_mhdl(mhpiHandleT h, char *path, p_vpi_vecval value, mhpiPutValueFlagsT flags) $/;"	f	language:C	typeref:typename:int
uvm_hdl_set_vhdl	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_set_vhdl(char* path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_set_vlog	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^static int uvm_hdl_set_vlog(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_set_vlog	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int uvm_hdl_set_vlog(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_set_vlog	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int uvm_hdl_set_vlog(vpiHandle r, char* path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_set_vlog	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_set_vlog(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_set_vlog_partsel	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^static int uvm_hdl_set_vlog_partsel(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_hdl_set_vlog_partsel	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static int uvm_hdl_set_vlog_partsel(char *path, p_vpi_vecval value, PLI_INT32 flag)$/;"	f	language:C	typeref:typename:int	file:
uvm_heartbeat	./uvm-verilator/src/base/uvm_heartbeat.svh	/^class uvm_heartbeat extends uvm_object;$/;"	C	language:SystemVerilog
uvm_heartbeat_callback	./uvm-verilator/src/base/uvm_heartbeat.svh	/^class uvm_heartbeat_callback extends uvm_objection_callback;$/;"	C	language:SystemVerilog
uvm_heartbeat_cbs_t	./uvm-verilator/src/base/uvm_heartbeat.svh	/^typedef uvm_callbacks #(uvm_objection,uvm_heartbeat_callback) uvm_heartbeat_cbs_t \/* @uvm-ieee /;"	T	language:SystemVerilog
uvm_heartbeat_modes	./uvm-verilator/src/base/uvm_heartbeat.svh	/^} uvm_heartbeat_modes;$/;"	T	language:SystemVerilog
uvm_hier_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_hier_e;$/;"	T	language:SystemVerilog
uvm_id_actions_array	./uvm-verilator/src/base/uvm_report_handler.svh	/^typedef uvm_pool#(string, uvm_action) uvm_id_actions_array;$/;"	T	language:SystemVerilog
uvm_id_file_array	./uvm-verilator/src/base/uvm_report_handler.svh	/^typedef uvm_pool#(string, UVM_FILE) uvm_id_file_array;$/;"	T	language:SystemVerilog
uvm_id_verbosities_array	./uvm-verilator/src/base/uvm_report_handler.svh	/^typedef uvm_pool#(string, int) uvm_id_verbosities_array;$/;"	T	language:SystemVerilog
uvm_in_order_built_in_comparator	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^class uvm_in_order_built_in_comparator #(type T=int)$/;"	C	language:SystemVerilog
uvm_in_order_class_comparator	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^class uvm_in_order_class_comparator #( type T = int )$/;"	C	language:SystemVerilog
uvm_in_order_comparator	./uvm-verilator/src/comps/uvm_in_order_comparator.svh	/^class uvm_in_order_comparator $/;"	C	language:SystemVerilog
uvm_info	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_info(ID, MSG, VERBOSITY) \\$/;"	d	language:SystemVerilog
uvm_info_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_info_begin(ID, MSG, VERBOSITY, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_info_context	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_info_context(ID, MSG, VERBOSITY, RO) \\$/;"	d	language:SystemVerilog
uvm_info_context_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_info_context_begin(ID, MSG, VERBOSITY, RO, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_info_context_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_info_context_end \\$/;"	d	language:SystemVerilog
uvm_info_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_info_end \\$/;"	d	language:SystemVerilog
uvm_init	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_init(uvm_coreservice_t cs=null);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_instance_scope	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_instance_scope();$/;"	f	language:SystemVerilog
uvm_int_rsrc	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_int_rsrc extends uvm_resource #(int);$/;"	C	language:SystemVerilog
uvm_integral_t	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef logic signed [63:0] uvm_integral_t;$/;"	T	language:SystemVerilog
uvm_integral_to_string	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_integral_to_string (uvm_integral_t value, int size,$/;"	f	language:SystemVerilog
uvm_is_array	./uvm-verilator/src/base/uvm_misc.svh	/^function bit uvm_is_array(string arg);$/;"	f	language:SystemVerilog
uvm_is_match	./uvm-verilator/src/base/uvm_globals.svh	/^function bit uvm_is_match (string expr, string str);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_is_vhdl_path	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_is_vhdl_path(char *path) {$/;"	f	language:C	typeref:typename:int
uvm_leaf_scope	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_leaf_scope (string full_name, byte scope_separator = ".");$/;"	f	language:SystemVerilog
uvm_line	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_line 0$/;"	d	language:SystemVerilog
uvm_line	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_line `__LINE__$/;"	d	language:SystemVerilog
uvm_line_printer	./uvm-verilator/src/base/uvm_printer.svh	/^class uvm_line_printer extends uvm_tree_printer;$/;"	C	language:SystemVerilog
uvm_link_base	./uvm-verilator/src/base/uvm_links.svh	/^virtual class uvm_link_base extends uvm_object;$/;"	C	language:SystemVerilog
uvm_main_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_main_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_master_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_master_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_master_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	C	language:SystemVerilog
uvm_master_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_master_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_master_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_master_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_mem	./uvm-verilator/src/reg/uvm_mem.svh	/^class uvm_mem extends uvm_object;$/;"	C	language:SystemVerilog
uvm_mem_access_seq	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^class uvm_mem_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_mem_cb	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_mem, uvm_reg_cbs) uvm_mem_cb \/* @uvm-ieee 1800.2-2017 auto D.4.6.5*\//;"	T	language:SystemVerilog
uvm_mem_cb_iter	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_mem, uvm_reg_cbs) uvm_mem_cb_iter \/* @uvm-ieee 1800.2-2017 auto /;"	T	language:SystemVerilog
uvm_mem_mam	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^class uvm_mem_mam;$/;"	C	language:SystemVerilog
uvm_mem_mam_cfg	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^class uvm_mem_mam_cfg;$/;"	C	language:SystemVerilog
uvm_mem_mam_cfg_valid	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   constraint uvm_mem_mam_cfg_valid {$/;"	O	language:SystemVerilog	class:uvm_mem_mam_cfg
uvm_mem_mam_policy	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^class uvm_mem_mam_policy;$/;"	C	language:SystemVerilog
uvm_mem_mam_policy_no_overlap	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   constraint uvm_mem_mam_policy_no_overlap {$/;"	O	language:SystemVerilog	class:uvm_mem_mam_policy
uvm_mem_mam_policy_valid	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^   constraint uvm_mem_mam_policy_valid {$/;"	O	language:SystemVerilog	class:uvm_mem_mam_policy
uvm_mem_region	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^class uvm_mem_region;$/;"	C	language:SystemVerilog
uvm_mem_shared_access_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^class uvm_mem_shared_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_mem_single_access_seq	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^class uvm_mem_single_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_mem_single_walk_seq	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^class uvm_mem_single_walk_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_mem_walk_seq	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^class uvm_mem_walk_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_memory_load	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^int uvm_memory_load(const char* nid,$/;"	f	language:C	typeref:typename:int
uvm_message_add_int	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_add_int(VAR, RADIX, LABEL="", ACTION=(UVM_LOG|UVM_RM_RECORD)) \\$/;"	d	language:SystemVerilog
uvm_message_add_object	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_add_object(VAR, LABEL="", ACTION=(UVM_LOG|UVM_RM_RECORD)) \\$/;"	d	language:SystemVerilog
uvm_message_add_string	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_add_string(VAR, LABEL="", ACTION=(UVM_LOG|UVM_RM_RECORD)) \\$/;"	d	language:SystemVerilog
uvm_message_add_tag	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_add_tag(NAME, VALUE, ACTION=(UVM_LOG|UVM_RM_RECORD)) \\$/;"	d	language:SystemVerilog
uvm_message_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_begin(SEVERITY, ID, MSG, VERBOSITY, FILE, LINE, RM) \\$/;"	d	language:SystemVerilog
uvm_message_context_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_context_begin(SEVERITY, ID, MSG, VERBOSITY, FILE, LINE, RO, RM) \\$/;"	d	language:SystemVerilog
uvm_message_context_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_context_end \\$/;"	d	language:SystemVerilog
uvm_message_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_message_end \\$/;"	d	language:SystemVerilog
uvm_monitor	./uvm-verilator/src/comps/uvm_monitor.svh	/^virtual class uvm_monitor extends uvm_component;$/;"	C	language:SystemVerilog
uvm_new_func	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_new_func \\$/;"	d	language:SystemVerilog
uvm_new_func	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_new_func \\$/;"	d	language:SystemVerilog
uvm_non_blocking_transport_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_non_blocking_transport_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_get_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_get_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_get_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_get_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_get_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_get_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_get_peek_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_get_peek_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_get_peek_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_get_peek_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_get_peek_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_get_peek_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_get_peek_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_get_peek_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_get_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_get_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_master_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_master_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_nonblocking_master_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_master_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	C	language:SystemVerilog
uvm_nonblocking_master_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_master_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_master_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_master_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_nonblocking_peek_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_peek_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_peek_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_peek_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_peek_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_peek_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_peek_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_peek_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_put_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_put_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_put_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_put_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_put_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_put_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_put_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_put_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_slave_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_slave_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_nonblocking_slave_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	C	language:SystemVerilog
uvm_nonblocking_slave_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_slave_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_slave_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_slave_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_nonblocking_transport_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_nonblocking_transport_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_nonblocking_transport_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_nonblocking_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	C	language:SystemVerilog
uvm_nonblocking_transport_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_nonblocking_transport_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_nonblocking_transport_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_nonblocking_transport_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_obj_rsrc	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_obj_rsrc extends uvm_resource #(uvm_object);$/;"	C	language:SystemVerilog
uvm_object	./uvm-verilator/src/base/uvm_object.svh	/^virtual class uvm_object extends uvm_void;$/;"	C	language:SystemVerilog
uvm_object_abstract_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_abstract_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_abstract_utils_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils_end$/;"	d	language:SystemVerilog
uvm_object_abstract_utils_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_abstract_utils_end$/;"	d	language:SystemVerilog
uvm_object_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_param_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils(T)$/;"	d	language:SystemVerilog
uvm_object_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_param_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils(T)$/;"	d	language:SystemVerilog
uvm_object_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_param_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_param_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_param_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_registry	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_object_registry #(type T=uvm_object, string Tname="<unknown>")$/;"	C	language:SystemVerilog
uvm_object_registry	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_registry(T,S) \\$/;"	d	language:SystemVerilog
uvm_object_registry	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_registry(T,S) \\$/;"	d	language:SystemVerilog
uvm_object_string_pool	./uvm-verilator/src/base/uvm_pool.svh	/^class uvm_object_string_pool #(type T=uvm_object) extends uvm_pool #(string,T);$/;"	C	language:SystemVerilog
uvm_object_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_utils	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_utils(T)$/;"	d	language:SystemVerilog
uvm_object_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_utils(T) \\$/;"	d	language:SystemVerilog
uvm_object_utils	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_utils(T)$/;"	d	language:SystemVerilog
uvm_object_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_utils_begin	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_utils_begin(T) \\$/;"	d	language:SystemVerilog
uvm_object_utils_begin	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_utils_begin(T)$/;"	d	language:SystemVerilog
uvm_object_utils_end	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^`define uvm_object_utils_end \\$/;"	d	language:SystemVerilog
uvm_object_utils_end	./uvm-verilator/src/macros/uvm_object_defines.svh	/^`define uvm_object_utils_end \\$/;"	d	language:SystemVerilog
uvm_object_value_str	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_object_value_str(uvm_object v);$/;"	f	language:SystemVerilog
uvm_object_wrapper	./uvm-verilator/src/base/uvm_factory.svh	/^virtual class uvm_object_wrapper;$/;"	C	language:SystemVerilog
uvm_objection	./uvm-verilator/src/base/uvm_objection.svh	/^class uvm_objection extends uvm_report_object;$/;"	C	language:SystemVerilog
uvm_objection_callback	./uvm-verilator/src/base/uvm_objection.svh	/^class uvm_objection_callback extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_objection_cbs_t	./uvm-verilator/src/base/uvm_objection.svh	/^typedef uvm_callbacks #(uvm_objection,uvm_objection_callback) uvm_objection_cbs_t;$/;"	T	language:SystemVerilog
uvm_objection_context_object	./uvm-verilator/src/base/uvm_objection.svh	/^class uvm_objection_context_object;$/;"	C	language:SystemVerilog
uvm_objection_event	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_objection_event;$/;"	T	language:SystemVerilog
uvm_objection_events	./uvm-verilator/src/base/uvm_objection.svh	/^class uvm_objection_events;$/;"	C	language:SystemVerilog
uvm_oneway_hash	./uvm-verilator/src/base/uvm_misc.svh	/^function int unsigned uvm_oneway_hash ( string string_in, int unsigned seed=0 );$/;"	f	language:SystemVerilog
uvm_pack_aa_int_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_int_enum(VAR, TYPE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_int_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_int_intN(VAR, SIZE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_int_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_int_string(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_object_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_object_enum(VAR, TYPE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_object_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_object_intN(VAR, SIZE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_object_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_object_string(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_string_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_string_enum(VAR, TYPE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_string_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_string_intN(VAR, SIZE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_aa_string_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_aa_string_string(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_array	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_array(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_arrayN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_arrayN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_bitstream_t	./uvm-verilator/src/base/uvm_packer.svh	/^typedef bit signed [(`UVM_PACKER_MAX_BYTES*8)-1:0] uvm_pack_bitstream_t;$/;"	T	language:SystemVerilog
uvm_pack_da	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_da(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_da_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_da_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_enum(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_enumN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_enumN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_int	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_int(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_intN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_object	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_object(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_queue	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_queue(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_queueN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_queueN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_queue_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_queue_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_real(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_sarray	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_sarray(VAR,PACKER=packer)  \\$/;"	d	language:SystemVerilog
uvm_pack_sarrayN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_sarrayN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_sarray_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_sarray_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_pack_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_pack_string(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_package_scope_name	./uvm-verilator/src/dpi/uvm_common.c	/^const static char* uvm_package_scope_name = "uvm_pkg";$/;"	v	language:C	typeref:typename:const char *	file:
uvm_package_scope_name	./uvm-verilator/src/dpi/uvm_common.c	/^const static char* uvm_package_scope_name = "uvm_pkg::";$/;"	v	language:C	typeref:typename:const char *	file:
uvm_packer	./uvm-verilator/src/base/uvm_packer.svh	/^class uvm_packer extends uvm_policy;$/;"	C	language:SystemVerilog
uvm_parent_child_link	./uvm-verilator/src/base/uvm_links.svh	/^class uvm_parent_child_link extends uvm_link_base;$/;"	C	language:SystemVerilog
uvm_path_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   typedef uvm_door_e uvm_path_e;$/;"	T	language:SystemVerilog
uvm_peek_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_peek_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_peek_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_peek_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_peek_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_peek_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_peek_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_peek_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_phase	./uvm-verilator/src/base/uvm_phase.svh	/^class uvm_phase extends uvm_object;$/;"	C	language:SystemVerilog
uvm_phase_cb	./uvm-verilator/src/base/uvm_phase.svh	/^class uvm_phase_cb extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_phase_cb_pool	./uvm-verilator/src/base/uvm_phase.svh	/^typedef uvm_callbacks#(uvm_phase, uvm_phase_cb) uvm_phase_cb_pool \/* @uvm-ieee 1800.2-2017 auto/;"	T	language:SystemVerilog
uvm_phase_state	./uvm-verilator/src/base/uvm_object_globals.svh	/^                  } uvm_phase_state;$/;"	T	language:SystemVerilog
uvm_phase_state_change	./uvm-verilator/src/base/uvm_phase.svh	/^class uvm_phase_state_change extends uvm_object;$/;"	C	language:SystemVerilog
uvm_phase_type	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_phase_type;$/;"	T	language:SystemVerilog
uvm_pkg	./uvm-verilator/src/uvm_pkg.sv	/^package uvm_pkg;$/;"	K	language:SystemVerilog
uvm_policy	./uvm-verilator/src/base/uvm_policy.svh	/^virtual class uvm_policy extends uvm_object;$/;"	C	language:SystemVerilog
uvm_pool	./uvm-verilator/src/base/uvm_pool.svh	/^class uvm_pool #(type KEY=int, T=uvm_void) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_port_base	./uvm-verilator/src/base/uvm_port_base.svh	/^virtual class uvm_port_base #(type IF=uvm_void) extends IF;$/;"	C	language:SystemVerilog
uvm_port_component	./uvm-verilator/src/base/uvm_port_base.svh	/^class uvm_port_component #(type PORT=uvm_object) extends uvm_port_component_base;$/;"	C	language:SystemVerilog
uvm_port_component_base	./uvm-verilator/src/base/uvm_port_base.svh	/^virtual class uvm_port_component_base extends uvm_component;$/;"	C	language:SystemVerilog
uvm_port_list	./uvm-verilator/src/base/uvm_port_base.svh	/^typedef uvm_port_component_base uvm_port_list[string];$/;"	T	language:SystemVerilog
uvm_port_type_e	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_port_type_e;$/;"	T	language:SystemVerilog
uvm_post_configure_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_post_configure_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_post_main_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_post_main_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_post_reset_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_post_reset_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_post_shutdown_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_post_shutdown_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_pre_configure_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_pre_configure_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_pre_main_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_pre_main_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_pre_reset_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_pre_reset_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_pre_shutdown_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_pre_shutdown_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_predict_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_predict_e;$/;"	T	language:SystemVerilog
uvm_predict_s	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^class uvm_predict_s;$/;"	C	language:SystemVerilog
uvm_print_aa_int_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_int_enum(ENUM_TYPE, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=int, PRINTER=print/;"	d	language:SystemVerilog
uvm_print_aa_int_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_int_int(VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=int, INDEX_TYPE=int, PRINTER=p/;"	d	language:SystemVerilog
uvm_print_aa_int_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_int_string(VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=printer) /;"	d	language:SystemVerilog
uvm_print_aa_object_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_object_int(VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, INDEX_TYPE=int, PRIN/;"	d	language:SystemVerilog
uvm_print_aa_object_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_object_string(VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=printer) /;"	d	language:SystemVerilog
uvm_print_aa_string_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_string_int(VALUE, INDEX_TYPE=int, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_aa_string_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_aa_string_string(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_array_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_array_enum(TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_array_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_array_int(VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_array_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_array_object(VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_array_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_array_real(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_array_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_array_string(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_enum(TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_int(VALUE, SIZE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_aa_int_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_int_enum(NAME, ENUM_TYPE, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=int, P/;"	d	language:SystemVerilog
uvm_print_named_aa_int_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_int_int(NAME, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=int, INDEX_TYPE=in/;"	d	language:SystemVerilog
uvm_print_named_aa_int_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_int_string(NAME, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINT/;"	d	language:SystemVerilog
uvm_print_named_aa_object_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_object_int(NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, INDEX_TY/;"	d	language:SystemVerilog
uvm_print_named_aa_object_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_object_string(NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINT/;"	d	language:SystemVerilog
uvm_print_named_aa_string_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_string_int(NAME, VALUE, INDEX_TYPE=int, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_aa_string_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_aa_string_string(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_array_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_array_enum(TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_array_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_array_int(NAME, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=p/;"	d	language:SystemVerilog
uvm_print_named_array_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_array_object(NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=p/;"	d	language:SystemVerilog
uvm_print_named_array_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_array_real(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_array_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_array_string(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_enum(TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_int(NAME, VALUE, SIZE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=p/;"	d	language:SystemVerilog
uvm_print_named_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_object(NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=printer/;"	d	language:SystemVerilog
uvm_print_named_qda_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_qda_enum(ARRAY_TYPE, TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_qda_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_qda_int(ARRAY_TYPE, NAME, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral,/;"	d	language:SystemVerilog
uvm_print_named_qda_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_qda_object(ARRAY_TYPE, NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY,/;"	d	language:SystemVerilog
uvm_print_named_qda_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_qda_real(ARRAY_TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_qda_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_qda_string(ARRAY_TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_queue_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_queue_enum(TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_queue_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_queue_int(NAME, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=p/;"	d	language:SystemVerilog
uvm_print_named_queue_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_queue_object(NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=p/;"	d	language:SystemVerilog
uvm_print_named_queue_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_queue_real(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_queue_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_queue_string(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_real(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_sarray_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_sarray_enum(TYPE, NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_sarray_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_sarray_int(NAME, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=/;"	d	language:SystemVerilog
uvm_print_named_sarray_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_sarray_object(NAME, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=/;"	d	language:SystemVerilog
uvm_print_named_sarray_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_sarray_real(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_sarray_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_sarray_string(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_named_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_named_string(NAME, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_object(VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_qda_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_qda_enum(ARRAY_TYPE, TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_qda_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_qda_int(ARRAY_TYPE, VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=pri/;"	d	language:SystemVerilog
uvm_print_qda_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_qda_object(ARRAY_TYPE, VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=pri/;"	d	language:SystemVerilog
uvm_print_qda_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_qda_real(ARRAY_TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_qda_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_qda_string(ARRAY_TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_queue_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_queue_enum(TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_queue_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_queue_int(VALUE, RADIX=UVM_NORADIX, VALUE_TYPE=integral, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_queue_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_queue_object(VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_queue_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_queue_real(VALUE,PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_queue_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_queue_string(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_real(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_sarray_enum	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_sarray_enum(TYPE, VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_sarray_int	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_sarray_int(VALUE, RADIX=UVM_RADIX, VALUE_TYPE=integral, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_sarray_object	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_sarray_object(VALUE, RECURSION_POLICY=UVM_DEFAULT_POLICY, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_sarray_real	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_sarray_real(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_sarray_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_sarray_string(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_print_string	./uvm-verilator/src/macros/uvm_printer_defines.svh	/^`define uvm_print_string(VALUE, PRINTER=printer) \\$/;"	d	language:SystemVerilog
uvm_printer	./uvm-verilator/src/base/uvm_printer.svh	/^virtual class uvm_printer extends uvm_policy;$/;"	C	language:SystemVerilog
uvm_printer_element	./uvm-verilator/src/base/uvm_printer.svh	/^class uvm_printer_element extends uvm_object;$/;"	C	language:SystemVerilog
uvm_printer_element_proxy	./uvm-verilator/src/base/uvm_printer.svh	/^class uvm_printer_element_proxy extends uvm_structure_proxy#(uvm_printer_element);$/;"	C	language:SystemVerilog
uvm_printer_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^typedef m_uvm_printer_knobs uvm_printer_knobs;$/;"	T	language:SystemVerilog
uvm_printer_row_info	./uvm-verilator/src/base/uvm_printer.svh	/^} uvm_printer_row_info;$/;"	T	language:SystemVerilog
uvm_process_report_message	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_process_report_message(uvm_report_message report_message);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_process_report_message	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_process_report_message(uvm_report_message msg);$/;"	f	language:SystemVerilog	class:uvm_report_catcher
uvm_process_report_message	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_process_report_message(uvm_report_message report_message);$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_process_report_message	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_process_report_message (uvm_report_message report_message);$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_push_driver	./uvm-verilator/src/comps/uvm_push_driver.svh	/^class uvm_push_driver #(type REQ=uvm_sequence_item,$/;"	C	language:SystemVerilog
uvm_push_sequencer	./uvm-verilator/src/seq/uvm_push_sequencer.svh	/^class uvm_push_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	C	language:SystemVerilog
uvm_put_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_put_export #(type T=int)$/;"	C	language:SystemVerilog
uvm_put_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_put_imp #(type T=int, type IMP=int)$/;"	C	language:SystemVerilog
uvm_put_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_put_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_put_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_put_port #(type T=int)$/;"	C	language:SystemVerilog
uvm_queue	./uvm-verilator/src/base/uvm_queue.svh	/^class uvm_queue #(type T=int) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_radix_enum	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_radix_enum;$/;"	T	language:SystemVerilog
uvm_radix_to_string	./uvm-verilator/src/base/uvm_object_globals.svh	/^function string uvm_radix_to_string(uvm_radix_enum radix);$/;"	f	language:SystemVerilog
uvm_rand_send	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_rand_send(SEQ_OR_ITEM, PRIORITY=-1, CONSTRAINTS={}) \\$/;"	d	language:SystemVerilog
uvm_rand_send_pri	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_rand_send_pri(SEQ_OR_ITEM, PRIORITY) \\$/;"	d	language:SystemVerilog
uvm_rand_send_pri_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_rand_send_pri_with(SEQ_OR_ITEM, PRIORITY, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_rand_send_with	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_rand_send_with(SEQ_OR_ITEM, CONSTRAINTS) \\$/;"	d	language:SystemVerilog
uvm_random_seed_table_lookup	./uvm-verilator/src/base/uvm_misc.svh	/^uvm_seed_map uvm_random_seed_table_lookup [string];$/;"	r	language:SystemVerilog
uvm_random_stimulus	./uvm-verilator/src/comps/uvm_random_stimulus.svh	/^class uvm_random_stimulus #(type T=uvm_transaction) extends uvm_component;$/;"	C	language:SystemVerilog
uvm_re_match	./uvm-verilator/src/dpi/uvm_regex.svh	/^function int uvm_re_match(string re, string str);$/;"	f	language:SystemVerilog
uvm_record_attribute	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^    `define uvm_record_attribute(TR_HANDLE,NAME,VALUE,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_enum	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_enum(NAME,VALUE,TYPE,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_field	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_field(NAME,VALUE,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_int	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^  `define uvm_record_int(NAME,VALUE,SIZE,RADIX = UVM_NORADIX,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_qda_enum	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_qda_enum(ARG, T,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_qda_int	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_qda_int(ARG, RADIX,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_qda_object	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_qda_object(ARG,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_qda_real	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_qda_real(ARG,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_qda_string	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^`define uvm_record_qda_string(ARG,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_real	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^  `define uvm_record_real(NAME,VALUE,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_string	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^  `define uvm_record_string(NAME,VALUE,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_record_time	./uvm-verilator/src/macros/uvm_recorder_defines.svh	/^  `define uvm_record_time(NAME,VALUE,RECORDER=recorder) \\$/;"	d	language:SystemVerilog
uvm_recorder	./uvm-verilator/src/base/uvm_recorder.svh	/^virtual class uvm_recorder extends uvm_policy;$/;"	C	language:SystemVerilog
uvm_recursion_policy_enum	./uvm-verilator/src/base/uvm_object_globals.svh	/^ } uvm_recursion_policy_enum;$/;"	T	language:SystemVerilog
uvm_reg	./uvm-verilator/src/reg/uvm_reg.svh	/^class uvm_reg extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_access_seq	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^class uvm_reg_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_adapter	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^virtual class uvm_reg_adapter extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_addr_logic_t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef  logic unsigned [`UVM_REG_ADDR_WIDTH-1:0]  uvm_reg_addr_logic_t ;$/;"	T	language:SystemVerilog
uvm_reg_addr_t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef  bit unsigned [`UVM_REG_ADDR_WIDTH-1:0]  uvm_reg_addr_t ;$/;"	T	language:SystemVerilog
uvm_reg_backdoor	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^virtual class uvm_reg_backdoor extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_bd_cb	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_reg_backdoor, uvm_reg_cbs) uvm_reg_bd_cb \/* @uvm-ieee 1800.2-2017 au/;"	T	language:SystemVerilog
uvm_reg_bd_cb_iter	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_reg_backdoor, uvm_reg_cbs) uvm_reg_bd_cb_iter \/* @uvm-ieee 1800./;"	T	language:SystemVerilog
uvm_reg_bit_bash_seq	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^class uvm_reg_bit_bash_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_block	./uvm-verilator/src/reg/uvm_reg_block.svh	/^class uvm_reg_block extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_bus_op	./uvm-verilator/src/reg/uvm_reg_item.svh	/^} uvm_reg_bus_op;$/;"	T	language:SystemVerilog
uvm_reg_byte_en_t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef  bit unsigned [`UVM_REG_BYTENABLE_WIDTH-1:0]  uvm_reg_byte_en_t ;$/;"	T	language:SystemVerilog
uvm_reg_cb	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_reg, uvm_reg_cbs) uvm_reg_cb \/* @uvm-ieee 1800.2-2017 auto D.4.6.1*\//;"	T	language:SystemVerilog
uvm_reg_cb_iter	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_reg, uvm_reg_cbs) uvm_reg_cb_iter \/* @uvm-ieee 1800.2-2017 auto /;"	T	language:SystemVerilog
uvm_reg_cbs	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^class uvm_reg_cbs extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_reg_cvr_rsrc_db	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef uvm_resource_db#(uvm_reg_cvr_t) uvm_reg_cvr_rsrc_db;$/;"	T	language:SystemVerilog
uvm_reg_cvr_t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef  bit [`UVM_REG_CVR_WIDTH-1:0]  uvm_reg_cvr_t ;$/;"	T	language:SystemVerilog
uvm_reg_data_logic_t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef  logic unsigned [`UVM_REG_DATA_WIDTH-1:0]  uvm_reg_data_logic_t ;$/;"	T	language:SystemVerilog
uvm_reg_data_t	./uvm-verilator/src/reg/uvm_reg_model.svh	/^typedef  bit unsigned [`UVM_REG_DATA_WIDTH-1:0]  uvm_reg_data_t ;$/;"	T	language:SystemVerilog
uvm_reg_field	./uvm-verilator/src/reg/uvm_reg_field.svh	/^class uvm_reg_field extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_field_cb	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callbacks#(uvm_reg_field, uvm_reg_cbs) uvm_reg_field_cb \/* @uvm-ieee 1800.2-2017 au/;"	T	language:SystemVerilog
uvm_reg_field_cb_iter	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^typedef uvm_callback_iter#(uvm_reg_field, uvm_reg_cbs) uvm_reg_field_cb_iter \/* @uvm-ieee 1800./;"	T	language:SystemVerilog
uvm_reg_field_valid	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   constraint uvm_reg_field_valid {$/;"	O	language:SystemVerilog	class:uvm_reg_field
uvm_reg_fifo	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^class uvm_reg_fifo extends uvm_reg;$/;"	C	language:SystemVerilog
uvm_reg_file	./uvm-verilator/src/reg/uvm_reg_file.svh	/^class uvm_reg_file extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_frontdoor	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^virtual class uvm_reg_frontdoor extends uvm_reg_sequence #(uvm_sequence #(uvm_sequence_item));$/;"	C	language:SystemVerilog
uvm_reg_hw_reset_seq	./uvm-verilator/src/reg/sequences/uvm_reg_hw_reset_seq.svh	/^class uvm_reg_hw_reset_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_indirect_data	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^class uvm_reg_indirect_data extends uvm_reg;$/;"	C	language:SystemVerilog
uvm_reg_indirect_ftdr_seq	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^class uvm_reg_indirect_ftdr_seq extends uvm_reg_frontdoor;$/;"	C	language:SystemVerilog
uvm_reg_item	./uvm-verilator/src/reg/uvm_reg_item.svh	/^class uvm_reg_item extends uvm_sequence_item;$/;"	C	language:SystemVerilog
uvm_reg_map	./uvm-verilator/src/reg/uvm_reg_map.svh	/^class uvm_reg_map extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_map_addr_range	./uvm-verilator/src/reg/uvm_reg_model.svh	/^  } uvm_reg_map_addr_range;$/;"	T	language:SystemVerilog
uvm_reg_map_info	./uvm-verilator/src/reg/uvm_reg_map.svh	/^class uvm_reg_map_info;$/;"	C	language:SystemVerilog
uvm_reg_mem_access_seq	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^class uvm_reg_mem_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_mem_built_in_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_built_in_seq.svh	/^class uvm_reg_mem_built_in_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_mem_hdl_paths_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh	/^class uvm_reg_mem_hdl_paths_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_mem_shared_access_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^class uvm_reg_mem_shared_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_mem_tests_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^} uvm_reg_mem_tests_e;$/;"	T	language:SystemVerilog
uvm_reg_predictor	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^class uvm_reg_predictor #(type BUSTYPE=int) extends uvm_component;$/;"	C	language:SystemVerilog
uvm_reg_read_only_cbs	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^class uvm_reg_read_only_cbs extends uvm_reg_cbs;$/;"	C	language:SystemVerilog
uvm_reg_seq_base	./uvm-verilator/src/reg/uvm_reg_map.svh	/^class uvm_reg_seq_base extends uvm_sequence_base;$/;"	C	language:SystemVerilog
uvm_reg_sequence	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^class uvm_reg_sequence #(type BASE=uvm_sequence #(uvm_reg_item)) extends BASE;$/;"	C	language:SystemVerilog
uvm_reg_shared_access_seq	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^class uvm_reg_shared_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_single_access_seq	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^class uvm_reg_single_access_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_single_bit_bash_seq	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^class uvm_reg_single_bit_bash_seq extends uvm_reg_sequence #(uvm_sequence #(uvm_reg_item));$/;"	C	language:SystemVerilog
uvm_reg_tlm_adapter	./uvm-verilator/src/reg/uvm_reg_adapter.svh	/^class uvm_reg_tlm_adapter extends uvm_reg_adapter;$/;"	C	language:SystemVerilog
uvm_reg_transaction_order_policy	./uvm-verilator/src/reg/uvm_reg_map.svh	/^virtual class uvm_reg_transaction_order_policy extends uvm_object;$/;"	C	language:SystemVerilog
uvm_reg_write_only_cbs	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^class uvm_reg_write_only_cbs extends uvm_reg_cbs;$/;"	C	language:SystemVerilog
uvm_register_cb	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_register_cb(T,CB) \\$/;"	d	language:SystemVerilog
uvm_register_get_vhdl	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_register_get_vhdl(char *path, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:int
uvm_register_set_vhdl	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^int uvm_register_set_vhdl(char *path, p_vpi_vecval value, mtiForceTypeT forceType)$/;"	f	language:C	typeref:typename:int
uvm_registry_common	./uvm-verilator/src/base/uvm_registry.svh	/^class uvm_registry_common #( type Tregistry=int, type Tcreator=int, type Tcreated=int, string Tn/;"	C	language:SystemVerilog
uvm_registry_component_creator	./uvm-verilator/src/base/uvm_registry.svh	/^virtual class uvm_registry_component_creator;$/;"	C	language:SystemVerilog
uvm_registry_object_creator	./uvm-verilator/src/base/uvm_registry.svh	/^virtual class uvm_registry_object_creator;$/;"	C	language:SystemVerilog
uvm_related_link	./uvm-verilator/src/base/uvm_links.svh	/^class uvm_related_link extends uvm_link_base;$/;"	C	language:SystemVerilog
uvm_report	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report( uvm_severity severity,$/;"	f	language:SystemVerilog
uvm_report	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report(uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
uvm_report	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report( uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_report	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report( uvm_severity severity,$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_report_catcher	./uvm-verilator/src/base/uvm_report_catcher.svh	/^virtual class uvm_report_catcher extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_report_cb	./uvm-verilator/src/base/uvm_report_catcher.svh	/^typedef uvm_callbacks    #(uvm_report_object, uvm_report_catcher) uvm_report_cb;$/;"	T	language:SystemVerilog
uvm_report_cb_iter	./uvm-verilator/src/base/uvm_report_catcher.svh	/^typedef uvm_callback_iter#(uvm_report_object, uvm_report_catcher) uvm_report_cb_iter \/* @uvm-ie/;"	T	language:SystemVerilog
uvm_report_enabled	./uvm-verilator/src/base/uvm_globals.svh	/^function int uvm_report_enabled (int verbosity,$/;"	f	language:SystemVerilog
uvm_report_enabled	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int uvm_report_enabled(int verbosity, $/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_report_enabled	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function int uvm_report_enabled(int verbosity, $/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_report_error	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_error(string id,$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_report_error	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_error(string id,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
uvm_report_error	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_error( string id,$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_report_error	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_error( string id,$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_report_fatal	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_fatal(string id,$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_report_fatal	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_fatal(string id,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
uvm_report_fatal	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_fatal( string id,$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_report_fatal	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_fatal( string id,$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_report_handler	./uvm-verilator/src/base/uvm_report_handler.svh	/^class uvm_report_handler extends uvm_object;$/;"	C	language:SystemVerilog
uvm_report_info	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_info(string id,$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_report_info	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_info(string id,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
uvm_report_info	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_info( string id,$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_report_info	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_info( string id,$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_report_message	./uvm-verilator/src/base/uvm_report_message.svh	/^class uvm_report_message extends uvm_object;$/;"	C	language:SystemVerilog
uvm_report_message_element_base	./uvm-verilator/src/base/uvm_report_message.svh	/^virtual class uvm_report_message_element_base;$/;"	C	language:SystemVerilog
uvm_report_message_element_container	./uvm-verilator/src/base/uvm_report_message.svh	/^class uvm_report_message_element_container extends uvm_object;$/;"	C	language:SystemVerilog
uvm_report_message_int_element	./uvm-verilator/src/base/uvm_report_message.svh	/^class uvm_report_message_int_element extends uvm_report_message_element_base;$/;"	C	language:SystemVerilog
uvm_report_message_object_element	./uvm-verilator/src/base/uvm_report_message.svh	/^class uvm_report_message_object_element extends uvm_report_message_element_base;$/;"	C	language:SystemVerilog
uvm_report_message_string_element	./uvm-verilator/src/base/uvm_report_message.svh	/^class uvm_report_message_string_element extends uvm_report_message_element_base;$/;"	C	language:SystemVerilog
uvm_report_object	./uvm-verilator/src/base/uvm_report_object.svh	/^class uvm_report_object extends uvm_object;$/;"	C	language:SystemVerilog
uvm_report_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_report_phase extends uvm_bottomup_phase;$/;"	C	language:SystemVerilog
uvm_report_server	./uvm-verilator/src/base/uvm_report_server.svh	/^virtual class uvm_report_server extends uvm_object;$/;"	C	language:SystemVerilog
uvm_report_warning	./uvm-verilator/src/base/uvm_globals.svh	/^function void uvm_report_warning(string id,$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_report_warning	./uvm-verilator/src/base/uvm_report_catcher.svh	/^   protected function void uvm_report_warning(string id,$/;"	f	language:SystemVerilog	class:uvm_report_catcher
uvm_report_warning	./uvm-verilator/src/base/uvm_report_object.svh	/^  virtual function void uvm_report_warning( string id,$/;"	f	language:SystemVerilog	class:uvm_report_object
uvm_report_warning	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  virtual function void uvm_report_warning( string id,$/;"	f	language:SystemVerilog	class:uvm_sequence_item
uvm_reset_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_reset_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_resource	./uvm-verilator/src/base/uvm_resource.svh	/^class uvm_resource #(type T=int) extends uvm_resource_base;$/;"	C	language:SystemVerilog
uvm_resource_base	./uvm-verilator/src/base/uvm_resource_base.svh	/^virtual class uvm_resource_base extends uvm_object;$/;"	C	language:SystemVerilog
uvm_resource_builtin_int_read	./uvm-verilator/src/macros/uvm_resource_defines.svh	/^`define uvm_resource_builtin_int_read(SUCCESS, RSRC, VAL, OBJ=null) \\$/;"	d	language:SystemVerilog
uvm_resource_db	./uvm-verilator/src/base/uvm_resource_db.svh	/^class uvm_resource_db #(type T=uvm_object);$/;"	C	language:SystemVerilog
uvm_resource_db_options	./uvm-verilator/src/base/uvm_resource_db_options.svh	/^class uvm_resource_db_options;$/;"	C	language:SystemVerilog
uvm_resource_enum_read	./uvm-verilator/src/macros/uvm_resource_defines.svh	/^`define uvm_resource_enum_read(SUCCESS, RSRC, TYPE, VAL, OBJ=null) \\$/;"	d	language:SystemVerilog
uvm_resource_int_read	./uvm-verilator/src/macros/uvm_resource_defines.svh	/^`define uvm_resource_int_read(SUCCESS, RSRC, TYPE, VAL, OBJ=null) \\$/;"	d	language:SystemVerilog
uvm_resource_options	./uvm-verilator/src/base/uvm_resource_base.svh	/^class uvm_resource_options;$/;"	C	language:SystemVerilog
uvm_resource_pool	./uvm-verilator/src/base/uvm_resource.svh	/^class uvm_resource_pool;$/;"	C	language:SystemVerilog
uvm_resource_read	./uvm-verilator/src/macros/uvm_resource_defines.svh	/^`define uvm_resource_read(SUCCESS, RSRC, TYPE, VAL, OBJ=null)   \\$/;"	d	language:SystemVerilog
uvm_resource_real_read	./uvm-verilator/src/macros/uvm_resource_defines.svh	/^`define uvm_resource_real_read(SUCCESS, RSRC, VAL, OBJ=null)       \\$/;"	d	language:SystemVerilog
uvm_resource_types	./uvm-verilator/src/base/uvm_resource_base.svh	/^class uvm_resource_types;$/;"	C	language:SystemVerilog
uvm_revision	./uvm-verilator/src/base/uvm_version.svh	/^   parameter string uvm_revision = UVM_VERSION_STRING;$/;"	c	language:SystemVerilog
uvm_revision_string	./uvm-verilator/src/base/uvm_version.svh	/^function string uvm_revision_string();$/;"	f	language:SystemVerilog
uvm_root	./uvm-verilator/src/base/uvm_root.svh	/^class uvm_root extends uvm_component;$/;"	C	language:SystemVerilog
uvm_run_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_run_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_run_test_callback	./uvm-verilator/src/base/uvm_run_test_callback.svh	/^virtual class uvm_run_test_callback extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_scoreboard	./uvm-verilator/src/comps/uvm_scoreboard.svh	/^virtual class uvm_scoreboard extends uvm_component;$/;"	C	language:SystemVerilog
uvm_seed_map	./uvm-verilator/src/base/uvm_misc.svh	/^class uvm_seed_map;$/;"	C	language:SystemVerilog
uvm_send	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_send(SEQ_OR_ITEM, PRIORITY=-1) \\$/;"	d	language:SystemVerilog
uvm_send_pri	./uvm-verilator/src/deprecated/macros/uvm_sequence_defines.svh	/^`define uvm_send_pri(SEQ_OR_ITEM, PRIORITY) \\$/;"	d	language:SystemVerilog
uvm_seq_item_pull_export	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_seq_item_pull_imp	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	C	language:SystemVerilog
uvm_seq_item_pull_port	./uvm-verilator/src/tlm1/uvm_sqr_connections.svh	/^class uvm_seq_item_pull_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_sequence	./uvm-verilator/src/seq/uvm_sequence.svh	/^virtual class uvm_sequence #(type REQ = uvm_sequence_item,$/;"	C	language:SystemVerilog
uvm_sequence_base	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^class uvm_sequence_base extends uvm_sequence_item;$/;"	C	language:SystemVerilog
uvm_sequence_base	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^virtual class uvm_sequence_base extends uvm_sequence_item;$/;"	C	language:SystemVerilog	class:uvm_sequence_base
uvm_sequence_item	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^class uvm_sequence_item extends uvm_transaction;$/;"	C	language:SystemVerilog
uvm_sequence_lib_mode	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_sequence_lib_mode;$/;"	T	language:SystemVerilog
uvm_sequence_library	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^class uvm_sequence_library #(type REQ=uvm_sequence_item,RSP=REQ) extends uvm_sequence #(REQ,RSP)/;"	C	language:SystemVerilog
uvm_sequence_library_cfg	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^class uvm_sequence_library_cfg extends uvm_object;$/;"	C	language:SystemVerilog
uvm_sequence_library_utils	./uvm-verilator/src/macros/uvm_sequence_defines.svh	/^`define uvm_sequence_library_utils(TYPE) \\$/;"	d	language:SystemVerilog
uvm_sequence_process_wrapper	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^class uvm_sequence_process_wrapper;$/;"	C	language:SystemVerilog
uvm_sequence_request	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^class uvm_sequence_request;$/;"	C	language:SystemVerilog
uvm_sequence_state	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_sequence_state;$/;"	T	language:SystemVerilog
uvm_sequence_state_enum	./uvm-verilator/src/base/uvm_object_globals.svh	/^typedef uvm_sequence_state uvm_sequence_state_enum; \/\/ backward compat$/;"	T	language:SystemVerilog
uvm_sequencer	./uvm-verilator/src/seq/uvm_sequencer.svh	/^class uvm_sequencer #(type REQ=uvm_sequence_item, RSP=REQ)$/;"	C	language:SystemVerilog
uvm_sequencer_analysis_fifo	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^class uvm_sequencer_analysis_fifo #(type RSP = uvm_sequence_item) extends uvm_tlm_fifo #(RSP);$/;"	C	language:SystemVerilog
uvm_sequencer_arb_mode	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_sequencer_arb_mode;$/;"	T	language:SystemVerilog
uvm_sequencer_base	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^class uvm_sequencer_base extends uvm_component;$/;"	C	language:SystemVerilog
uvm_sequencer_param_base	./uvm-verilator/src/seq/uvm_sequencer_param_base.svh	/^ class uvm_sequencer_param_base #(type REQ = uvm_sequence_item,$/;"	C	language:SystemVerilog
uvm_set_before_get_dap	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^class uvm_set_before_get_dap#(type T=int) extends uvm_set_get_dap_base#(T);$/;"	C	language:SystemVerilog
uvm_set_get_dap_base	./uvm-verilator/src/dap/uvm_set_get_dap_base.svh	/^virtual class uvm_set_get_dap_base#(type T=int) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_set_super_type	./uvm-verilator/src/macros/uvm_callback_defines.svh	/^`define uvm_set_super_type(T,ST) \\$/;"	d	language:SystemVerilog
uvm_sev_override_array	./uvm-verilator/src/base/uvm_report_handler.svh	/^typedef uvm_pool#(uvm_severity, uvm_severity) uvm_sev_override_array;$/;"	T	language:SystemVerilog
uvm_severity	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_severity;$/;"	T	language:SystemVerilog
uvm_shutdown_phase	./uvm-verilator/src/base/uvm_runtime_phases.svh	/^class uvm_shutdown_phase extends uvm_task_phase; $/;"	C	language:SystemVerilog
uvm_simple_lock_dap	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^class uvm_simple_lock_dap#(type T=int) extends uvm_set_get_dap_base#(T);$/;"	C	language:SystemVerilog
uvm_slave_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_slave_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_slave_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_slave_imp #(type REQ=int, type RSP=REQ, type IMP=int,$/;"	C	language:SystemVerilog
uvm_slave_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_slave_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_slave_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_slave_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_spell_chkr	./uvm-verilator/src/base/uvm_spell_chkr.svh	/^class uvm_spell_chkr #(type T=int);$/;"	C	language:SystemVerilog
uvm_split_string	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic void uvm_split_string (string str, byte sep, ref string values[$]);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_sqr_if_base	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^virtual class uvm_sqr_if_base #(type T1=uvm_object, T2=T1);$/;"	C	language:SystemVerilog
uvm_start_of_simulation_phase	./uvm-verilator/src/base/uvm_common_phases.svh	/^class uvm_start_of_simulation_phase extends uvm_bottomup_phase;$/;"	C	language:SystemVerilog
uvm_status_e	./uvm-verilator/src/reg/uvm_reg_model.svh	/^   } uvm_status_e;$/;"	T	language:SystemVerilog
uvm_string_rsrc	./uvm-verilator/src/base/uvm_resource_specializations.svh	/^class uvm_string_rsrc extends uvm_resource #(string);$/;"	C	language:SystemVerilog
uvm_string_to_action	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic bit uvm_string_to_action (string action_str, output uvm_action action);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_string_to_bits	./uvm-verilator/src/base/uvm_globals.svh	/^function logic[UVM_LARGE_STRING:0] uvm_string_to_bits(string str);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_string_to_severity	./uvm-verilator/src/base/uvm_globals.svh	/^function bit uvm_string_to_severity (string sev_str, output uvm_severity sev);$/;"	f	language:SystemVerilog	function:m__uvm_report_dpi
uvm_structure_proxy	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_structure_proxy#(type STRUCTURE=uvm_component) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_subscriber	./uvm-verilator/src/comps/uvm_subscriber.svh	/^virtual class uvm_subscriber #(type T=int) extends uvm_component;$/;"	C	language:SystemVerilog
uvm_table_printer	./uvm-verilator/src/base/uvm_printer.svh	/^class uvm_table_printer extends uvm_printer;$/;"	C	language:SystemVerilog
uvm_table_printer_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^typedef m_uvm_printer_knobs uvm_table_printer_knobs;$/;"	T	language:SystemVerilog
uvm_task_phase	./uvm-verilator/src/base/uvm_task_phase.svh	/^virtual class uvm_task_phase extends uvm_phase;$/;"	C	language:SystemVerilog
uvm_test	./uvm-verilator/src/comps/uvm_test.svh	/^virtual class uvm_test extends uvm_component;$/;"	C	language:SystemVerilog
uvm_test_done_objection	./uvm-verilator/src/base/uvm_objection.svh	/^class uvm_test_done_objection extends uvm_objection;$/;"	C	language:SystemVerilog
uvm_test_top	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_component uvm_test_top;$/;"	r	language:SystemVerilog	task:uvm_root.run_test
uvm_text_recorder	./uvm-verilator/src/base/uvm_recorder.svh	/^class uvm_text_recorder extends uvm_recorder;$/;"	C	language:SystemVerilog
uvm_text_tr_database	./uvm-verilator/src/base/uvm_text_tr_database.svh	/^class uvm_text_tr_database extends uvm_tr_database;$/;"	C	language:SystemVerilog
uvm_text_tr_stream	./uvm-verilator/src/base/uvm_text_tr_stream.svh	/^class uvm_text_tr_stream extends uvm_tr_stream;$/;"	C	language:SystemVerilog
uvm_time	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^class uvm_time;$/;"	C	language:SystemVerilog
uvm_tlm_analysis_fifo	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^class uvm_tlm_analysis_fifo #(type T = int) extends uvm_tlm_fifo #(T);$/;"	C	language:SystemVerilog
uvm_tlm_b_initiator_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_initiator_socket #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_initiator_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_initiator_socket_base #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_passthrough_initiator_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_passthrough_initiator_socket #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_passthrough_initiator_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_passthrough_initiator_socket_base #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_passthrough_target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_passthrough_target_socket #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_passthrough_target_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_passthrough_target_socket_base #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_b_target_socket #(type IMP=int,$/;"	C	language:SystemVerilog
uvm_tlm_b_target_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_b_target_socket_base #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_transport_export	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^class uvm_tlm_b_transport_export #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_b_transport_imp	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^class uvm_tlm_b_transport_imp #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_b_transport_port	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^class uvm_tlm_b_transport_port #(type T=uvm_tlm_generic_payload)$/;"	C	language:SystemVerilog
uvm_tlm_command_e	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^} uvm_tlm_command_e;$/;"	T	language:SystemVerilog
uvm_tlm_event	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^class uvm_tlm_event;$/;"	C	language:SystemVerilog
uvm_tlm_extension	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^class uvm_tlm_extension #(type T=int) extends uvm_tlm_extension_base;$/;"	C	language:SystemVerilog
uvm_tlm_extension_base	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^virtual class uvm_tlm_extension_base extends uvm_object;$/;"	C	language:SystemVerilog
uvm_tlm_fifo	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^class uvm_tlm_fifo #(type T=int) extends uvm_tlm_fifo_base #(T);$/;"	C	language:SystemVerilog
uvm_tlm_fifo_base	./uvm-verilator/src/tlm1/uvm_tlm_fifo_base.svh	/^virtual class uvm_tlm_fifo_base #(type T=int) extends uvm_component;$/;"	C	language:SystemVerilog
uvm_tlm_generic_payload	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^class uvm_tlm_generic_payload extends uvm_sequence_item;$/;"	C	language:SystemVerilog
uvm_tlm_gp	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^typedef uvm_tlm_generic_payload uvm_tlm_gp;$/;"	T	language:SystemVerilog
uvm_tlm_if	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^class uvm_tlm_if #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_if_base	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^virtual class uvm_tlm_if_base #(type T1=int, type T2=int);$/;"	C	language:SystemVerilog
uvm_tlm_nb_initiator_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_initiator_socket #(type IMP=int,$/;"	C	language:SystemVerilog
uvm_tlm_nb_initiator_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_initiator_socket_base #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_passthrough_initiator_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_passthrough_initiator_socket #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_passthrough_initiator_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_passthrough_initiator_socket_base #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_passthrough_target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_passthrough_target_socket #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_passthrough_target_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_passthrough_target_socket_base #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_target_socket	./uvm-verilator/src/tlm2/uvm_tlm2_sockets.svh	/^class uvm_tlm_nb_target_socket #(type IMP=int,$/;"	C	language:SystemVerilog
uvm_tlm_nb_target_socket_base	./uvm-verilator/src/tlm2/uvm_tlm2_sockets_base.svh	/^class uvm_tlm_nb_target_socket_base #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_transport_bw_export	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^class uvm_tlm_nb_transport_bw_export #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_transport_bw_imp	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^class uvm_tlm_nb_transport_bw_imp #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_transport_bw_port	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^class uvm_tlm_nb_transport_bw_port #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_transport_fw_export	./uvm-verilator/src/tlm2/uvm_tlm2_exports.svh	/^class uvm_tlm_nb_transport_fw_export #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_transport_fw_imp	./uvm-verilator/src/tlm2/uvm_tlm2_imps.svh	/^class uvm_tlm_nb_transport_fw_imp #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_nb_transport_fw_port	./uvm-verilator/src/tlm2/uvm_tlm2_ports.svh	/^class uvm_tlm_nb_transport_fw_port #(type T=uvm_tlm_generic_payload,$/;"	C	language:SystemVerilog
uvm_tlm_phase_e	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  } uvm_tlm_phase_e;$/;"	T	language:SystemVerilog
uvm_tlm_req_rsp_channel	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^class uvm_tlm_req_rsp_channel #(type REQ=int, type RSP=REQ) extends uvm_component;$/;"	C	language:SystemVerilog
uvm_tlm_response_status_e	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^} uvm_tlm_response_status_e;$/;"	T	language:SystemVerilog
uvm_tlm_sync_e	./uvm-verilator/src/tlm2/uvm_tlm2_ifs.svh	/^  } uvm_tlm_sync_e;$/;"	T	language:SystemVerilog
uvm_tlm_time	./uvm-verilator/src/tlm2/uvm_tlm_time.svh	/^typedef uvm_time uvm_tlm_time;$/;"	T	language:SystemVerilog
uvm_tlm_transport_channel	./uvm-verilator/src/tlm1/uvm_tlm_req_rsp.svh	/^class uvm_tlm_transport_channel #(type REQ=int, type RSP=REQ) $/;"	C	language:SystemVerilog
uvm_top	./uvm-verilator/src/base/uvm_root.svh	/^   uvm_root uvm_top ; \/\/Note this is no longer const as we assign it in uvm_root::new() to avo/;"	r	language:SystemVerilog
uvm_top_down_visitor_adapter	./uvm-verilator/src/base/uvm_traversal.svh	/^class uvm_top_down_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE)/;"	C	language:SystemVerilog
uvm_topdown_phase	./uvm-verilator/src/base/uvm_topdown_phase.svh	/^virtual class uvm_topdown_phase extends uvm_phase;$/;"	C	language:SystemVerilog
uvm_tr_database	./uvm-verilator/src/base/uvm_tr_database.svh	/^virtual class uvm_tr_database extends uvm_object;$/;"	C	language:SystemVerilog
uvm_tr_stream	./uvm-verilator/src/base/uvm_tr_stream.svh	/^virtual class uvm_tr_stream extends uvm_object;$/;"	C	language:SystemVerilog
uvm_transaction	./uvm-verilator/src/base/uvm_transaction.svh	/^virtual class uvm_transaction extends uvm_object;$/;"	C	language:SystemVerilog
uvm_transport_export	./uvm-verilator/src/tlm1/uvm_exports.svh	/^class uvm_transport_export #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_transport_imp	./uvm-verilator/src/tlm1/uvm_imps.svh	/^class uvm_transport_imp #(type REQ=int, type RSP=REQ, type IMP=int)$/;"	C	language:SystemVerilog
uvm_transport_imp_decl	./uvm-verilator/src/macros/uvm_tlm_defines.svh	/^`define uvm_transport_imp_decl(SFX) \\$/;"	d	language:SystemVerilog
uvm_transport_port	./uvm-verilator/src/tlm1/uvm_ports.svh	/^class uvm_transport_port #(type REQ=int, type RSP=REQ)$/;"	C	language:SystemVerilog
uvm_tree_printer	./uvm-verilator/src/base/uvm_printer.svh	/^class uvm_tree_printer extends uvm_printer;$/;"	C	language:SystemVerilog
uvm_tree_printer_knobs	./uvm-verilator/src/base/uvm_printer.svh	/^typedef m_uvm_printer_knobs uvm_tree_printer_knobs;$/;"	T	language:SystemVerilog
uvm_type_name_decl	./uvm-verilator/src/deprecated/macros/uvm_object_defines.svh	/^ `define uvm_type_name_decl(TNAME_STRING) \\$/;"	d	language:SystemVerilog
uvm_type_name_decl	./uvm-verilator/src/macros/uvm_object_defines.svh	/^ `define uvm_type_name_decl(TNAME_STRING) \\$/;"	d	language:SystemVerilog
uvm_typed_callbacks	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_typed_callbacks#(type T=uvm_object) extends uvm_callbacks_base;$/;"	C	language:SystemVerilog
uvm_typeid	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_typeid#(type T=uvm_object) extends uvm_typeid_base;$/;"	C	language:SystemVerilog
uvm_typeid_base	./uvm-verilator/src/base/uvm_callback.svh	/^class uvm_typeid_base;$/;"	C	language:SystemVerilog
uvm_typename	./uvm-verilator/src/uvm_macros.svh	/^`define uvm_typename(X) $typename(X)$/;"	d	language:SystemVerilog
uvm_typename	./uvm-verilator/src/uvm_macros.svh	/^`define uvm_typename(X) $typename(X,39)$/;"	d	language:SystemVerilog
uvm_unpack_aa_int_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_int_enum(VAR, TYPE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_int_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_int_intN(VAR, SIZE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_int_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_int_string(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_object_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_object_enum(VAR, TYPE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_object_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_object_intN(VAR, SIZE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_object_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_object_string(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_string_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_string_enum(VAR, TYPE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_string_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_string_intN(VAR, SIZE, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_aa_string_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_aa_string_string(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_array	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_array(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_arrayN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_arrayN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_da	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_da(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_da_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_da_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_enum	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_enum(VAR,TYPE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_enumN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_enumN(VAR,SIZE,TYPE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_int	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_int(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_intN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_intN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_object	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_object(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_queue	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_queue(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_queueN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_queueN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_queue_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_queue_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_real(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_sarray	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_sarray(VAR,PACKER=packer)  \\$/;"	d	language:SystemVerilog
uvm_unpack_sarrayN	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_sarrayN(VAR,SIZE,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_sarray_real	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_sarray_real(VAR, PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_unpack_string	./uvm-verilator/src/macros/uvm_packer_defines.svh	/^`define uvm_unpack_string(VAR,PACKER=packer) \\$/;"	d	language:SystemVerilog
uvm_user_bottomup_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define uvm_user_bottomup_phase(PHASE,COMP,PREFIX) \\$/;"	d	language:SystemVerilog
uvm_user_task_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define uvm_user_task_phase(PHASE,COMP,PREFIX) \\$/;"	d	language:SystemVerilog
uvm_user_topdown_phase	./uvm-verilator/src/macros/uvm_phase_defines.svh	/^`define uvm_user_topdown_phase(PHASE,COMP,PREFIX) \\$/;"	d	language:SystemVerilog
uvm_utils	./uvm-verilator/src/base/uvm_misc.svh	/^class uvm_utils #(type TYPE=int, string FIELD="config");$/;"	C	language:SystemVerilog
uvm_verbosity	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_verbosity;$/;"	T	language:SystemVerilog
uvm_virtual_sequencer	./uvm-verilator/src/seq/uvm_sequencer.svh	/^typedef uvm_sequencer #(uvm_sequence_item) uvm_virtual_sequencer;$/;"	T	language:SystemVerilog
uvm_visitor	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_visitor#(type NODE=uvm_component) extends uvm_object;$/;"	C	language:SystemVerilog
uvm_visitor_adapter	./uvm-verilator/src/base/uvm_traversal.svh	/^virtual class uvm_visitor_adapter#(type STRUCTURE=uvm_component,VISITOR=uvm_visitor#(STRUCTURE))/;"	C	language:SystemVerilog
uvm_void	./uvm-verilator/src/base/uvm_misc.svh	/^virtual class uvm_void;$/;"	C	language:SystemVerilog
uvm_vreg	./uvm-verilator/src/reg/uvm_vreg.svh	/^class uvm_vreg extends uvm_object;$/;"	C	language:SystemVerilog
uvm_vreg_cb	./uvm-verilator/src/reg/uvm_vreg.svh	/^typedef uvm_callbacks#(uvm_vreg, uvm_vreg_cbs) uvm_vreg_cb \/* @uvm-ieee 1800.2-2017 auto D.4.6./;"	T	language:SystemVerilog
uvm_vreg_cb_iter	./uvm-verilator/src/reg/uvm_vreg.svh	/^typedef uvm_callback_iter#(uvm_vreg, uvm_vreg_cbs) uvm_vreg_cb_iter \/* @uvm-ieee 1800.2-2017 au/;"	T	language:SystemVerilog
uvm_vreg_cbs	./uvm-verilator/src/reg/uvm_vreg.svh	/^virtual class uvm_vreg_cbs extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_vreg_field	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^class uvm_vreg_field extends uvm_object;$/;"	C	language:SystemVerilog
uvm_vreg_field_cb	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^typedef uvm_callbacks#(uvm_vreg_field, uvm_vreg_field_cbs) uvm_vreg_field_cb \/* @uvm-ieee 1800./;"	T	language:SystemVerilog
uvm_vreg_field_cb_iter	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^typedef uvm_callback_iter#(uvm_vreg_field, uvm_vreg_field_cbs) uvm_vreg_field_cb_iter \/* @uvm-i/;"	T	language:SystemVerilog
uvm_vreg_field_cbs	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^virtual class uvm_vreg_field_cbs extends uvm_callback;$/;"	C	language:SystemVerilog
uvm_wait_for_nba_region	./uvm-verilator/src/base/uvm_globals.svh	/^task uvm_wait_for_nba_region;$/;"	t	language:SystemVerilog	function:m__uvm_report_dpi
uvm_wait_op	./uvm-verilator/src/base/uvm_object_globals.svh	/^} uvm_wait_op;$/;"	T	language:SystemVerilog
uvm_warning	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_warning(ID, MSG) \\$/;"	d	language:SystemVerilog
uvm_warning_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_warning_begin(ID, MSG, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_warning_context	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_warning_context(ID, MSG, RO) \\$/;"	d	language:SystemVerilog
uvm_warning_context_begin	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_warning_context_begin(ID, MSG, RO, RM = __uvm_msg) \\$/;"	d	language:SystemVerilog
uvm_warning_context_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_warning_context_end \\$/;"	d	language:SystemVerilog
uvm_warning_end	./uvm-verilator/src/macros/uvm_message_defines.svh	/^`define uvm_warning_end \\$/;"	d	language:SystemVerilog
v	./uvm-verilator/src/base/uvm_coreservice.svh	/^			uvm_component_name_check_visitor v = new("name-check-visitor");$/;"	r	language:SystemVerilog	function:uvm_default_coreservice_t.get_component_visitor
v	./uvm-verilator/src/base/uvm_coreservice.svh	/^	virtual function void set_component_visitor(uvm_visitor#(uvm_component) v);$/;"	p	language:SystemVerilog	function:uvm_default_coreservice_t.set_component_visitor
v	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_object_value_str(uvm_object v);$/;"	p	language:SystemVerilog	function:uvm_object_value_str
v	./uvm-verilator/src/base/uvm_pool.svh	/^    string v;$/;"	r	language:SystemVerilog	function:uvm_pool.do_print
v	./uvm-verilator/src/base/uvm_recorder.svh	/^      int            v;$/;"	r	language:SystemVerilog	function:uvm_text_recorder.do_record_object
v	./uvm-verilator/src/base/uvm_root.svh	/^		uvm_visitor#(uvm_component) v = cs.get_component_visitor();$/;"	r	language:SystemVerilog	function:uvm_root.end_of_elaboration_phase
v	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_bitstream_t v;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_config
v	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_bottom_up_visitor_adapter.accept
v	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_by_level_visitor_adapter.accept
v	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void accept(STRUCTURE s, VISITOR v,uvm_structure_proxy#(STRUCTURE) p, bit inv/;"	p	language:SystemVerilog	function:uvm_top_down_visitor_adapter.accept
v	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
v	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_mem_single_walk_seq.body
v	./uvm-verilator/src/reg/sequences/uvm_reg_access_seq.svh	/^         uvm_reg_data_t  v, exp;$/;"	r	language:SystemVerilog	task:uvm_reg_single_access_seq.body
v	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
v	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
v	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            uvm_reg_data_t  prev, v;$/;"	r	language:SystemVerilog	task:uvm_mem_shared_access_seq.body
v	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         uvm_reg_data_t  prev, v;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
v	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t  v;$/;"	r	language:SystemVerilog	task:uvm_reg.mirror
v	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   virtual function void set_lock(bit v);$/;"	p	language:SystemVerilog	function:uvm_reg_block.set_lock
val	./uvm-verilator/src/base/uvm_phase.svh	/^    string val;$/;"	r	language:SystemVerilog	function:uvm_phase.new
val	./uvm-verilator/src/base/uvm_printer.svh	/^  string val;$/;"	w	language:SystemVerilog	typedef:uvm_printer_row_info
val	./uvm-verilator/src/base/uvm_resource.svh	/^  protected T val;$/;"	r	language:SystemVerilog	class:uvm_resource
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                         T val, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_type
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                     T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_anonymous
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                    T val, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                    input T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_name
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                    input T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.write_by_type
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                   inout T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_name
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                   inout T val,$/;"	p	language:SystemVerilog	function:uvm_resource_db.read_by_type
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                                  T val, uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set_override_name
val	./uvm-verilator/src/base/uvm_resource_db.svh	/^                           T val, input uvm_object accessor = null);$/;"	p	language:SystemVerilog	function:uvm_resource_db.set
val	./uvm-verilator/src/reg/sequences/uvm_mem_access_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_mem_single_access_seq.body
val	./uvm-verilator/src/reg/sequences/uvm_mem_walk_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_mem_single_walk_seq.body
val	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^         uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
val	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^      uvm_reg_data_t  val, exp, v;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.bash_kth_bit
val	./uvm-verilator/src/reg/uvm_mem.svh	/^  uvm_hdl_data_t val;$/;"	r	language:SystemVerilog	function:uvm_mem.backdoor_read_func
val	./uvm-verilator/src/reg/uvm_reg.svh	/^         uvm_reg_data_t val   = actual   >> m_fields[i].get_lsb_pos() & mask;$/;"	r	language:SystemVerilog	function:uvm_reg.do_check
val	./uvm-verilator/src/reg/uvm_reg.svh	/^  uvm_reg_data_t val;$/;"	r	language:SystemVerilog	function:uvm_reg.backdoor_read_func
val	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^            uvm_reg_data_t  val;$/;"	r	language:SystemVerilog	function:uvm_reg_backdoor.start_update_thread
val	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^function void uvm_sequencer_base::set_arbitration(UVM_SEQ_ARB_TYPE val);$/;"	p	language:SystemVerilog	function:uvm_sequencer_base.set_arbitration
val_str	./uvm-verilator/src/base/uvm_printer.svh	/^  string sz_str, val_str;$/;"	r	language:SystemVerilog	function:uvm_printer.print_field
val_str	./uvm-verilator/src/base/uvm_printer.svh	/^  string sz_str, val_str;$/;"	r	language:SystemVerilog	function:uvm_printer.print_field_int
valid_bits_mask	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t  valid_bits_mask = 0; \/\/ elements 1 indicating bit we care about$/;"	r	language:SystemVerilog	function:uvm_reg.do_check
valid_fifo_size	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    constraint valid_fifo_size {$/;"	O	language:SystemVerilog	class:uvm_reg_fifo
valid_rand_selection	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   constraint valid_rand_selection {$/;"	O	language:SystemVerilog	class:uvm_sequence_library
valid_randc_selection	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   constraint valid_randc_selection {$/;"	O	language:SystemVerilog	class:uvm_sequence_library
valid_sequence_count	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^   constraint valid_sequence_count {$/;"	O	language:SystemVerilog	class:uvm_sequence_library
value	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void set_auto_reset (bit value=1);$/;"	p	language:SystemVerilog	function:uvm_barrier.set_auto_reset
value	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_value (string match, ref string value);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_value
value	./uvm-verilator/src/base/uvm_component.svh	/^                             uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_component.set_int_local
value	./uvm-verilator/src/base/uvm_config_db.svh	/^                           T value);$/;"	p	language:SystemVerilog	function:uvm_config_db.set
value	./uvm-verilator/src/base/uvm_config_db.svh	/^                          inout T value);$/;"	p	language:SystemVerilog	function:uvm_config_db.get
value	./uvm-verilator/src/base/uvm_globals.svh	/^    static function bit from_name(string name, ref T value);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_enum_wrapper.from_name
value	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_bitstream_to_string (uvm_bitstream_t value, int size,$/;"	p	language:SystemVerilog	function:uvm_bitstream_to_string
value	./uvm-verilator/src/base/uvm_misc.svh	/^function string uvm_integral_to_string (uvm_integral_t value, int size,$/;"	p	language:SystemVerilog	function:uvm_integral_to_string
value	./uvm-verilator/src/base/uvm_object.svh	/^                                             string value,$/;"	p	language:SystemVerilog	function:uvm_object.set_string_local
value	./uvm-verilator/src/base/uvm_object.svh	/^                                             uvm_object value,$/;"	p	language:SystemVerilog	function:uvm_object.set_object_local
value	./uvm-verilator/src/base/uvm_object.svh	/^                                          uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_object.set_int_local
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_bits(ref bit value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_bits
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_bytes(ref byte value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_bytes
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_field(uvm_bitstream_t value, int size);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_field
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_field_int(uvm_integral_t value, int size);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_field_int
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_ints(ref int value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_ints
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_object(uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_object
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_object_with_meta(uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_object_with_meta
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_object_wrapper(uvm_object_wrapper value);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_object_wrapper
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_real(real value);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_real
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_string(string value);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_string
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::pack_time(time value);$/;"	p	language:SystemVerilog	function:uvm_packer.pack_time
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_bits(ref bit value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_bits
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_bytes(ref byte value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_bytes
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_ints(ref int value[], input int size = -1);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_ints
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_object(uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_object
value	./uvm-verilator/src/base/uvm_packer.svh	/^function void uvm_packer::unpack_object_with_meta(inout uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_packer.unpack_object_with_meta
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                                  string  value);$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic_element
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                                uvm_object value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_object_header
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                            uvm_integral_t value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field_int
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                          string value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_generic
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                          string value="");$/;"	p	language:SystemVerilog	function:uvm_printer.push_element
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                         string value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_string
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                       real value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_real
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                       time value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_time
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                      uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_field
value	./uvm-verilator/src/base/uvm_printer.svh	/^                                   uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_int
value	./uvm-verilator/src/base/uvm_printer.svh	/^function uvm_policy::recursion_state_e uvm_printer::object_printed (uvm_object value,$/;"	p	language:SystemVerilog	function:uvm_printer.object_printed
value	./uvm-verilator/src/base/uvm_printer.svh	/^function void uvm_printer::print_object (string name, uvm_object value,$/;"	p	language:SystemVerilog	function:uvm_printer.print_object
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                        real value);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field_real
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                       uvm_integral_t value,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field_int
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                     string value,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_generic
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                    string value);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_string
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                    time value);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_time
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                    uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_recorder.do_record_object
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                    uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_object
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                                   uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.do_record_field
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                     uvm_integral_t value,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute_int
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                   real value);$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field_real
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                  uvm_integral_t value,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field_int
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 string value);$/;"	p	language:SystemVerilog	function:uvm_recorder.m_set_attribute
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 string value);$/;"	p	language:SystemVerilog	function:uvm_text_recorder.m_set_attribute
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                 uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.write_attribute
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                                string value,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_generic
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                               logic [1023:0] value,$/;"	p	language:SystemVerilog	function:uvm_recorder.set_attribute
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                               logic [1023:0] value,$/;"	p	language:SystemVerilog	function:uvm_text_recorder.set_attribute
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                               string value);$/;"	p	language:SystemVerilog	function:uvm_recorder.record_string
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                               uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_recorder.record_object
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                              uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_recorder.record_field
value	./uvm-verilator/src/base/uvm_recorder.svh	/^                             time value);$/;"	p	language:SystemVerilog	function:uvm_recorder.record_time
value	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				     string value,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_string
value	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				  uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.add_int
value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_value(string value);$/;"	p	language:SystemVerilog	function:uvm_report_message_string_element.set_value
value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_value(uvm_bitstream_t value,$/;"	p	language:SystemVerilog	function:uvm_report_message_int_element.set_value
value	./uvm-verilator/src/base/uvm_report_message.svh	/^   virtual function void set_value(uvm_object value);$/;"	p	language:SystemVerilog	function:uvm_report_message_object_element.set_value
value	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_int(string name, uvm_bitstream_t value, $/;"	p	language:SystemVerilog	function:uvm_report_message.add_int
value	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_int(string name, uvm_bitstream_t value, $/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_int
value	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_string(string name, string value, $/;"	p	language:SystemVerilog	function:uvm_report_message_element_container.add_string
value	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void add_string(string name, string value,$/;"	p	language:SystemVerilog	function:uvm_report_message.add_string
value	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function bit try_get(output T value);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.try_get
value	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function bit try_set(T value);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.try_set
value	./uvm-verilator/src/dap/uvm_get_to_lock_dap.svh	/^   virtual function void set(T value);$/;"	p	language:SystemVerilog	function:uvm_get_to_lock_dap.set
value	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function bit try_get(output T value);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.try_get
value	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function bit try_set(T value);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.try_set
value	./uvm-verilator/src/dap/uvm_set_before_get_dap.svh	/^   virtual function void set(T value);$/;"	p	language:SystemVerilog	function:uvm_set_before_get_dap.set
value	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function bit try_get(output T value);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.try_get
value	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function bit try_set(T value);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.try_set
value	./uvm-verilator/src/dap/uvm_simple_lock_dap.svh	/^   virtual function void set(T value);$/;"	p	language:SystemVerilog	function:uvm_simple_lock_dap.set
value	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_deposit(string path, uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_deposit
value	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_force(string path, uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_force
value	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_read(string path, output uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_read
value	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  function int uvm_hdl_release(string path, output uvm_hdl_data_t value);$/;"	p	language:SystemVerilog	function:uvm_hdl_release
value	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time = 0);$/;"	p	language:SystemVerilog	task:uvm_hdl_force_time
value	./uvm-verilator/src/dpi/uvm_hdl.svh	/^  task uvm_hdl_force_time(string path, uvm_hdl_data_t value, time force_time=0);$/;"	p	language:SystemVerilog	task:uvm_hdl_force_time
value	./uvm-verilator/src/reg/uvm_mem.svh	/^                          input  uvm_reg_data_t     value[],$/;"	p	language:SystemVerilog	task:uvm_mem.burst_write
value	./uvm-verilator/src/reg/uvm_mem.svh	/^                         ref    uvm_reg_data_t     value[],$/;"	p	language:SystemVerilog	task:uvm_mem.burst_read
value	./uvm-verilator/src/reg/uvm_mem.svh	/^                    input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_mem.write
value	./uvm-verilator/src/reg/uvm_mem.svh	/^                   input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_mem.poke
value	./uvm-verilator/src/reg/uvm_mem.svh	/^                   output uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_mem.read
value	./uvm-verilator/src/reg/uvm_mem.svh	/^                   output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_mem.peek
value	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                 input  uvm_reg_data_t     value[],$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_write
value	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                                output uvm_reg_data_t     value[],$/;"	p	language:SystemVerilog	task:uvm_mem_region.burst_read
value	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                           input  uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_mem_region.write
value	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          input  uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_mem_region.poke
value	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          output uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_mem_region.peek
value	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^                          output uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_mem_region.read
value	./uvm-verilator/src/reg/uvm_reg.svh	/^                     output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg.XreadX
value	./uvm-verilator/src/reg/uvm_reg.svh	/^                    input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg.write
value	./uvm-verilator/src/reg/uvm_reg.svh	/^                   input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg.poke
value	./uvm-verilator/src/reg/uvm_reg.svh	/^                   output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg.peek
value	./uvm-verilator/src/reg/uvm_reg.svh	/^                   output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg.read
value	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t   value; $/;"	r	language:SystemVerilog	task:uvm_reg.do_write
value	./uvm-verilator/src/reg/uvm_reg.svh	/^   uvm_reg_data_t   value;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
value	./uvm-verilator/src/reg/uvm_reg.svh	/^function bit uvm_reg::predict (uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	function:uvm_reg.predict
value	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set(uvm_reg_data_t  value,$/;"	p	language:SystemVerilog	function:uvm_reg.set
value	./uvm-verilator/src/reg/uvm_reg.svh	/^function void uvm_reg::set_reset(uvm_reg_data_t value,$/;"	p	language:SystemVerilog	function:uvm_reg.set_reset
value	./uvm-verilator/src/reg/uvm_reg_cbs.svh	/^                                      inout uvm_reg_data_t value,$/;"	p	language:SystemVerilog	function:uvm_reg_cbs.post_predict
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                          input  uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_reg_field.write
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_field.poke
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         output uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_reg_field.read
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                         output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_field.peek
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   rand  uvm_reg_data_t  value; \/\/ Mirrored after randomize()$/;"	r	language:SystemVerilog	class:uvm_reg_field
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function bit uvm_reg_field::predict (uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	function:uvm_reg_field.predict
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set(uvm_reg_data_t  value,$/;"	p	language:SystemVerilog	function:uvm_reg_field.set
value	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set_reset(uvm_reg_data_t value,$/;"	p	language:SystemVerilog	function:uvm_reg_field.set_reset
value	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^           uvm_reg_data_t value = rw.value[0] & ((1 << get_n_bits())-1);$/;"	r	language:SystemVerilog	function:uvm_reg_fifo.do_predict
value	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    local uvm_reg_field value;$/;"	r	language:SystemVerilog	class:uvm_reg_fifo
value	./uvm-verilator/src/reg/uvm_reg_fifo.svh	/^    virtual function void set(uvm_reg_data_t  value,$/;"	p	language:SystemVerilog	function:uvm_reg_fifo.set
value	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                      input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.write
value	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.poke
value	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.peek
value	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^                     output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_indirect_data.read
value	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual function void set (uvm_reg_data_t  value,$/;"	p	language:SystemVerilog	function:uvm_reg_indirect_data.set
value	./uvm-verilator/src/reg/uvm_reg_item.svh	/^  rand uvm_reg_data_t value[];$/;"	r	language:SystemVerilog	class:uvm_reg_item
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_mem
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                          input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.write_reg
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_mem
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.poke_reg
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_mem
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.peek_reg
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_mem
value	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^                         output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_reg_sequence.read_reg
value	./uvm-verilator/src/reg/uvm_vreg.svh	/^                         input  uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_vreg.write
value	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_vreg.poke
value	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        output uvm_reg_data_t     value,$/;"	p	language:SystemVerilog	task:uvm_vreg.read
value	./uvm-verilator/src/reg/uvm_vreg.svh	/^                        output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_vreg.peek
value	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           input  uvm_reg_data_t      value,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.write
value	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          input  uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.poke
value	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          output uvm_reg_data_t      value,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.read
value	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          output uvm_reg_data_t    value,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.peek
value	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_automatic_phase_objection(bit value);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_automatic_phase_objection
value	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_priority (int value);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_priority
value	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_response_queue_depth(int value);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_response_queue_depth
value	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_response_queue_error_report_disabled(bit value);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_response_queue_error_report_disabled
value	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  function void set_response_queue_error_report_enabled(bit value);$/;"	p	language:SystemVerilog	function:uvm_sequence_base.uvm_sequence_base.set_response_queue_error_report_enabled
value	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_depth(int value);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_depth
value	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function void set_use_sequence_info(bit value);$/;"	p	language:SystemVerilog	function:uvm_sequence_item.set_use_sequence_info
value_adjust	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   uvm_reg_data_t   value_adjust;$/;"	r	language:SystemVerilog	task:uvm_reg_field.do_write
value_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_read
value_s	./uvm-verilator/src/reg/uvm_mem.svh	/^     string path_s,value_s,pre_s,range_s;$/;"	r	language:SystemVerilog	task:uvm_mem.do_write
value_s	./uvm-verilator/src/reg/uvm_reg.svh	/^     string path_s,value_s;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
value_s	./uvm-verilator/src/reg/uvm_reg.svh	/^     string path_s,value_s;$/;"	r	language:SystemVerilog	task:uvm_reg.do_write
value_s	./uvm-verilator/src/reg/uvm_reg_item.svh	/^    string s,value_s;$/;"	r	language:SystemVerilog	function:uvm_reg_item.convert2string
value_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string value_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.m_emit_element
value_str	./uvm-verilator/src/base/uvm_printer.svh	/^      string value_str ;$/;"	r	language:SystemVerilog	function:uvm_tree_printer.m_emit_element
value_str	./uvm-verilator/src/base/uvm_printer.svh	/^   string value_str ;$/;"	r	language:SystemVerilog	function:uvm_table_printer.pop_element
value_width	./uvm-verilator/src/base/uvm_printer.svh	/^  int value_width = -1;$/;"	r	language:SystemVerilog	class:m_uvm_printer_knobs
values	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function int get_arg_values (string match, ref string values[$]);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.get_arg_values
values	./uvm-verilator/src/base/uvm_component.svh	/^	string values[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_action
values	./uvm-verilator/src/base/uvm_component.svh	/^	string values[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_sev
values	./uvm-verilator/src/base/uvm_component.svh	/^  static string values[$];$/;"	r	language:SystemVerilog	function:uvm_component.m_set_cl_verb
values	./uvm-verilator/src/base/uvm_globals.svh	/^function automatic void uvm_split_string (string str, byte sep, ref string values[$]);$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_split_string
vector_compat_type	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int vector_compat_type(vpiHandle obj)$/;"	f	language:C	typeref:typename:int	file:
vector_compat_type_stub	./uvm-verilator/src/dpi/uvm_hdl_vcs.c	/^static int vector_compat_type_stub(vpiHandle obj)$/;"	f	language:C	typeref:typename:int	file:
vecval_to_string	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^vecval_to_string(int nbits, p_vpi_vecval value)$/;"	f	language:C	typeref:typename:char *
ver	./uvm-verilator/src/base/uvm_report_message.svh	/^  virtual function void set_verbosity(int ver);$/;"	p	language:SystemVerilog	function:uvm_report_message.set_verbosity
verb	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  uvm_verbosity verb;$/;"	r	language:SystemVerilog	class:uvm_cmd_line_verb
verb_count	./uvm-verilator/src/base/uvm_root.svh	/^	int verb_count;$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
verb_enum	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function bit m_convert_verb(string verb_str, output uvm_verbosity verb_enum);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.m_convert_verb
verb_list	./uvm-verilator/src/base/uvm_root.svh	/^		string verb_list;$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
verb_settings	./uvm-verilator/src/base/uvm_root.svh	/^	string verb_settings[$];$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
verb_str	./uvm-verilator/src/base/uvm_cmdline_processor.svh	/^  function bit m_convert_verb(string verb_str, output uvm_verbosity verb_enum);$/;"	p	language:SystemVerilog	function:uvm_cmdline_processor.m_convert_verb
verb_string	./uvm-verilator/src/base/uvm_root.svh	/^	string verb_string;$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
verbose	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::apply_config_settings (bit verbose=0);$/;"	p	language:SystemVerilog	function:uvm_component.apply_config_settings
verbosity	./uvm-verilator/src/base/uvm_comparer.svh	/^  int unsigned verbosity = UVM_LOW;$/;"	r	language:SystemVerilog	class:uvm_comparer
verbosity	./uvm-verilator/src/base/uvm_comparer.svh	/^  local int unsigned verbosity = UVM_LOW;$/;"	r	language:SystemVerilog	class:uvm_comparer
verbosity	./uvm-verilator/src/base/uvm_comparer.svh	/^function void uvm_comparer::set_verbosity (int unsigned verbosity);$/;"	p	language:SystemVerilog	function:uvm_comparer.set_verbosity
verbosity	./uvm-verilator/src/base/uvm_component.svh	/^                                                                 int verbosity);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_severity_id_verbosity_hier
verbosity	./uvm-verilator/src/base/uvm_component.svh	/^    uvm_verbosity verbosity;$/;"	w	language:SystemVerilog	typedef:uvm_component.m_verbosity_setting
verbosity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_id_verbosity_hier( string id, int verbosity);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_id_verbosity_hier
verbosity	./uvm-verilator/src/base/uvm_component.svh	/^function void uvm_component::set_report_verbosity_level_hier(int verbosity);$/;"	p	language:SystemVerilog	function:uvm_component.set_report_verbosity_level_hier
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^                                 int verbosity = UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_warning
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^                                int    verbosity,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.m__uvm_report_dpi
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^                               int verbosity = UVM_NONE,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_error
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^                               int verbosity = UVM_NONE,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_fatal
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^                              int verbosity = UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:m__uvm_report_dpi.uvm_report_info
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^                          int verbosity = (severity == uvm_severity'(UVM_ERROR)) ? UVM_LOW :$/;"	p	language:SystemVerilog	function:uvm_report
verbosity	./uvm-verilator/src/base/uvm_globals.svh	/^function int uvm_report_enabled (int verbosity,$/;"	p	language:SystemVerilog	function:uvm_report_enabled
verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					      int verbosity,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_warning
verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    int verbosity,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_error
verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					    int verbosity,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_fatal
verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^					   int verbosity,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report_info
verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^				      int verbosity,$/;"	p	language:SystemVerilog	function:uvm_report_catcher.uvm_report
verbosity	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  protected function void set_verbosity(int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.set_verbosity
verbosity	./uvm-verilator/src/base/uvm_report_handler.svh	/^                                       int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_severity_id_verbosity
verbosity	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_id_verbosity(input string id, input int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_id_verbosity
verbosity	./uvm-verilator/src/base/uvm_report_message.svh	/^					   int verbosity, $/;"	p	language:SystemVerilog	function:uvm_report_message.set_report_message
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^					 int verbosity = UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_info
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^   					  int verbosity = UVM_NONE,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_error
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^   					  int verbosity = UVM_NONE,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_fatal
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^    					    int verbosity = UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_warning
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^                                               string id, int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_severity_id_verbosity
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^                                    int verbosity = (severity == uvm_severity'(UVM_ERROR)) ? UVM/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function int uvm_report_enabled(int verbosity, $/;"	p	language:SystemVerilog	function:uvm_report_object.uvm_report_enabled
verbosity	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_id_verbosity (string id, int verbosity);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_id_verbosity
verbosity	./uvm-verilator/src/base/uvm_root.svh	/^	int verbosity = UVM_MEDIUM;$/;"	r	language:SystemVerilog	function:uvm_root.m_check_verbosity
verbosity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					    int verbosity = UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_warning
verbosity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					  int verbosity = UVM_NONE,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_error
verbosity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					  int verbosity = UVM_NONE,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_fatal
verbosity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^   					 int verbosity = UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_info
verbosity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^                                    int verbosity = (severity == uvm_severity'(UVM_ERROR)) ? UVM/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report
verbosity	./uvm-verilator/src/seq/uvm_sequence_item.svh	/^  function int uvm_report_enabled(int verbosity, $/;"	p	language:SystemVerilog	function:uvm_sequence_item.uvm_report_enabled
verbosity_level	./uvm-verilator/src/base/uvm_report_handler.svh	/^      int verbosity_level=UVM_MEDIUM,$/;"	p	language:SystemVerilog	function:uvm_report_handler.report
verbosity_level	./uvm-verilator/src/base/uvm_report_handler.svh	/^  function void set_verbosity_level(int verbosity_level);$/;"	p	language:SystemVerilog	function:uvm_report_handler.set_verbosity_level
verbosity_level	./uvm-verilator/src/base/uvm_report_object.svh	/^  function void set_report_verbosity_level (int verbosity_level);$/;"	p	language:SystemVerilog	function:uvm_report_object.set_report_verbosity_level
verbosity_str	./uvm-verilator/src/base/uvm_report_server.svh	/^    string verbosity_str;$/;"	r	language:SystemVerilog	function:uvm_default_report_server.compose_report_message
vfields	./uvm-verilator/src/reg/uvm_mem.svh	/^  uvm_vreg_field vfields[$];$/;"	r	language:SystemVerilog	function:uvm_mem.get_vfield_by_name
vhdl_array_of_char2string	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^vhdl_array_of_char2string(char *array, int elements)$/;"	f	language:C	typeref:typename:char *
vhdl_array_of_int2string	./uvm-verilator/src/dpi/uvm_hdl_questa.c	/^vhdl_array_of_int2string(int *array, int elements)$/;"	f	language:C	typeref:typename:char *
vhpi2val	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static vhpiEnumT vhpi2val(int aval,int bval) {$/;"	f	language:C	typeref:typename:vhpiEnumT	file:
vhpiEnumTLookup	./uvm-verilator/src/dpi/uvm_hdl_xcelium.c	/^static vhpiEnumT vhpiEnumTLookup[4] = {vhpi0,vhpi1,vhpiZ,vhpiX}; \/\/ idx={b[0],a[0]}$/;"	v	language:C	typeref:typename:vhpiEnumT[4]	file:
visit	./uvm-verilator/src/base/uvm_traversal.svh	/^  virtual function void visit(NODE node);$/;"	f	language:SystemVerilog	class:uvm_component_name_check_visitor
visited	./uvm-verilator/src/base/uvm_phase.svh	/^    int visited[uvm_phase];$/;"	r	language:SystemVerilog	function:uvm_phase.sync
visited	./uvm-verilator/src/base/uvm_phase.svh	/^    int visited[uvm_phase];$/;"	r	language:SystemVerilog	function:uvm_phase.unsync
volatile	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                       bit            volatile,$/;"	p	language:SystemVerilog	function:uvm_reg_field.configure
volatile	./uvm-verilator/src/reg/uvm_reg_field.svh	/^function void uvm_reg_field::set_volatility(bit volatile);$/;"	p	language:SystemVerilog	function:uvm_reg_field.set_volatility
vreg	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_vreg vreg = l;$/;"	r	language:SystemVerilog	function:uvm_mem.get_virtual_fields
vreg	./uvm-verilator/src/reg/uvm_mem.svh	/^    uvm_vreg vreg = l;$/;"	r	language:SystemVerilog	function:uvm_mem.get_vreg_by_name
vreg	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::Xadd_vregX(uvm_vreg vreg);$/;"	p	language:SystemVerilog	function:uvm_mem.Xadd_vregX
vreg	./uvm-verilator/src/reg/uvm_mem.svh	/^function void uvm_mem::Xdelete_vregX(uvm_vreg vreg);$/;"	p	language:SystemVerilog	function:uvm_mem.Xdelete_vregX
vreg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^     uvm_vreg vreg = vreg_;$/;"	r	language:SystemVerilog	function:uvm_reg_block.get_virtual_fields
vreg	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function void uvm_reg_block::add_vreg(uvm_vreg vreg);$/;"	p	language:SystemVerilog	function:uvm_reg_block.add_vreg
vregs	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   local int unsigned   vregs[uvm_vreg];$/;"	r	language:SystemVerilog	class:uvm_reg_block
vregs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_vreg vregs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.convert2string
vregs	./uvm-verilator/src/reg/uvm_reg_map.svh	/^   uvm_vreg vregs[$];$/;"	r	language:SystemVerilog	function:uvm_reg_map.do_print
w	./uvm-verilator/src/base/uvm_config_db.svh	/^      m_uvm_waiter w;$/;"	r	language:SystemVerilog	function:uvm_config_db.set
w	./uvm-verilator/src/base/uvm_root.svh	/^	uvm_object_wrapper w;$/;"	r	language:SystemVerilog	function:uvm_root.m_process_default_sequence
w	./uvm-verilator/src/reg/sequences/uvm_reg_bit_bash_seq.svh	/^            int lsb, w, dc;$/;"	r	language:SystemVerilog	task:uvm_reg_single_bit_bash_seq.body
w	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^            int lsb, w;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
w	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         int lsb, w;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
w	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^    uvm_sequence_process_wrapper w = new();$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
wait_for	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual task wait_for();$/;"	t	language:SystemVerilog	class:uvm_barrier
wait_for	./uvm-verilator/src/base/uvm_objection.svh	/^  task wait_for(uvm_objection_event objt_event, uvm_object obj=null);$/;"	t	language:SystemVerilog	class:uvm_objection
wait_for_change	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::wait_for_change(uvm_object element);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
wait_for_grant	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task wait_for_grant(int item_priority = -1, bit lock_request = 0);$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
wait_for_grant	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_grant(uvm_sequence_base sequence_ptr,$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
wait_for_item_done	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task wait_for_item_done(int transaction_id = -1);$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
wait_for_item_done	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_item_done(uvm_sequence_base sequence_ptr,$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
wait_for_lock	./uvm-verilator/src/reg/uvm_reg_block.svh	/^   virtual task wait_for_lock();$/;"	t	language:SystemVerilog	class:uvm_reg_block
wait_for_relevant	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  virtual task wait_for_relevant();$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
wait_for_self_and_siblings_to_drop	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::wait_for_self_and_siblings_to_drop() ;$/;"	t	language:SystemVerilog	class:uvm_phase
wait_for_sequence_state	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  task wait_for_sequence_state(int unsigned state_mask);$/;"	t	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
wait_for_sequences	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^task uvm_sequencer_base::wait_for_sequences();$/;"	t	language:SystemVerilog	class:uvm_sequencer_base
wait_for_sequences	./uvm-verilator/src/tlm1/uvm_sqr_ifs.svh	/^  virtual task wait_for_sequences();$/;"	t	language:SystemVerilog	class:uvm_sqr_if_base
wait_for_state	./uvm-verilator/src/base/uvm_phase.svh	/^task uvm_phase::wait_for_state(uvm_phase_state state, uvm_wait_op op=UVM_EQ);$/;"	t	language:SystemVerilog	class:uvm_phase
wait_for_total_count	./uvm-verilator/src/base/uvm_objection.svh	/^   task wait_for_total_count(uvm_object obj=null, int count=0);$/;"	t	language:SystemVerilog	class:uvm_objection
wait_modified	./uvm-verilator/src/base/uvm_config_db.svh	/^  static task wait_modified(uvm_component cntxt, string inst_name,$/;"	t	language:SystemVerilog	class:uvm_config_db
wait_modified	./uvm-verilator/src/base/uvm_resource_base.svh	/^  task wait_modified();$/;"	t	language:SystemVerilog	class:uvm_resource_base
wait_off	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_off (bit delta = 0);$/;"	t	language:SystemVerilog	class:uvm_event_base
wait_on	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_on (bit delta = 0);$/;"	t	language:SystemVerilog	class:uvm_event_base
wait_ptrigger	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_ptrigger ();$/;"	t	language:SystemVerilog	class:uvm_event_base
wait_ptrigger_data	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_ptrigger_data (output T data);$/;"	t	language:SystemVerilog	class:uvm_event
wait_rel_default	./uvm-verilator/src/seq/uvm_sequence_base.svh	/^  local bit wait_rel_default;$/;"	r	language:SystemVerilog	class:uvm_sequence_base.uvm_sequence_base
wait_trigger	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_trigger ();$/;"	t	language:SystemVerilog	class:uvm_event_base
wait_trigger_data	./uvm-verilator/src/base/uvm_event.svh	/^	virtual task wait_trigger_data (output T data);$/;"	t	language:SystemVerilog	class:uvm_event
wait_until_not_empty	./uvm-verilator/src/base/uvm_queue.svh	/^  virtual task wait_until_not_empty();$/;"	t	language:SystemVerilog	class:uvm_queue
waiter	./uvm-verilator/src/base/uvm_config_db.svh	/^    m_uvm_waiter waiter;$/;"	r	language:SystemVerilog	task:uvm_config_db.wait_modified
waiters	./uvm-verilator/src/base/uvm_objection.svh	/^  int waiters;$/;"	r	language:SystemVerilog	class:uvm_objection_events
wakeup	./uvm-verilator/src/base/uvm_barrier.svh	/^  virtual function void reset (bit wakeup=1);$/;"	p	language:SystemVerilog	function:uvm_barrier.reset
wakeup	./uvm-verilator/src/base/uvm_event.svh	/^	virtual function void reset (bit wakeup = 0);$/;"	p	language:SystemVerilog	function:uvm_event_base.reset
walk_level	./uvm-verilator/src/dpi/uvm_svcmd_dpi.c	/^void walk_level(int lvl, int argc, char**argv,int cmd) {$/;"	f	language:C	typeref:typename:void
warned	./uvm-verilator/src/base/uvm_callback.svh	/^    bit warned;$/;"	r	language:SystemVerilog	function:uvm_typed_callbacks.m_add_tw_cbs
wdat	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           uvm_reg_data_t         wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg.post_write
wdat	./uvm-verilator/src/reg/uvm_vreg.svh	/^                           uvm_reg_data_t         wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.post_write
wdat	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_reg_data_t   wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg.pre_write
wdat	./uvm-verilator/src/reg/uvm_vreg.svh	/^                          ref uvm_reg_data_t   wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_cbs.pre_write
wdat	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           uvm_reg_data_t         wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.post_write
wdat	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                           uvm_reg_data_t        wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.post_write
wdat	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_reg_data_t   wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_field.pre_write
wdat	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^                          ref uvm_reg_data_t   wdat,$/;"	p	language:SystemVerilog	task:uvm_vreg_field_cbs.pre_write
what	./uvm-verilator/src/base/uvm_report_catcher.svh	/^  static function void debug_report_catcher(int what= 0);$/;"	p	language:SystemVerilog	function:uvm_report_catcher.debug_report_catcher
what__	./uvm-verilator/src/base/uvm_object.svh	/^                                              uvm_field_flag_t what__,$/;"	p	language:SystemVerilog	function:uvm_object.__m_uvm_field_automation
where	./uvm-verilator/src/base/uvm_callback.svh	/^  static function int m_cb_find_name(uvm_queue#(uvm_callback) q, string name, string where);$/;"	p	language:SystemVerilog	function:uvm_typed_callbacks.m_cb_find_name
width	./uvm-verilator/src/reg/uvm_reg_block.svh	/^function bit uvm_reg_block::check_data_width(int unsigned width);$/;"	p	language:SystemVerilog	function:uvm_reg_block.check_data_width
width	./uvm-verilator/src/tlm2/uvm_tlm2_generic_payload.svh	/^  virtual function void set_streaming_width(int unsigned width);$/;"	p	language:SystemVerilog	function:uvm_tlm_generic_payload.set_streaming_width
with_debug_info	./uvm-verilator/src/reg/uvm_reg.svh	/^   bit with_debug_info;$/;"	r	language:SystemVerilog	function:uvm_reg.convert2string
with_debug_info	./uvm-verilator/src/reg/uvm_reg_field.svh	/^   bit with_debug_info;$/;"	r	language:SystemVerilog	function:uvm_reg_field.convert2string
with_debug_info	./uvm-verilator/src/reg/uvm_vreg.svh	/^   bit with_debug_info;$/;"	r	language:SystemVerilog	function:uvm_vreg.convert2string
with_debug_info	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   bit with_debug_info = 1'b0;$/;"	r	language:SystemVerilog	function:uvm_vreg_field.convert2string
with_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                                uvm_phase with_phase=null);$/;"	p	language:SystemVerilog	function:uvm_phase.unsync
with_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                              uvm_phase with_phase=null);$/;"	p	language:SystemVerilog	function:uvm_phase.sync
with_phase	./uvm-verilator/src/base/uvm_phase.svh	/^                             uvm_phase with_phase=null,$/;"	p	language:SystemVerilog	function:uvm_phase.add
wo	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^         uvm_reg_data_t  wo;$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
wo_mask	./uvm-verilator/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh	/^      uvm_reg_data_t  wo_mask[$];$/;"	r	language:SystemVerilog	task:uvm_reg_shared_access_seq.body
wo_mask	./uvm-verilator/src/reg/uvm_reg.svh	/^            uvm_reg_data_t wo_mask;$/;"	r	language:SystemVerilog	task:uvm_reg.do_read
word_size	./uvm-verilator/src/base/uvm_packer.svh	/^  int   word_size     = 16; \/\/set up worksize for endianess$/;"	r	language:SystemVerilog	class:uvm_packer
wr_val	./uvm-verilator/src/reg/uvm_reg_field.svh	/^                                                  uvm_reg_data_t wr_val,$/;"	p	language:SystemVerilog	function:uvm_reg_field.XpredictX
wrap	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^  uvm_object_wrapper wrap;$/;"	r	language:SystemVerilog	task:uvm_sequence_library.body
wrap	./uvm-verilator/src/seq/uvm_sequence_library.svh	/^task uvm_sequence_library::execute(uvm_object_wrapper wrap);$/;"	p	language:SystemVerilog	task:uvm_sequence_library.execute
wrapper	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper wrapper = m_resolve_type_name(type_name);$/;"	r	language:SystemVerilog	function:uvm_default_factory.find_wrapper_by_name
wrapper	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper wrapper;$/;"	r	language:SystemVerilog	function:uvm_default_factory.create_component_by_name
wrapper	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper wrapper;$/;"	r	language:SystemVerilog	function:uvm_default_factory.create_object_by_name
wrapper	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper wrapper=null;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_resolve_type_name
wrapper	./uvm-verilator/src/base/uvm_factory.svh	/^  uvm_object_wrapper wrapper=null;$/;"	r	language:SystemVerilog	function:uvm_default_factory.m_resolve_type_name_by_inst
wrapper	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^      uvm_object_wrapper wrapper;$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.start_phase_sequence
write	./uvm-verilator/src/base/uvm_resource.svh	/^  function void write(T t, uvm_object accessor = null);$/;"	f	language:SystemVerilog	class:uvm_resource
write	./uvm-verilator/src/comps/uvm_algorithmic_comparator.svh	/^  function void write( input BEFORE b );$/;"	f	language:SystemVerilog	class:uvm_algorithmic_comparator
write	./uvm-verilator/src/reg/uvm_mem.svh	/^task uvm_mem::write(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_mem
write	./uvm-verilator/src/reg/uvm_mem_mam.svh	/^task uvm_mem_region::write(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_mem_region
write	./uvm-verilator/src/reg/uvm_reg.svh	/^task uvm_reg::write(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg
write	./uvm-verilator/src/reg/uvm_reg_backdoor.svh	/^task uvm_reg_backdoor::write(uvm_reg_item rw);$/;"	t	language:SystemVerilog	class:uvm_reg_backdoor
write	./uvm-verilator/src/reg/uvm_reg_field.svh	/^task uvm_reg_field::write(output uvm_status_e       status,$/;"	t	language:SystemVerilog	class:uvm_reg_field
write	./uvm-verilator/src/reg/uvm_reg_indirect.svh	/^   virtual task write(output uvm_status_e      status,$/;"	t	language:SystemVerilog	class:uvm_reg_indirect_data
write	./uvm-verilator/src/reg/uvm_reg_predictor.svh	/^  virtual function void write(BUSTYPE tr);$/;"	f	language:SystemVerilog	class:uvm_reg_predictor
write	./uvm-verilator/src/reg/uvm_vreg.svh	/^task uvm_vreg::write(input  longint unsigned   idx,$/;"	t	language:SystemVerilog	class:uvm_vreg
write	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^task uvm_vreg_field::write(input  longint unsigned    idx,$/;"	t	language:SystemVerilog	class:uvm_vreg_field
write	./uvm-verilator/src/seq/uvm_sequencer_analysis_fifo.svh	/^  function void write(input RSP t);$/;"	f	language:SystemVerilog	class:uvm_sequencer_analysis_fifo
write	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function void write (input T t);$/;"	f	language:SystemVerilog	class:uvm_analysis_export
write	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function void write (input T t);$/;"	f	language:SystemVerilog	class:uvm_analysis_imp
write	./uvm-verilator/src/tlm1/uvm_analysis_port.svh	/^  function void write (input T t);$/;"	f	language:SystemVerilog	class:uvm_analysis_port
write	./uvm-verilator/src/tlm1/uvm_tlm_fifos.svh	/^  function void write(input T t);$/;"	f	language:SystemVerilog	class:uvm_tlm_analysis_fifo
write	./uvm-verilator/src/tlm1/uvm_tlm_ifs.svh	/^  virtual function void write( input T1 t );$/;"	f	language:SystemVerilog	class:uvm_tlm_if_base
write_attribute	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void write_attribute(string nm,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
write_attribute_int	./uvm-verilator/src/base/uvm_recorder.svh	/^   function void write_attribute_int(string  nm,$/;"	f	language:SystemVerilog	class:uvm_text_recorder
write_by_name	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit write_by_name(input string scope, input string name,$/;"	f	language:SystemVerilog	class:uvm_resource_db
write_by_type	./uvm-verilator/src/base/uvm_resource_db.svh	/^  static function bit write_by_type(input string scope,$/;"	f	language:SystemVerilog	class:uvm_resource_db
write_count	./uvm-verilator/src/base/uvm_resource_base.svh	/^    int unsigned write_count;$/;"	w	language:SystemVerilog	typedef:uvm_resource_types.access_t
write_in_progress	./uvm-verilator/src/reg/uvm_vreg.svh	/^   local bit write_in_progress;$/;"	r	language:SystemVerilog	class:uvm_vreg
write_in_progress	./uvm-verilator/src/reg/uvm_vreg_field.svh	/^   local bit write_in_progress;$/;"	r	language:SystemVerilog	class:uvm_vreg_field
write_mem	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task write_mem(input  uvm_mem           mem,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
write_mem_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::write_mem_by_name(output uvm_status_e  status,$/;"	t	language:SystemVerilog	class:uvm_reg_block
write_reg	./uvm-verilator/src/reg/uvm_reg_sequence.svh	/^   virtual task write_reg(input  uvm_reg           rg,$/;"	t	language:SystemVerilog	class:uvm_reg_sequence
write_reg_by_name	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::write_reg_by_name(output uvm_status_e   status,$/;"	t	language:SystemVerilog	class:uvm_reg_block
write_time	./uvm-verilator/src/base/uvm_resource_base.svh	/^    time write_time;$/;"	w	language:SystemVerilog	typedef:uvm_resource_types.access_t
writememh	./uvm-verilator/src/reg/uvm_reg_block.svh	/^task uvm_reg_block::writememh(string filename);$/;"	t	language:SystemVerilog	class:uvm_reg_block
writes	./uvm-verilator/src/base/uvm_resource.svh	/^    int writes;$/;"	r	language:SystemVerilog	function:uvm_resource_pool.find_unused_resources
zombies	./uvm-verilator/src/seq/uvm_sequencer_base.svh	/^       uvm_sequence_request zombies[$];$/;"	r	language:SystemVerilog	function:uvm_sequencer_base.grant_queued_locks
