module ROM(

	input         encoder0,
	input         encoder1,
	input         clk,
	input  wire   reset,
	output [6:0]  segments,
	output [2:0]  select,
	output 		  display_clk, //5000Hz
	output unsigned [7:0]  rr,
	output        pwm
	

);
logic unsigned [11:0] phase_acc;
logic encoder_a;
logic encoder_b;
//logic button_a;
//logic button_b;

// 10K clock
frame_rate frame_rate0(
  .inclk0 ( clk ),
  .c1     ( display_clk ),
  .locked ( lock_display )
);
sine_rom rom0(
	.clk   (clk),
	.addr  (phase_acc),
	.val   (rr)
);

always @(posedge clk) 
	begin
	  // increment by 16 instead of 1
	phase_acc = phase_acc + 1;	
	
	casez (phase_acc)
		 2046 : phase_acc = 0;
		 default : phase_acc = phase_acc;
	endcase
	
end


// debounce both of the encoder inputs
debounce encodera(

	.clk       (clk),
	.A		     (encoder0),
	.triggered (encoder_a)
);

debounce encoderb(

	.clk       (clk),
	.A		     (encoder1),
	.triggered (encoder_b)
);


logic [3:0]   digit  = 0;  // initial digit to display

// seven seg decoder
always_comb
	begin
		unique casez (digit)       //abcdefg
										 
			1 : segments = 7'b1111001; 
			2 : segments = 7'b0100100; 
			3 : segments = 7'b0110000; 
			4 : segments = 7'b0011001; 
			5 : segments = 7'b0010010; 
			6 : segments = 7'b0000010; 
			7 : segments = 7'b1111000; 
			8 : segments = 7'b0000000; 
			9 : segments = 7'b0010000; 
			0 : segments = 7'b1000000; 
						 
		endcase
	end


// quad encoder logic, Roger';s flip flop idea found on FPGAs are fun
// Takes the known last states of the encoders and debounces them
// Xors a 4 bit register with itself to check for a turn
logic [2:0] encoder0_last;
logic [2:0] encoder1_last;

// sync encoders to the clock
// append encoder states to last states to debounce
// then xor to get final state
always @(posedge clk)
	begin 
		encoder0_last <= {encoder0_last[1:0], encoder_a};
	end
always @(posedge clk)
	begin
		encoder1_last <= {encoder1_last[1:0], encoder_b};
	end
	
wire encoder_turning = encoder0_last[1] ^ encoder0_last[2] ^ encoder1_last[1] ^ encoder1_last[2];
wire encoder_dir   = encoder0_last[1] ^ encoder1_last[2];

// check encoder states, if forward, count up, if backward, count down. 
// count var is 10 bits wide to allow 999 digits
logic [13:0] cnt = 1000;
always  @(posedge clk)
	begin
		if (encoder_turning)
			begin
				if(encoder_dir) 
					cnt<=cnt+1; 
				else 
					cnt<=cnt-1;
			end
		else
			cnt <= cnt;
	end
	
logic [2:0]  select_state = 3'b001;

// state machine for cycling through select_states
// current select bit becomes new select bits
always_ff @ (posedge display_clk)

	begin
		unique casez (select_state)
			3'b001  : select_state = 3'b010; 
			3'b010  : select_state = 3'b100;
			3'b100  : select_state = 3'b111;
			3'b111  : select_state = 3'b001;
		endcase
	end
	
//state machine for sycling through digits
logic [3:0] ones = 0;
logic [3:0] tens = 0;
logic [3:0] hundreds = 0;
logic [3:0] thousands = 0;
integer  i;
// block takes the current countand creates the digit to push out the decoder
// to do this, we're going to take the 10 bit count value and do some math

//BCD
always @ (cnt)
	begin
		  thousands = 4'd0;
        hundreds = 4'd0;
        tens = 4'd0;
        ones = 4'd0;
		//set 100s, 10s, and is to 0
		for  (i = 13; i >= 0; i = i-1)
			begin
			 //add 3 to columns >= 5
          if (thousands >= 5)
               thousands = thousands + 3;
			 	else
					thousands = thousands;
          if (hundreds >= 5)
               hundreds = hundreds + 3;
			 else
				   hundreds = hundreds;
          if (tens >= 5)
               tens = tens + 3;
			 else
					tens = tens;
          if (ones >= 5)
				ones = ones + 3;
			 else
				ones = ones;
			 /*case (thousands)
					thousands >= 5: thousands = thousands + 3;
					default: thousands = thousands;
			 endcase
			 case (hundreds)
					hundreds >= 5: hundreds = hundreds + 3;
					default:       hundreds = hundreds;
			 endcase
			 case (tens)
					tens >= 5: tens = tens + 3;
					default:   tens = tens;
			 endcase
			 case (ones)
					ones >= 5: ones = ones + 3;
					default:   ones = ones;
			 endcase*/
          //shift left one
          thousands = thousands << 1;
          thousands[0] = hundreds[3];
          hundreds = hundreds << 1;
          hundreds[0] = tens[3];
          tens = tens << 1;
          tens[0] = ones[3];
          ones = ones << 1;
          ones[0] = cnt[i];
				
			end
	end

always_comb
	begin		
	unique casez(select_state)
		3'b111  :
			begin
				if (thousands > 0)
					select = 3'b100;
				else
					select = 3'b111;
			end
		3'b001  : 
			begin
				if (hundreds > 0 || thousands > 0) 
					select = 3'b011; 
				else
					select = 3'b111; //off
			end
		3'b010  : 
			begin
				if (tens > 0 || hundreds > 0 || thousands > 0)
					select = 3'b001; 
				else 
					select = 3'b111; //off
			end
				
		3'b100  : select = 3'b000; 
	endcase
		
	unique casez(select)
		3'b100 : digit = thousands; 
		3'b011 : digit = hundreds;			
		3'b001 : digit = tens;
		3'b000 : digit = ones;
	endcase
	
	end
endmodule
