============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 17:34:55 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_1936x1088_to_1920x1080.v
RUN-1001 : Project manager successfully analyzed 57 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.871640s wall, 1.734375s user + 0.125000s system = 1.859375s CPU (99.3%)

RUN-1004 : used memory is 292 MB, reserved memory is 268 MB, peak memory is 297 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 2 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 10 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14076 instances
RUN-0007 : 7896 luts, 4567 seqs, 1115 mslices, 330 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15357 nets
RUN-1001 : 9136 nets have 2 pins
RUN-1001 : 4231 nets have [3 - 5] pins
RUN-1001 : 1405 nets have [6 - 10] pins
RUN-1001 : 338 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1534     
RUN-1001 :   No   |  No   |  Yes  |    1752     
RUN-1001 :   No   |  Yes  |  No   |     112     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     82     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 178
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14072 instances, 7896 luts, 4567 seqs, 1445 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Huge net cpuresetn with 1445 pins
PHY-0007 : Cell area utilization is 55%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63873, tnet num: 15309, tinst num: 14072, tnode num: 76672, tedge num: 102503.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.371380s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.1%)

RUN-1004 : used memory is 438 MB, reserved memory is 418 MB, peak memory is 438 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.871428s wall, 1.843750s user + 0.015625s system = 1.859375s CPU (99.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.65518e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14072.
PHY-3001 : Level 1 #clusters 1735.
PHY-3001 : End clustering;  0.092503s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (152.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.025e+06, overlap = 545.781
PHY-3002 : Step(2): len = 901191, overlap = 611.531
PHY-3002 : Step(3): len = 654086, overlap = 731.594
PHY-3002 : Step(4): len = 577902, overlap = 805.656
PHY-3002 : Step(5): len = 467253, overlap = 905.469
PHY-3002 : Step(6): len = 389992, overlap = 974.781
PHY-3002 : Step(7): len = 333141, overlap = 1019.62
PHY-3002 : Step(8): len = 284216, overlap = 1067.25
PHY-3002 : Step(9): len = 252396, overlap = 1124.16
PHY-3002 : Step(10): len = 228599, overlap = 1137.59
PHY-3002 : Step(11): len = 203728, overlap = 1158.78
PHY-3002 : Step(12): len = 185809, overlap = 1185.88
PHY-3002 : Step(13): len = 172400, overlap = 1232.62
PHY-3002 : Step(14): len = 156725, overlap = 1254.06
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57151e-06
PHY-3002 : Step(15): len = 164235, overlap = 1200.28
PHY-3002 : Step(16): len = 203597, overlap = 1112.34
PHY-3002 : Step(17): len = 219427, overlap = 1055.94
PHY-3002 : Step(18): len = 223230, overlap = 1005.09
PHY-3002 : Step(19): len = 215897, overlap = 982.188
PHY-3002 : Step(20): len = 211686, overlap = 951.75
PHY-3002 : Step(21): len = 202437, overlap = 948.969
PHY-3002 : Step(22): len = 196102, overlap = 936.156
PHY-3002 : Step(23): len = 190974, overlap = 953
PHY-3002 : Step(24): len = 188167, overlap = 953
PHY-3002 : Step(25): len = 184982, overlap = 970.281
PHY-3002 : Step(26): len = 185706, overlap = 967.219
PHY-3002 : Step(27): len = 184467, overlap = 963.156
PHY-3002 : Step(28): len = 183350, overlap = 944.438
PHY-3002 : Step(29): len = 182102, overlap = 936.875
PHY-3002 : Step(30): len = 180916, overlap = 959.75
PHY-3002 : Step(31): len = 178678, overlap = 977.656
PHY-3002 : Step(32): len = 177159, overlap = 996.594
PHY-3002 : Step(33): len = 176203, overlap = 1015.28
PHY-3002 : Step(34): len = 175585, overlap = 1048.88
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.14302e-06
PHY-3002 : Step(35): len = 181073, overlap = 1039.28
PHY-3002 : Step(36): len = 192202, overlap = 1003.84
PHY-3002 : Step(37): len = 197230, overlap = 1016.66
PHY-3002 : Step(38): len = 201534, overlap = 1011.88
PHY-3002 : Step(39): len = 203557, overlap = 999.5
PHY-3002 : Step(40): len = 204473, overlap = 978.812
PHY-3002 : Step(41): len = 202890, overlap = 961.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.28604e-06
PHY-3002 : Step(42): len = 212068, overlap = 955.969
PHY-3002 : Step(43): len = 229570, overlap = 901.531
PHY-3002 : Step(44): len = 238698, overlap = 894.094
PHY-3002 : Step(45): len = 243751, overlap = 882.031
PHY-3002 : Step(46): len = 243873, overlap = 874.375
PHY-3002 : Step(47): len = 244713, overlap = 882.094
PHY-3002 : Step(48): len = 243096, overlap = 877.438
PHY-3002 : Step(49): len = 243633, overlap = 847
PHY-3002 : Step(50): len = 242070, overlap = 850.031
PHY-3002 : Step(51): len = 243291, overlap = 846.219
PHY-3002 : Step(52): len = 242855, overlap = 845.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.25721e-05
PHY-3002 : Step(53): len = 256772, overlap = 818.094
PHY-3002 : Step(54): len = 276077, overlap = 738.344
PHY-3002 : Step(55): len = 283002, overlap = 647.844
PHY-3002 : Step(56): len = 287074, overlap = 650.938
PHY-3002 : Step(57): len = 287781, overlap = 636
PHY-3002 : Step(58): len = 288310, overlap = 636.5
PHY-3002 : Step(59): len = 288075, overlap = 619.438
PHY-3002 : Step(60): len = 289705, overlap = 603.875
PHY-3002 : Step(61): len = 290940, overlap = 591.094
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.51442e-05
PHY-3002 : Step(62): len = 308271, overlap = 530.875
PHY-3002 : Step(63): len = 323608, overlap = 513.969
PHY-3002 : Step(64): len = 331095, overlap = 493.562
PHY-3002 : Step(65): len = 335833, overlap = 493.188
PHY-3002 : Step(66): len = 334807, overlap = 494.312
PHY-3002 : Step(67): len = 334742, overlap = 495.375
PHY-3002 : Step(68): len = 335187, overlap = 462.969
PHY-3002 : Step(69): len = 335756, overlap = 434.875
PHY-3002 : Step(70): len = 334408, overlap = 440.5
PHY-3002 : Step(71): len = 334508, overlap = 444.781
PHY-3002 : Step(72): len = 333524, overlap = 446.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.02883e-05
PHY-3002 : Step(73): len = 350663, overlap = 432.812
PHY-3002 : Step(74): len = 360659, overlap = 422.719
PHY-3002 : Step(75): len = 362709, overlap = 391.594
PHY-3002 : Step(76): len = 364939, overlap = 370.719
PHY-3002 : Step(77): len = 368022, overlap = 353.062
PHY-3002 : Step(78): len = 370751, overlap = 347.875
PHY-3002 : Step(79): len = 370374, overlap = 330.312
PHY-3002 : Step(80): len = 371082, overlap = 327.688
PHY-3002 : Step(81): len = 371923, overlap = 337.219
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000100577
PHY-3002 : Step(82): len = 385100, overlap = 311.906
PHY-3002 : Step(83): len = 391551, overlap = 297.562
PHY-3002 : Step(84): len = 392374, overlap = 288.125
PHY-3002 : Step(85): len = 395812, overlap = 287.062
PHY-3002 : Step(86): len = 401341, overlap = 246.781
PHY-3002 : Step(87): len = 405788, overlap = 242.031
PHY-3002 : Step(88): len = 404282, overlap = 253.812
PHY-3002 : Step(89): len = 404423, overlap = 245.219
PHY-3002 : Step(90): len = 405994, overlap = 244
PHY-3002 : Step(91): len = 407207, overlap = 241.688
PHY-3002 : Step(92): len = 405079, overlap = 249.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000192055
PHY-3002 : Step(93): len = 415046, overlap = 227.875
PHY-3002 : Step(94): len = 420182, overlap = 215.062
PHY-3002 : Step(95): len = 421142, overlap = 232.5
PHY-3002 : Step(96): len = 423821, overlap = 238.062
PHY-3002 : Step(97): len = 428897, overlap = 227.531
PHY-3002 : Step(98): len = 431849, overlap = 216.344
PHY-3002 : Step(99): len = 430786, overlap = 221.25
PHY-3002 : Step(100): len = 430771, overlap = 210.438
PHY-3002 : Step(101): len = 431933, overlap = 216.688
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00038411
PHY-3002 : Step(102): len = 438125, overlap = 204.562
PHY-3002 : Step(103): len = 443549, overlap = 203.406
PHY-3002 : Step(104): len = 445222, overlap = 203.5
PHY-3002 : Step(105): len = 448009, overlap = 199.844
PHY-3002 : Step(106): len = 450871, overlap = 193.406
PHY-3002 : Step(107): len = 452253, overlap = 184.844
PHY-3002 : Step(108): len = 450900, overlap = 182.344
PHY-3002 : Step(109): len = 450965, overlap = 185.406
PHY-3002 : Step(110): len = 452597, overlap = 167
PHY-3002 : Step(111): len = 454056, overlap = 169.719
PHY-3002 : Step(112): len = 453645, overlap = 173.062
PHY-3002 : Step(113): len = 453944, overlap = 163.875
PHY-3002 : Step(114): len = 454758, overlap = 146.938
PHY-3002 : Step(115): len = 455009, overlap = 149.094
PHY-3002 : Step(116): len = 453937, overlap = 146.312
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000717038
PHY-3002 : Step(117): len = 457869, overlap = 143.031
PHY-3002 : Step(118): len = 461097, overlap = 139.406
PHY-3002 : Step(119): len = 462231, overlap = 140.781
PHY-3002 : Step(120): len = 463234, overlap = 140.531
PHY-3002 : Step(121): len = 464309, overlap = 135.656
PHY-3002 : Step(122): len = 464665, overlap = 127.062
PHY-3002 : Step(123): len = 464123, overlap = 128.906
PHY-3002 : Step(124): len = 464756, overlap = 120.938
PHY-3002 : Step(125): len = 466179, overlap = 118.219
PHY-3002 : Step(126): len = 467173, overlap = 114.906
PHY-3002 : Step(127): len = 466624, overlap = 113.75
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00129414
PHY-3002 : Step(128): len = 468954, overlap = 113.625
PHY-3002 : Step(129): len = 470220, overlap = 107.938
PHY-3002 : Step(130): len = 470340, overlap = 111.344
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027727s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (169.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15357.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 593744, over cnt = 1564(4%), over = 8996, worst = 57
PHY-1001 : End global iterations;  0.689978s wall, 1.062500s user + 0.140625s system = 1.203125s CPU (174.4%)

PHY-1001 : Congestion index: top1 = 98.88, top5 = 71.01, top10 = 58.55, top15 = 51.12.
PHY-3001 : End congestion estimation;  0.917605s wall, 1.281250s user + 0.156250s system = 1.437500s CPU (156.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.583812s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000120483
PHY-3002 : Step(131): len = 508307, overlap = 86.8125
PHY-3002 : Step(132): len = 512593, overlap = 81.3125
PHY-3002 : Step(133): len = 513871, overlap = 76.4688
PHY-3002 : Step(134): len = 514928, overlap = 69.1875
PHY-3002 : Step(135): len = 518749, overlap = 64.0938
PHY-3002 : Step(136): len = 521420, overlap = 63.5312
PHY-3002 : Step(137): len = 520182, overlap = 63.5312
PHY-3002 : Step(138): len = 519286, overlap = 65
PHY-3002 : Step(139): len = 519093, overlap = 60.6562
PHY-3002 : Step(140): len = 517392, overlap = 57.5938
PHY-3002 : Step(141): len = 515372, overlap = 59.3125
PHY-3002 : Step(142): len = 513513, overlap = 56.875
PHY-3002 : Step(143): len = 512533, overlap = 53.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000240967
PHY-3002 : Step(144): len = 513920, overlap = 54.6562
PHY-3002 : Step(145): len = 516089, overlap = 49.75
PHY-3002 : Step(146): len = 516014, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000412983
PHY-3002 : Step(147): len = 519580, overlap = 49.5938
PHY-3002 : Step(148): len = 535247, overlap = 43.9688
PHY-3002 : Step(149): len = 537311, overlap = 40.8438
PHY-3002 : Step(150): len = 537828, overlap = 41.8438
PHY-3002 : Step(151): len = 538593, overlap = 40.5312
PHY-3002 : Step(152): len = 539473, overlap = 37.4688
PHY-3002 : Step(153): len = 538360, overlap = 41.5312
PHY-3002 : Step(154): len = 537719, overlap = 42.1562
PHY-3002 : Step(155): len = 537696, overlap = 45.75
PHY-3002 : Step(156): len = 537051, overlap = 41.4688
PHY-3002 : Step(157): len = 536615, overlap = 41.125
PHY-3002 : Step(158): len = 535249, overlap = 37.3125
PHY-3002 : Step(159): len = 533189, overlap = 38.0312
PHY-3002 : Step(160): len = 531563, overlap = 36.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000825966
PHY-3002 : Step(161): len = 533048, overlap = 34.6875
PHY-3002 : Step(162): len = 536670, overlap = 39.1875
PHY-3002 : Step(163): len = 541578, overlap = 43.5312
PHY-3002 : Step(164): len = 545084, overlap = 43.0938
PHY-3002 : Step(165): len = 546075, overlap = 47.2812
PHY-3002 : Step(166): len = 547345, overlap = 51.1562
PHY-3002 : Step(167): len = 547131, overlap = 56.0938
PHY-3002 : Step(168): len = 546914, overlap = 57.3125
PHY-3002 : Step(169): len = 546822, overlap = 54.3125
PHY-3002 : Step(170): len = 545996, overlap = 51.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00158521
PHY-3002 : Step(171): len = 546578, overlap = 51.2812
PHY-3002 : Step(172): len = 547524, overlap = 51.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/15357.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 635992, over cnt = 2289(6%), over = 11308, worst = 72
PHY-1001 : End global iterations;  0.935528s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (168.7%)

PHY-1001 : Congestion index: top1 = 87.35, top5 = 68.51, top10 = 59.09, top15 = 53.16.
PHY-3001 : End congestion estimation;  1.174544s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (154.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.579039s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (102.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114853
PHY-3002 : Step(173): len = 541868, overlap = 321.75
PHY-3002 : Step(174): len = 537900, overlap = 282.25
PHY-3002 : Step(175): len = 533008, overlap = 275.719
PHY-3002 : Step(176): len = 529527, overlap = 262.844
PHY-3002 : Step(177): len = 524851, overlap = 251
PHY-3002 : Step(178): len = 522005, overlap = 241.531
PHY-3002 : Step(179): len = 517407, overlap = 230.219
PHY-3002 : Step(180): len = 513433, overlap = 237
PHY-3002 : Step(181): len = 509562, overlap = 230.5
PHY-3002 : Step(182): len = 505700, overlap = 234.969
PHY-3002 : Step(183): len = 502494, overlap = 234.375
PHY-3002 : Step(184): len = 499500, overlap = 244.469
PHY-3002 : Step(185): len = 496349, overlap = 241.625
PHY-3002 : Step(186): len = 494540, overlap = 242.406
PHY-3002 : Step(187): len = 491912, overlap = 251
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000229707
PHY-3002 : Step(188): len = 494922, overlap = 233.219
PHY-3002 : Step(189): len = 496553, overlap = 224.906
PHY-3002 : Step(190): len = 497762, overlap = 213.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000459413
PHY-3002 : Step(191): len = 502533, overlap = 204.344
PHY-3002 : Step(192): len = 507567, overlap = 183.125
PHY-3002 : Step(193): len = 508401, overlap = 173
PHY-3002 : Step(194): len = 510304, overlap = 153.938
PHY-3002 : Step(195): len = 512283, overlap = 145.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000864773
PHY-3002 : Step(196): len = 515320, overlap = 139.938
PHY-3002 : Step(197): len = 517942, overlap = 139.75
PHY-3002 : Step(198): len = 519914, overlap = 132.531
PHY-3002 : Step(199): len = 523230, overlap = 121.188
PHY-3002 : Step(200): len = 526628, overlap = 119.531
PHY-3002 : Step(201): len = 529280, overlap = 111.125
PHY-3002 : Step(202): len = 530992, overlap = 106.562
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63873, tnet num: 15309, tinst num: 14072, tnode num: 76672, tedge num: 102503.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.571374s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (99.4%)

RUN-1004 : used memory is 485 MB, reserved memory is 469 MB, peak memory is 574 MB
OPT-1001 : Total overflow 493.44 peak overflow 4.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 671/15357.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 638736, over cnt = 2594(7%), over = 9742, worst = 32
PHY-1001 : End global iterations;  0.984323s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (161.9%)

PHY-1001 : Congestion index: top1 = 69.78, top5 = 56.73, top10 = 50.40, top15 = 46.44.
PHY-1001 : End incremental global routing;  1.190370s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (152.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15309 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.596180s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13942 has valid locations, 81 needs to be replaced
PHY-3001 : design contains 14148 instances, 7898 luts, 4641 seqs, 1445 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 536350
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12605/15433.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 643600, over cnt = 2613(7%), over = 9828, worst = 32
PHY-1001 : End global iterations;  0.123925s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.9%)

PHY-1001 : Congestion index: top1 = 69.89, top5 = 56.74, top10 = 50.48, top15 = 46.51.
PHY-3001 : End congestion estimation;  0.321201s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (102.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 64175, tnet num: 15385, tinst num: 14148, tnode num: 77196, tedge num: 102955.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.555954s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (99.4%)

RUN-1004 : used memory is 529 MB, reserved memory is 523 MB, peak memory is 582 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.173846s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(203): len = 536195, overlap = 3.4375
PHY-3002 : Step(204): len = 536228, overlap = 3.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00118857
PHY-3002 : Step(205): len = 536256, overlap = 3.4375
PHY-3002 : Step(206): len = 536641, overlap = 3.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00237714
PHY-3002 : Step(207): len = 536735, overlap = 3.4375
PHY-3002 : Step(208): len = 536869, overlap = 3.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 62%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12621/15433.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 643776, over cnt = 2606(7%), over = 9788, worst = 32
PHY-1001 : End global iterations;  0.120892s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (116.3%)

PHY-1001 : Congestion index: top1 = 69.98, top5 = 56.80, top10 = 50.47, top15 = 46.50.
PHY-3001 : End congestion estimation;  0.324553s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (105.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.607773s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00341448
PHY-3002 : Step(209): len = 536952, overlap = 106.938
PHY-3002 : Step(210): len = 537045, overlap = 106.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00682896
PHY-3002 : Step(211): len = 537167, overlap = 106.75
PHY-3002 : Step(212): len = 537236, overlap = 106.688
PHY-3001 : Final: Len = 537236, Over = 106.688
PHY-3001 : End incremental placement;  4.101150s wall, 4.437500s user + 0.312500s system = 4.750000s CPU (115.8%)

OPT-1001 : Total overflow 494.69 peak overflow 4.22
OPT-1001 : End high-fanout net optimization;  6.255970s wall, 7.281250s user + 0.328125s system = 7.609375s CPU (121.6%)

OPT-1001 : Current memory(MB): used = 578, reserve = 566, peak = 593.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12626/15433.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644272, over cnt = 2604(7%), over = 9641, worst = 32
PHY-1002 : len = 697728, over cnt = 1704(4%), over = 4445, worst = 27
PHY-1002 : len = 732768, over cnt = 736(2%), over = 1626, worst = 19
PHY-1002 : len = 744848, over cnt = 342(0%), over = 678, worst = 19
PHY-1002 : len = 754008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.423179s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (153.7%)

PHY-1001 : Congestion index: top1 = 56.42, top5 = 49.73, top10 = 46.00, top15 = 43.53.
OPT-1001 : End congestion update;  1.625977s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (147.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15385 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.504362s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (99.1%)

OPT-0007 : Start: WNS 112 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 162 TNS 0 NUM_FEPS 0 with 19 cells processed and 2544 slack improved
OPT-0007 : Iter 2: improved WNS 162 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.152131s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (135.0%)

OPT-1001 : Current memory(MB): used = 579, reserve = 566, peak = 593.
OPT-1001 : End physical optimization;  10.243862s wall, 12.125000s user + 0.359375s system = 12.484375s CPU (121.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7898 LUT to BLE ...
SYN-4008 : Packed 7898 LUT and 2509 SEQ to BLE.
SYN-4003 : Packing 2132 remaining SEQ's ...
SYN-4005 : Packed 1630 SEQ with LUT/SLICE
SYN-4006 : 3990 single LUT's are left
SYN-4006 : 502 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8400/10171 primitive instances ...
PHY-3001 : End packing;  0.921279s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (100.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6134 instances
RUN-1001 : 2983 mslices, 2983 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13186 nets
RUN-1001 : 6759 nets have 2 pins
RUN-1001 : 4277 nets have [3 - 5] pins
RUN-1001 : 1494 nets have [6 - 10] pins
RUN-1001 : 360 nets have [11 - 20] pins
RUN-1001 : 290 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6130 instances, 5966 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 549687, Over = 226.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6290/13186.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 720712, over cnt = 1695(4%), over = 2732, worst = 8
PHY-1002 : len = 728448, over cnt = 1006(2%), over = 1366, worst = 7
PHY-1002 : len = 734824, over cnt = 562(1%), over = 762, worst = 7
PHY-1002 : len = 742928, over cnt = 141(0%), over = 197, worst = 5
PHY-1002 : len = 746600, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.254263s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (170.7%)

PHY-1001 : Congestion index: top1 = 56.55, top5 = 49.82, top10 = 45.95, top15 = 43.39.
PHY-3001 : End congestion estimation;  1.527361s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (158.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57810, tnet num: 13138, tinst num: 6130, tnode num: 68025, tedge num: 97262.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.898126s wall, 1.875000s user + 0.015625s system = 1.890625s CPU (99.6%)

RUN-1004 : used memory is 520 MB, reserved memory is 513 MB, peak memory is 593 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.490304s wall, 2.468750s user + 0.015625s system = 2.484375s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.52363e-05
PHY-3002 : Step(213): len = 535996, overlap = 253.25
PHY-3002 : Step(214): len = 528108, overlap = 295.5
PHY-3002 : Step(215): len = 523070, overlap = 305.5
PHY-3002 : Step(216): len = 519894, overlap = 312.25
PHY-3002 : Step(217): len = 518077, overlap = 308
PHY-3002 : Step(218): len = 517512, overlap = 309.25
PHY-3002 : Step(219): len = 516779, overlap = 313.5
PHY-3002 : Step(220): len = 516291, overlap = 315
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000110473
PHY-3002 : Step(221): len = 524953, overlap = 298
PHY-3002 : Step(222): len = 530023, overlap = 281.5
PHY-3002 : Step(223): len = 529732, overlap = 284.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000208315
PHY-3002 : Step(224): len = 544938, overlap = 264.75
PHY-3002 : Step(225): len = 555316, overlap = 246
PHY-3002 : Step(226): len = 555995, overlap = 236.5
PHY-3002 : Step(227): len = 556605, overlap = 227.5
PHY-3002 : Step(228): len = 558905, overlap = 227
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000401833
PHY-3002 : Step(229): len = 567640, overlap = 213
PHY-3002 : Step(230): len = 574266, overlap = 206
PHY-3002 : Step(231): len = 581379, overlap = 190.75
PHY-3002 : Step(232): len = 583061, overlap = 182
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.942836s wall, 1.046875s user + 1.359375s system = 2.406250s CPU (255.2%)

PHY-3001 : Trial Legalized: Len = 638865
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 740/13186.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 778424, over cnt = 2334(6%), over = 4019, worst = 8
PHY-1002 : len = 796840, over cnt = 1371(3%), over = 1993, worst = 7
PHY-1002 : len = 815360, over cnt = 345(0%), over = 505, worst = 6
PHY-1002 : len = 819880, over cnt = 109(0%), over = 141, worst = 4
PHY-1002 : len = 822128, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End global iterations;  1.981557s wall, 3.328125s user + 0.125000s system = 3.453125s CPU (174.3%)

PHY-1001 : Congestion index: top1 = 54.59, top5 = 49.15, top10 = 45.98, top15 = 43.82.
PHY-3001 : End congestion estimation;  2.280430s wall, 3.625000s user + 0.125000s system = 3.750000s CPU (164.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.584796s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00018461
PHY-3002 : Step(233): len = 616008, overlap = 25
PHY-3002 : Step(234): len = 603632, overlap = 42.25
PHY-3002 : Step(235): len = 593208, overlap = 62.25
PHY-3002 : Step(236): len = 586717, overlap = 75.75
PHY-3002 : Step(237): len = 582051, overlap = 89.5
PHY-3002 : Step(238): len = 579594, overlap = 99.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00036922
PHY-3002 : Step(239): len = 586078, overlap = 94.25
PHY-3002 : Step(240): len = 591594, overlap = 86.25
PHY-3002 : Step(241): len = 594267, overlap = 85.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020925s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (149.3%)

PHY-3001 : Legalized: Len = 616497, Over = 0
PHY-3001 : Spreading special nets. 123 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.049478s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.7%)

PHY-3001 : 165 instances has been re-located, deltaX = 38, deltaY = 104, maxDist = 3.
PHY-3001 : Final: Len = 618595, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57810, tnet num: 13138, tinst num: 6131, tnode num: 68025, tedge num: 97262.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.010016s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (100.3%)

RUN-1004 : used memory is 523 MB, reserved memory is 521 MB, peak memory is 597 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4496/13186.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 777096, over cnt = 2118(6%), over = 3438, worst = 7
PHY-1002 : len = 791248, over cnt = 1146(3%), over = 1537, worst = 6
PHY-1002 : len = 803144, over cnt = 393(1%), over = 508, worst = 5
PHY-1002 : len = 808600, over cnt = 99(0%), over = 122, worst = 4
PHY-1002 : len = 810136, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.685693s wall, 2.859375s user + 0.062500s system = 2.921875s CPU (173.3%)

PHY-1001 : Congestion index: top1 = 54.76, top5 = 48.76, top10 = 45.50, top15 = 43.40.
PHY-1001 : End incremental global routing;  1.945785s wall, 3.125000s user + 0.062500s system = 3.187500s CPU (163.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.594815s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (99.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.897171s wall, 4.062500s user + 0.078125s system = 4.140625s CPU (142.9%)

OPT-1001 : Current memory(MB): used = 576, reserve = 570, peak = 597.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11925/13186.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 810136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 810136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 810152, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.316812s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.6%)

PHY-1001 : Congestion index: top1 = 54.76, top5 = 48.76, top10 = 45.50, top15 = 43.40.
OPT-1001 : End congestion update;  0.568874s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.466732s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.4%)

OPT-0007 : Start: WNS 239 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6005 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6131 instances, 5966 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 621061, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037112s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (84.2%)

PHY-3001 : 12 instances has been re-located, deltaX = 3, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 621139, Over = 0
PHY-3001 : End incremental legalization;  0.314358s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (114.3%)

OPT-0007 : Iter 1: improved WNS 839 TNS 0 NUM_FEPS 0 with 59 cells processed and 9074 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6005 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6131 instances, 5966 slices, 299 macros(1445 instances: 1115 mslices 330 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 621515, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037895s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.7%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 2.
PHY-3001 : Final: Len = 621509, Over = 0
PHY-3001 : End incremental legalization;  0.315509s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (94.1%)

OPT-0007 : Iter 2: improved WNS 989 TNS 0 NUM_FEPS 0 with 21 cells processed and 1120 slack improved
OPT-0007 : Iter 3: improved WNS 989 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.934189s wall, 2.109375s user + 0.015625s system = 2.125000s CPU (109.9%)

OPT-1001 : Current memory(MB): used = 600, reserve = 592, peak = 602.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.475101s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (98.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11730/13186.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 812824, over cnt = 62(0%), over = 94, worst = 5
PHY-1002 : len = 813176, over cnt = 32(0%), over = 42, worst = 5
PHY-1002 : len = 813504, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 813672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.497959s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (103.5%)

PHY-1001 : Congestion index: top1 = 54.76, top5 = 48.83, top10 = 45.55, top15 = 43.45.
PHY-1001 : End incremental global routing;  0.748226s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (102.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.573995s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11929/13186.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 813672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.103781s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (90.3%)

PHY-1001 : Congestion index: top1 = 54.76, top5 = 48.83, top10 = 45.55, top15 = 43.45.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.559503s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 967 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 54.275862
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 967ps with logic level 1 
RUN-1001 :       #2 path slack 989ps with logic level 1 
RUN-1001 :       #3 path slack 989ps with logic level 1 
RUN-1001 :       #4 path slack 989ps with logic level 1 
RUN-1001 :       #5 path slack 989ps with logic level 1 
RUN-1001 :       #6 path slack 1017ps with logic level 1 
RUN-1001 :       #7 path slack 1022ps with logic level 1 
RUN-1001 :       #8 path slack 1022ps with logic level 1 
RUN-1001 :       #9 path slack 1022ps with logic level 1 
RUN-1001 :       #10 path slack 1022ps with logic level 1 
OPT-1001 : End physical optimization;  9.718419s wall, 11.031250s user + 0.125000s system = 11.156250s CPU (114.8%)

RUN-1003 : finish command "place" in  43.871712s wall, 75.468750s user + 8.750000s system = 84.218750s CPU (192.0%)

RUN-1004 : used memory is 501 MB, reserved memory is 488 MB, peak memory is 602 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.553201s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (175.0%)

RUN-1004 : used memory is 502 MB, reserved memory is 489 MB, peak memory is 602 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6135 instances
RUN-1001 : 2983 mslices, 2983 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13186 nets
RUN-1001 : 6759 nets have 2 pins
RUN-1001 : 4277 nets have [3 - 5] pins
RUN-1001 : 1494 nets have [6 - 10] pins
RUN-1001 : 360 nets have [11 - 20] pins
RUN-1001 : 290 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57810, tnet num: 13138, tinst num: 6131, tnode num: 68025, tedge num: 97262.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.807916s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (100.3%)

RUN-1004 : used memory is 521 MB, reserved memory is 519 MB, peak memory is 602 MB
PHY-1001 : 2983 mslices, 2983 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 750312, over cnt = 2238(6%), over = 3930, worst = 8
PHY-1002 : len = 770400, over cnt = 1251(3%), over = 1788, worst = 8
PHY-1002 : len = 785064, over cnt = 507(1%), over = 685, worst = 5
PHY-1002 : len = 794064, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 794224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.798435s wall, 2.984375s user + 0.000000s system = 2.984375s CPU (165.9%)

PHY-1001 : Congestion index: top1 = 54.31, top5 = 48.14, top10 = 44.91, top15 = 42.83.
PHY-1001 : End global routing;  2.092891s wall, 3.265625s user + 0.000000s system = 3.265625s CPU (156.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 596, reserve = 590, peak = 602.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 862, reserve = 858, peak = 862.
PHY-1001 : End build detailed router design. 4.470092s wall, 4.375000s user + 0.093750s system = 4.468750s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 160384, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.078663s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 898, reserve = 895, peak = 898.
PHY-1001 : End phase 1; 3.084255s wall, 3.078125s user + 0.015625s system = 3.093750s CPU (100.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 6499 net; 21.993751s wall, 21.953125s user + 0.031250s system = 21.984375s CPU (100.0%)

PHY-1022 : len = 1.65146e+06, over cnt = 2452(0%), over = 2501, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 909, reserve = 905, peak = 909.
PHY-1001 : End initial routed; 33.212149s wall, 49.203125s user + 0.109375s system = 49.312500s CPU (148.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11946(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.431   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.149   |  10   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.895287s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 920, reserve = 918, peak = 920.
PHY-1001 : End phase 2; 36.107512s wall, 52.078125s user + 0.125000s system = 52.203125s CPU (144.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.65146e+06, over cnt = 2452(0%), over = 2501, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.136272s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.62213e+06, over cnt = 1110(0%), over = 1117, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.726539s wall, 3.531250s user + 0.015625s system = 3.546875s CPU (130.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.60803e+06, over cnt = 221(0%), over = 222, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.958393s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (106.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.60855e+06, over cnt = 60(0%), over = 60, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.571751s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (112.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.60994e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.282166s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.6102e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.177756s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.61028e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.126151s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.1%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11946(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.431   |   0.000   |   0   
RUN-1001 :   Hold   |  -0.026   |  -0.149   |  10   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.928537s wall, 2.921875s user + 0.015625s system = 2.937500s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 724 feed throughs used by 448 nets
PHY-1001 : End commit to database; 2.085011s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 1002, reserve = 1001, peak = 1002.
PHY-1001 : End phase 3; 11.371669s wall, 12.296875s user + 0.078125s system = 12.375000s CPU (108.8%)

PHY-1003 : Routed, final wirelength = 1.61028e+06
PHY-1001 : Current memory(MB): used = 1005, reserve = 1005, peak = 1005.
PHY-1001 : End export database. 0.046290s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.3%)

PHY-1001 : End detail routing;  55.438758s wall, 72.218750s user + 0.312500s system = 72.531250s CPU (130.8%)

RUN-1003 : finish command "route" in  60.079625s wall, 78.000000s user + 0.343750s system = 78.343750s CPU (130.4%)

RUN-1004 : used memory is 940 MB, reserved memory is 937 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    11087   out of  19600   56.57%
#reg                     4643   out of  19600   23.69%
#le                     11589
  #lut only              6946   out of  11589   59.94%
  #reg only               502   out of  11589    4.33%
  #lut&reg               4141   out of  11589   35.73%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1463
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1170
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             202
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            88
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   54
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             40
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             LED_Interface/reg1_syn_28.q0              14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_126.q1    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        D12        LVCMOS25           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                       |11589  |9654    |1433    |4647    |36      |3       |
|  AHBlite_SD_Interface              |AHBlite_SD                                         |799    |657     |118     |418     |0       |0       |
|    SD_top_inst                     |SD_top                                             |767    |627     |118     |388     |0       |0       |
|      sd_init_inst                  |sd_init                                            |133    |100     |18      |75      |0       |0       |
|      sd_rd_ctrl_inst               |sd_rd_ctrl                                         |412    |345     |60      |204     |0       |0       |
|      sd_read_inst                  |sd_read                                            |222    |182     |40      |109     |0       |0       |
|  Bayer2RGB_Interface               |AHBlite_Bayer2RGB                                  |9      |9       |0       |4       |0       |0       |
|  Bayer2RGB_inst                    |Bayer2RGB                                          |449    |265     |71      |323     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |130    |84      |3       |126     |4       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |53     |12      |3       |49      |4       |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue         |Curve_Gamma_2P2                                    |4      |4       |0       |4       |0       |0       |
|  Curve_Gamma_2P2_inst_green        |Curve_Gamma_2P2                                    |4      |3       |0       |4       |0       |0       |
|  Curve_Gamma_2P2_inst_red          |Curve_Gamma_2P2                                    |8      |1       |0       |8       |0       |0       |
|  Gamma_Interface                   |AHBlite_Gamma                                      |4      |4       |0       |3       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                               |6      |6       |0       |6       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                   |6      |6       |0       |6       |0       |0       |
|  LED_Interface                     |AHBlite_LED                                        |13     |12      |0       |12      |0       |0       |
|  Matrix_Key_Interface              |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface               |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_Interface                   |AHBlite_PINTO                                      |3      |3       |0       |3       |0       |0       |
|  PINTO_inst                        |PINTO                                              |1145   |760     |269     |654     |8       |0       |
|    vip_matrix_generate_5x5_8bit    |vip_matrix_generate_5x5_8bit                       |306    |256     |3       |302     |8       |0       |
|      u_line_shift_5x5_ram_8bit     |line_shift_5x5                                     |101    |55      |3       |97      |8       |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                  |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                    |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                          |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                                  |14     |14      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                                  |36     |36      |0       |17      |0       |0       |
|  RAM_CODE                          |Block_RAM                                          |2      |2       |0       |1       |4       |0       |
|  RAM_DATA                          |Block_RAM                                          |8      |8       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                    |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                     |AHBlite_SEG                                        |41     |36      |5       |25      |0       |0       |
|    smg_inst                        |smg                                                |33     |28      |5       |17      |0       |0       |
|  Timer_Interface                   |AHBlite_Timer                                      |92     |74      |18      |59      |0       |0       |
|  UART1_RX                          |UART_RX                                            |19     |19      |0       |18      |0       |0       |
|  UART1_TX                          |UART_TX                                            |75     |75      |0       |17      |0       |0       |
|    FIFO                            |FIFO                                               |47     |47      |0       |11      |0       |0       |
|  UART_Interface                    |AHBlite_UART                                       |6      |6       |0       |5       |0       |0       |
|  clkuart1_pwm                      |clkuart_pwm                                        |18     |15      |3       |10      |0       |0       |
|  kb                                |Keyboard                                           |292    |244     |48      |143     |0       |0       |
|  med_filter_proc__red_inst         |med_filter_proc                                    |689    |411     |193     |293     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |152    |78      |3       |148     |12      |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |61     |5       |3       |57      |12      |0       |
|        DRAM_inst1                  |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                  |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst        |med_filter_proc                                    |624    |397     |190     |264     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |104    |86      |0       |104     |0       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |30     |12      |0       |30      |0       |0       |
|  med_filter_proc_inst              |med_filter_proc                                    |632    |401     |190     |280     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst   |vip_matrix_generate_3x3_8bit                       |100    |76      |0       |100     |0       |0       |
|      u_line_shift_ram_8bit         |line_shift                                         |25     |4       |0       |25      |0       |0       |
|  sdram_rw_top_inst                 |sdram_rw_top                                       |680    |521     |101     |384     |4       |0       |
|    SDRAM_inst                      |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                     |sdram_top                                          |680    |521     |101     |384     |4       |0       |
|      u_sdram_controller            |sdram_controller                                   |289    |239     |40      |128     |0       |0       |
|        u_sdram_cmd                 |sdram_cmd                                          |58     |58      |0       |18      |0       |0       |
|        u_sdram_ctrl                |sdram_ctrl                                         |181    |136     |40      |62      |0       |0       |
|        u_sdram_data                |sdram_data                                         |50     |45      |0       |48      |0       |0       |
|      u_sdram_fifo_ctrl             |sdram_fifo_ctrl                                    |391    |282     |61      |256     |4       |0       |
|        rdfifo                      |SDRAM_READ_FIFO                                    |137    |83      |17      |108     |2       |0       |
|          ram_inst                  |ram_infer_SDRAM_READ_FIFO                          |8      |6       |0       |8       |2       |0       |
|          rd_to_wr_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |36     |25      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |35     |25      |0       |35      |0       |0       |
|        wrfifo                      |SDRAM_WRITE_FIFO                                   |139    |111     |18      |111     |2       |0       |
|          ram_inst                  |ram_infer_SDRAM_WRITE_FIFO                         |21     |19      |0       |21      |2       |0       |
|          rd_to_wr_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |39     |31      |0       |39      |0       |0       |
|          wr_to_rd_cross_inst       |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |29     |29      |0       |29      |0       |0       |
|  u3_hdmi_tx                        |hdmi_tx                                            |349    |290     |54      |172     |0       |0       |
|    Inst_DVITransmitter             |DVITransmitter                                     |349    |290     |54      |172     |0       |0       |
|      Inst_TMDSEncoder_blue         |TMDSEncoder                                        |107    |88      |18      |47      |0       |0       |
|      Inst_TMDSEncoder_green        |TMDSEncoder                                        |104    |85      |18      |45      |0       |0       |
|      Inst_TMDSEncoder_red          |TMDSEncoder                                        |99     |81      |18      |43      |0       |0       |
|      Inst_blue_serializer_10_1     |Serial_N_1_lvds_dat                                |13     |12      |0       |12      |0       |0       |
|      Inst_clk_serializer_10_1      |Serial_N_1_lvds                                    |4      |4       |0       |4       |0       |0       |
|      Inst_green_serializer_10_1    |Serial_N_1_lvds_dat                                |12     |10      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1      |Serial_N_1_lvds_dat                                |10     |10      |0       |9       |0       |0       |
|  u_logic                           |cortexm0ds_logic                                   |5248   |5202    |46      |1429    |0       |3       |
|  video_1936x1088_to_1920x1080_inst |video_1936x1088_to_1920x1080                       |135    |71      |59      |26      |0       |0       |
|  video_driver_inst                 |video_driver                                       |159    |91      |68      |27      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6700  
    #2          2       2692  
    #3          3       779   
    #4          4       772   
    #5        5-10      1590  
    #6        11-50     527   
    #7       51-100      23   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.976715s wall, 3.390625s user + 0.015625s system = 3.406250s CPU (172.3%)

RUN-1004 : used memory is 941 MB, reserved memory is 938 MB, peak memory is 1005 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57810, tnet num: 13138, tinst num: 6131, tnode num: 68025, tedge num: 97262.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.793979s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (99.3%)

RUN-1004 : used memory is 944 MB, reserved memory is 941 MB, peak memory is 1005 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13138 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6131
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13186, pip num: 135726
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 724
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3202 valid insts, and 399430 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.729834s wall, 118.812500s user + 0.250000s system = 119.062500s CPU (1015.0%)

RUN-1004 : used memory is 1026 MB, reserved memory is 1030 MB, peak memory is 1196 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_173455.log"
