INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/project_boolean/project_boolean.srcs/sources_1/new/Boolean_expression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module boolean_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/project_boolean/project_boolean.srcs/sim_1/new/boolean_expression.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_boolean_exp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/project_boolean/project_boolean.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
