verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../Lab2.gen/sources_1/bd/bd_comblock/ipshared/ec67/hdl" --include "../../../../Lab2.gen/sources_1/bd/bd_comblock/ipshared/ee60/hdl" \
"../../../bd/bd_comblock/ip/bd_comblock_processing_system7_0_0/sim/bd_comblock_processing_system7_0_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_alu_0_0/sim/bd_comblock_alu_0_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_FPDiv_8_23_F400_uid2_0_0/sim/bd_comblock_FPDiv_8_23_F400_uid2_0_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_xlconstant_0_0/sim/bd_comblock_xlconstant_0_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_xlconcat_0_0/sim/bd_comblock_xlconcat_0_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_xlconcat_1_0/sim/bd_comblock_xlconcat_1_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_xlslice_0_0/sim/bd_comblock_xlslice_0_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_xlslice_1_0/sim/bd_comblock_xlslice_1_0.v" \
"../../../bd/bd_comblock/ip/bd_comblock_xlconcat_0_1/sim/bd_comblock_xlconcat_0_1.v" \
"../../../bd/bd_comblock/ip/bd_comblock_auto_pc_0/sim/bd_comblock_auto_pc_0.v" \
"../../../bd/bd_comblock/sim/bd_comblock.v" \

verilog xil_defaultlib "glbl.v"

nosort
