
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf4_dot_product'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   4 design levels: td_fused_top_tdf4_dot_product
Automatically selected td_fused_top_tdf4_dot_product as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_dot_product
Used module:     \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.

2.4. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_dot_product
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule

2.5. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_dot_product
Used module:     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:         \td_fused_top_ap_hmul_3_max_dsp_16
Used module:             \FPMult_16
Used module:                 \FPMult_RoundModule
Used module:                 \FPMult_NormalizeModule
Used module:                 \FPMult_ExecuteModule
Used module:                 \FPMult_PrepModule
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removed 1 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:818$19'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575 in module FPMult_16.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1523$487 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1515$481 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1507$475 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1499$469 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1491$463 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1483$457 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1475$451 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1467$445 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1459$439 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1451$433 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1443$427 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1435$421 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1427$415 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1419$409 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1411$403 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1403$397 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1395$391 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1387$385 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1379$381 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1371$375 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1363$371 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1355$365 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1347$361 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1339$355 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1331$351 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1323$345 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1315$341 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1307$335 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1299$331 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1291$325 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1283$321 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1275$315 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1267$311 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1259$305 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1251$301 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1243$295 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1235$291 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1227$285 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1219$281 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1211$275 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1203$271 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1195$265 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1187$261 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1179$255 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1171$251 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1163$245 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1155$241 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1147$235 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1139$231 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1131$225 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1123$219 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1115$213 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1107$207 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1099$205 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1091$199 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1083$191 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1075$173 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1067$169 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1059$167 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1051$161 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1043$157 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:926$103 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:918$89 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:910$75 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:902$61 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:894$47 in module td_fused_top_tdf4_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:882$38 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:872$35 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:862$32 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:852$29 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:842$26 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:832$23 in module td_fused_top_tdf4_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:818$19 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:808$16 in module td_fused_top_tdf4_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:796$7 in module td_fused_top_tdf4_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:784$3 in module td_fused_top_tdf4_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:776$1 in module td_fused_top_tdf4_dot_product.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 79 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:0$569'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1881$574'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1860$608'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1856$607'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1849$606'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:0$569'.
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1576$533'.
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1523$487'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1515$481'.
     1/1: $1\weight_vecs_3_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1507$475'.
     1/1: $1\weight_vecs_3_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1499$469'.
     1/1: $1\weight_vecs_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1491$463'.
     1/1: $1\weight_vecs_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1483$457'.
     1/1: $1\weight_vecs_2_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1475$451'.
     1/1: $1\weight_vecs_2_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1467$445'.
     1/1: $1\weight_vecs_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1459$439'.
     1/1: $1\weight_vecs_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1451$433'.
     1/1: $1\weight_vecs_1_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1443$427'.
     1/1: $1\weight_vecs_1_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1435$421'.
     1/1: $1\weight_vecs_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1427$415'.
     1/1: $1\weight_vecs_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1419$409'.
     1/1: $1\weight_vecs_0_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1411$403'.
     1/1: $1\weight_vecs_0_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1403$397'.
     1/1: $1\weight_vecs_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1395$391'.
     1/1: $1\weight_vecs_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1387$385'.
     1/1: $1\products_3_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1379$381'.
     1/1: $1\products_3_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1371$375'.
     1/1: $1\products_3_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1363$371'.
     1/1: $1\products_3_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1355$365'.
     1/1: $1\products_3_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1347$361'.
     1/1: $1\products_3_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1339$355'.
     1/1: $1\products_3_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1331$351'.
     1/1: $1\products_3_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1323$345'.
     1/1: $1\products_2_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1315$341'.
     1/1: $1\products_2_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1307$335'.
     1/1: $1\products_2_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1299$331'.
     1/1: $1\products_2_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1291$325'.
     1/1: $1\products_2_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1283$321'.
     1/1: $1\products_2_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1275$315'.
     1/1: $1\products_2_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1267$311'.
     1/1: $1\products_2_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1259$305'.
     1/1: $1\products_1_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1251$301'.
     1/1: $1\products_1_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1243$295'.
     1/1: $1\products_1_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1235$291'.
     1/1: $1\products_1_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1227$285'.
     1/1: $1\products_1_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1219$281'.
     1/1: $1\products_1_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1211$275'.
     1/1: $1\products_1_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1203$271'.
     1/1: $1\products_1_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1195$265'.
     1/1: $1\products_0_3_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1187$261'.
     1/1: $1\products_0_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1179$255'.
     1/1: $1\products_0_2_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1171$251'.
     1/1: $1\products_0_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1163$245'.
     1/1: $1\products_0_1_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1155$241'.
     1/1: $1\products_0_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1147$235'.
     1/1: $1\products_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1139$231'.
     1/1: $1\products_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1131$225'.
     1/1: $1\ifmap_vec_3_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1123$219'.
     1/1: $1\ifmap_vec_2_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1115$213'.
     1/1: $1\ifmap_vec_1_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1107$207'.
     1/1: $1\ifmap_vec_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1099$205'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1091$199'.
     1/1: $1\ap_phi_mux_jj_phi_fu_644_p4[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1083$191'.
     1/1: $1\ap_phi_mux_ii_phi_fu_621_p4[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1075$173'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1067$169'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1059$167'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1051$161'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1043$157'.
     1/1: $1\ap_condition_pp0_exit_iter1_state3[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1037$149'.
     1/1: $0\select_ln148_10_reg_1129[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1031$141'.
     1/1: $0\select_ln147_15_reg_1117[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1023$135'.
     1/3: $0\newIndex_reg_1149[1:0]
     2/3: $0\trunc_ln149_reg_1142[3:0]
     3/3: $0\select_ln148_11_reg_1134[3:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
     1/16: $0\mul27_3_3_reg_1446[15:0]
     2/16: $0\mul27_3_2_reg_1441[15:0]
     3/16: $0\mul27_3_1_reg_1436[15:0]
     4/16: $0\mul27_3_reg_1431[15:0]
     5/16: $0\mul27_2_3_reg_1426[15:0]
     6/16: $0\mul27_2_2_reg_1421[15:0]
     7/16: $0\mul27_2_1_reg_1416[15:0]
     8/16: $0\mul27_2_reg_1411[15:0]
     9/16: $0\mul27_1_3_reg_1406[15:0]
    10/16: $0\mul27_1_2_reg_1401[15:0]
    11/16: $0\mul27_1_1_reg_1396[15:0]
    12/16: $0\mul27_1_reg_1391[15:0]
    13/16: $0\mul_3_reg_1386[15:0]
    14/16: $0\mul_2_reg_1381[15:0]
    15/16: $0\mul_1_reg_1376[15:0]
    16/16: $0\mul_reg_1371[15:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
     1/20: $0\weight_vecs_3_3_load_reg_1366[15:0]
     2/20: $0\weight_vecs_2_3_load_reg_1361[15:0]
     3/20: $0\weight_vecs_1_3_load_reg_1356[15:0]
     4/20: $0\weight_vecs_0_3_load_reg_1351[15:0]
     5/20: $0\ifmap_vec_3_load_reg_1343[15:0]
     6/20: $0\weight_vecs_3_2_load_reg_1338[15:0]
     7/20: $0\weight_vecs_2_2_load_reg_1333[15:0]
     8/20: $0\weight_vecs_1_2_load_reg_1328[15:0]
     9/20: $0\weight_vecs_0_2_load_reg_1323[15:0]
    10/20: $0\ifmap_vec_2_load_reg_1315[15:0]
    11/20: $0\weight_vecs_3_1_load_reg_1310[15:0]
    12/20: $0\weight_vecs_2_1_load_reg_1305[15:0]
    13/20: $0\weight_vecs_1_1_load_reg_1300[15:0]
    14/20: $0\weight_vecs_0_1_load_reg_1295[15:0]
    15/20: $0\ifmap_vec_1_load_reg_1287[15:0]
    16/20: $0\weight_vecs_3_0_load_reg_1282[15:0]
    17/20: $0\weight_vecs_2_0_load_reg_1277[15:0]
    18/20: $0\weight_vecs_1_0_load_reg_1272[15:0]
    19/20: $0\weight_vecs_0_0_load_reg_1267[15:0]
    20/20: $0\ifmap_vec_0_load_reg_1259[15:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
     1/24: $0\newIndex_reg_1149_pp0_iter7_reg[1:0]
     2/24: $0\newIndex_reg_1149_pp0_iter6_reg[1:0]
     3/24: $0\newIndex_reg_1149_pp0_iter5_reg[1:0]
     4/24: $0\newIndex_reg_1149_pp0_iter4_reg[1:0]
     5/24: $0\newIndex_reg_1149_pp0_iter3_reg[1:0]
     6/24: $0\newIndex_reg_1149_pp0_iter2_reg[1:0]
     7/24: $0\trunc_ln149_reg_1142_pp0_iter7_reg[3:0]
     8/24: $0\trunc_ln149_reg_1142_pp0_iter6_reg[3:0]
     9/24: $0\trunc_ln149_reg_1142_pp0_iter5_reg[3:0]
    10/24: $0\trunc_ln149_reg_1142_pp0_iter4_reg[3:0]
    11/24: $0\trunc_ln149_reg_1142_pp0_iter3_reg[3:0]
    12/24: $0\trunc_ln149_reg_1142_pp0_iter2_reg[3:0]
    13/24: $0\select_ln148_11_reg_1134_pp0_iter7_reg[3:0]
    14/24: $0\select_ln148_11_reg_1134_pp0_iter6_reg[3:0]
    15/24: $0\select_ln148_11_reg_1134_pp0_iter5_reg[3:0]
    16/24: $0\select_ln148_11_reg_1134_pp0_iter4_reg[3:0]
    17/24: $0\select_ln148_11_reg_1134_pp0_iter3_reg[3:0]
    18/24: $0\select_ln148_11_reg_1134_pp0_iter2_reg[3:0]
    19/24: $0\icmp_ln147_reg_1098_pp0_iter7_reg[0:0]
    20/24: $0\icmp_ln147_reg_1098_pp0_iter6_reg[0:0]
    21/24: $0\icmp_ln147_reg_1098_pp0_iter5_reg[0:0]
    22/24: $0\icmp_ln147_reg_1098_pp0_iter4_reg[0:0]
    23/24: $0\icmp_ln147_reg_1098_pp0_iter3_reg[0:0]
    24/24: $0\icmp_ln147_reg_1098_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:941$121'.
     1/2: $0\icmp_ln147_reg_1098_pp0_iter1_reg[0:0]
     2/2: $0\icmp_ln147_reg_1098[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:934$115'.
     1/2: $0\icmp_ln148_reg_1108[0:0]
     2/2: $0\add_ln147_reg_1102[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:926$103'.
     1/1: $0\jj_reg_640[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:918$89'.
     1/1: $0\indvar_flatten_reg_629[4:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:910$75'.
     1/1: $0\indvar_flatten17_reg_606[5:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:902$61'.
     1/1: $0\ii_reg_617[1:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:894$47'.
     1/1: $0\ic_reg_651[4:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:882$38'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:872$35'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:862$32'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:852$29'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:842$26'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:832$23'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:818$19'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:808$16'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:796$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:784$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:776$1'.
     1/1: $0\ap_CS_fsm[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_block_state1' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1576$533'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1523$487'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1515$481'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1507$475'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1499$469'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1491$463'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1483$457'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1475$451'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1467$445'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1459$439'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1451$433'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1443$427'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1435$421'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1427$415'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1419$409'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1411$403'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1403$397'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1395$391'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_3_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1387$385'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1379$381'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_2_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1371$375'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1363$371'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_1_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1355$365'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1347$361'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_0_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1339$355'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_3_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1331$351'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_3_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1323$345'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1315$341'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_2_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1307$335'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1299$331'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_1_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1291$325'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1283$321'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_0_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1275$315'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_2_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1267$311'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_3_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1259$305'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1251$301'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_2_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1243$295'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1235$291'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_1_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1227$285'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1219$281'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_0_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1211$275'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_1_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1203$271'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_3_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1195$265'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1187$261'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_2_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1179$255'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1171$251'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_1_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1163$245'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1155$241'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_0_we0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1147$235'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\products_0_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1139$231'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_3_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1131$225'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_2_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1123$219'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_1_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1115$213'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_0_ce0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1107$207'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_ready' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1099$205'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_phi_mux_jj_phi_fu_644_p4' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1091$199'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_phi_mux_ii_phi_fu_621_p4' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1083$191'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1075$173'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_idle' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1067$169'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_done' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1059$167'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1051$161'.
No latch inferred for signal `\td_fused_top_tdf4_dot_product.\ap_condition_pp0_exit_iter1_state3' from process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1043$157'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1881$574'.
  created $dff cell `$procdff$1075' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1881$574'.
  created $dff cell `$procdff$1076' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1881$574'.
  created $dff cell `$procdff$1077' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1860$608'.
  created $dff cell `$procdff$1078' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1856$607'.
  created $dff cell `$procdff$1079' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1849$606'.
  created $dff cell `$procdff$1080' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1849$606'.
  created $dff cell `$procdff$1081' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_10_reg_1129' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1037$149'.
  created $dff cell `$procdff$1082' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln147_15_reg_1117' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1031$141'.
  created $dff cell `$procdff$1083' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1023$135'.
  created $dff cell `$procdff$1084' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1023$135'.
  created $dff cell `$procdff$1085' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1023$135'.
  created $dff cell `$procdff$1086' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul_reg_1371' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1087' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul_1_reg_1376' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1088' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul_2_reg_1381' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1089' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul_3_reg_1386' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1090' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_1_reg_1391' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1091' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_1_1_reg_1396' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1092' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_1_2_reg_1401' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1093' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_1_3_reg_1406' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1094' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_2_reg_1411' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1095' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_2_1_reg_1416' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1096' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_2_2_reg_1421' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1097' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_2_3_reg_1426' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1098' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_3_reg_1431' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1099' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_3_1_reg_1436' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1100' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_3_2_reg_1441' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1101' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\mul27_3_3_reg_1446' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
  created $dff cell `$procdff$1102' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_0_load_reg_1259' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1103' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_0_load_reg_1267' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1104' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_0_load_reg_1272' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1105' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_0_load_reg_1277' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1106' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_0_load_reg_1282' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1107' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_1_load_reg_1287' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1108' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_1_load_reg_1295' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1109' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_1_load_reg_1300' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1110' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_1_load_reg_1305' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1111' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_1_load_reg_1310' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1112' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_2_load_reg_1315' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1113' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_2_load_reg_1323' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1114' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_2_load_reg_1328' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1115' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_2_load_reg_1333' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1116' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_2_load_reg_1338' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1117' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ifmap_vec_3_load_reg_1343' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1118' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_0_3_load_reg_1351' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1119' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_1_3_load_reg_1356' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1120' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_2_3_load_reg_1361' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1121' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\weight_vecs_3_3_load_reg_1366' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
  created $dff cell `$procdff$1122' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter2_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1123' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter3_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1124' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter4_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1125' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter5_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1126' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter6_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1127' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter7_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1128' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134_pp0_iter2_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1129' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134_pp0_iter3_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1130' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134_pp0_iter4_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1131' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134_pp0_iter5_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1132' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134_pp0_iter6_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1133' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\select_ln148_11_reg_1134_pp0_iter7_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1134' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142_pp0_iter2_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1135' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142_pp0_iter3_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1136' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142_pp0_iter4_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1137' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142_pp0_iter5_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1138' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142_pp0_iter6_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1139' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\trunc_ln149_reg_1142_pp0_iter7_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1140' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149_pp0_iter2_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1141' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149_pp0_iter3_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1142' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149_pp0_iter4_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1143' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149_pp0_iter5_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1144' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149_pp0_iter6_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1145' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\newIndex_reg_1149_pp0_iter7_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
  created $dff cell `$procdff$1146' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:941$121'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln147_reg_1098_pp0_iter1_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:941$121'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\add_ln147_reg_1102' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:934$115'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\icmp_ln148_reg_1108' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:934$115'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\jj_reg_640' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:926$103'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\indvar_flatten_reg_629' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:918$89'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\indvar_flatten17_reg_606' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:910$75'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ii_reg_617' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:902$61'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ic_reg_651' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:894$47'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:882$38'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:872$35'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:862$32'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:852$29'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:842$26'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:832$23'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:818$19'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:808$16'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:796$7'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_done_reg' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:784$3'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:776$1'.
  created $dff cell `$procdff$1166' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1971$575'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1881$574'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1881$574'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1860$608'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1860$608'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1856$607'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1849$606'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1849$606'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:0$569'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1576$533'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1523$487'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1523$487'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1515$481'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1515$481'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1507$475'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1507$475'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1499$469'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1499$469'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1491$463'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1491$463'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1483$457'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1483$457'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1475$451'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1475$451'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1467$445'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1467$445'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1459$439'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1459$439'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1451$433'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1451$433'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1443$427'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1443$427'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1435$421'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1435$421'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1427$415'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1427$415'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1419$409'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1419$409'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1411$403'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1411$403'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1403$397'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1403$397'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1395$391'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1395$391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1387$385'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1387$385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1379$381'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1379$381'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1371$375'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1371$375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1363$371'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1363$371'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1355$365'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1355$365'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1347$361'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1347$361'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1339$355'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1339$355'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1331$351'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1331$351'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1323$345'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1323$345'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1315$341'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1315$341'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1307$335'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1307$335'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1299$331'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1299$331'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1291$325'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1291$325'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1283$321'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1283$321'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1275$315'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1275$315'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1267$311'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1267$311'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1259$305'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1259$305'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1251$301'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1251$301'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1243$295'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1243$295'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1235$291'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1235$291'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1227$285'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1227$285'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1219$281'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1219$281'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1211$275'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1211$275'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1203$271'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1203$271'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1195$265'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1195$265'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1187$261'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1187$261'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1179$255'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1179$255'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1171$251'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1171$251'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1163$245'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1163$245'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1155$241'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1155$241'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1147$235'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1147$235'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1139$231'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1139$231'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1131$225'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1131$225'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1123$219'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1123$219'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1115$213'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1115$213'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1107$207'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1107$207'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1099$205'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1099$205'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1091$199'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1091$199'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1083$191'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1083$191'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1075$173'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1075$173'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1067$169'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1067$169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1059$167'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1059$167'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1051$161'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1051$161'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1043$157'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1043$157'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1037$149'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1037$149'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1031$141'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1031$141'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1023$135'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1023$135'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1002$131'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:977$127'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:948$125'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:941$121'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:941$121'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:934$115'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:934$115'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:926$103'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:926$103'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:918$89'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:918$89'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:910$75'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:910$75'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:902$61'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:902$61'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:894$47'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:894$47'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:882$38'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:882$38'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:872$35'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:872$35'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:862$32'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:862$32'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:852$29'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:852$29'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:842$26'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:842$26'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:832$23'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:832$23'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:818$19'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:818$19'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:808$16'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:808$16'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:796$7'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:796$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:784$3'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:784$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:776$1'.
Removing empty process `td_fused_top_tdf4_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:776$1'.
Cleaned up 111 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf4_dot_product.
<suppressed ~500 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_tdf4_dot_product.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_tdf4_dot_product'.
<suppressed ~342 debug messages>
Removed a total of 117 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:2056$577: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:2056$577: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf4_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$652.
    dead port 1/2 on $mux $procmux$643.
    dead port 2/2 on $mux $procmux$660.
    dead port 2/2 on $mux $procmux$645.
    dead port 1/2 on $mux $procmux$1010.
    dead port 2/2 on $mux $procmux$1010.
Removed 6 multiplexer ports.
<suppressed ~143 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_tdf4_dot_product.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf4_dot_product'.
<suppressed ~150 debug messages>
Removed a total of 51 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1075 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$1076 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$1077 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$1081 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$1080 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding SRST signal on $procdff$1166 ($dff) from module td_fused_top_tdf4_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$1165 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1064_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$1164 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1056_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$1180 ($sdff) from module td_fused_top_tdf4_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$1163 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1051_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$1162 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1046_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$1159 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1028_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding EN signal on $procdff$1083 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1700$551_Y, Q = \select_ln147_15_reg_1117).
Adding SRST signal on $procdff$1158 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1023_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$1157 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1018_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding EN signal on $procdff$1090 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_674_p2, Q = \mul_3_reg_1386).
Adding SRST signal on $procdff$1156 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1013_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding EN signal on $procdff$1155 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1008_Y, Q = \ic_reg_651).
Adding EN signal on $procdff$1153 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$998_Y, Q = \indvar_flatten17_reg_606).
Adding EN signal on $procdff$1152 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$993_Y, Q = \indvar_flatten_reg_629).
Adding EN signal on $procdff$1151 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$988_Y, Q = \jj_reg_640).
Adding EN signal on $procdff$1150 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1606$543_Y, Q = \icmp_ln148_reg_1108).
Adding EN signal on $procdff$1149 ($dff) from module td_fused_top_tdf4_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1552$527_Y, Q = \add_ln147_reg_1102).
Adding EN signal on $procdff$1148 ($dff) from module td_fused_top_tdf4_dot_product (D = \icmp_ln147_reg_1098, Q = \icmp_ln147_reg_1098_pp0_iter1_reg).
Adding EN signal on $procdff$1147 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1604$541_Y, Q = \icmp_ln147_reg_1098).
Adding EN signal on $procdff$1089 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_670_p2, Q = \mul_2_reg_1381).
Adding EN signal on $procdff$1122 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_3_3_q0, Q = \weight_vecs_3_3_load_reg_1366).
Adding EN signal on $procdff$1121 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_2_3_q0, Q = \weight_vecs_2_3_load_reg_1361).
Adding EN signal on $procdff$1120 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_1_3_q0, Q = \weight_vecs_1_3_load_reg_1356).
Adding EN signal on $procdff$1119 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_0_3_q0, Q = \weight_vecs_0_3_load_reg_1351).
Adding EN signal on $procdff$1154 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1003_Y, Q = \ii_reg_617).
Adding SRST signal on $procdff$1161 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1038_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$1160 ($dff) from module td_fused_top_tdf4_dot_product (D = $procmux$1033_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$1118 ($dff) from module td_fused_top_tdf4_dot_product (D = \ifmap_vec_3_q0, Q = \ifmap_vec_3_load_reg_1343).
Adding EN signal on $procdff$1117 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_3_2_q0, Q = \weight_vecs_3_2_load_reg_1338).
Adding EN signal on $procdff$1116 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_2_2_q0, Q = \weight_vecs_2_2_load_reg_1333).
Adding EN signal on $procdff$1115 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_1_2_q0, Q = \weight_vecs_1_2_load_reg_1328).
Adding EN signal on $procdff$1114 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_0_2_q0, Q = \weight_vecs_0_2_load_reg_1323).
Adding EN signal on $procdff$1113 ($dff) from module td_fused_top_tdf4_dot_product (D = \ifmap_vec_2_q0, Q = \ifmap_vec_2_load_reg_1315).
Adding EN signal on $procdff$1112 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_3_1_q0, Q = \weight_vecs_3_1_load_reg_1310).
Adding EN signal on $procdff$1111 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_2_1_q0, Q = \weight_vecs_2_1_load_reg_1305).
Adding EN signal on $procdff$1110 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_1_1_q0, Q = \weight_vecs_1_1_load_reg_1300).
Adding EN signal on $procdff$1109 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_0_1_q0, Q = \weight_vecs_0_1_load_reg_1295).
Adding EN signal on $procdff$1108 ($dff) from module td_fused_top_tdf4_dot_product (D = \ifmap_vec_1_q0, Q = \ifmap_vec_1_load_reg_1287).
Adding EN signal on $procdff$1107 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_3_0_q0, Q = \weight_vecs_3_0_load_reg_1282).
Adding EN signal on $procdff$1106 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_2_0_q0, Q = \weight_vecs_2_0_load_reg_1277).
Adding EN signal on $procdff$1105 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_1_0_q0, Q = \weight_vecs_1_0_load_reg_1272).
Adding EN signal on $procdff$1104 ($dff) from module td_fused_top_tdf4_dot_product (D = \weight_vecs_0_0_q0, Q = \weight_vecs_0_0_load_reg_1267).
Adding EN signal on $procdff$1103 ($dff) from module td_fused_top_tdf4_dot_product (D = \ifmap_vec_0_q0, Q = \ifmap_vec_0_load_reg_1259).
Adding EN signal on $procdff$1102 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_722_p2, Q = \mul27_3_3_reg_1446).
Adding EN signal on $procdff$1101 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_718_p2, Q = \mul27_3_2_reg_1441).
Adding EN signal on $procdff$1100 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_714_p2, Q = \mul27_3_1_reg_1436).
Adding EN signal on $procdff$1088 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_666_p2, Q = \mul_1_reg_1376).
Adding EN signal on $procdff$1082 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1710$559_Y, Q = \select_ln148_10_reg_1129).
Adding EN signal on $procdff$1099 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_710_p2, Q = \mul27_3_reg_1431).
Adding EN signal on $procdff$1087 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_662_p2, Q = \mul_reg_1371).
Adding EN signal on $procdff$1098 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_706_p2, Q = \mul27_2_3_reg_1426).
Adding EN signal on $procdff$1097 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_702_p2, Q = \mul27_2_2_reg_1421).
Adding EN signal on $procdff$1096 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_698_p2, Q = \mul27_2_1_reg_1416).
Adding EN signal on $procdff$1086 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1718$565_Y [3:2], Q = \newIndex_reg_1149).
Adding EN signal on $procdff$1095 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_694_p2, Q = \mul27_2_reg_1411).
Adding EN signal on $procdff$1085 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1718$565_Y [3:0], Q = \trunc_ln149_reg_1142).
Adding EN signal on $procdff$1094 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_690_p2, Q = \mul27_1_3_reg_1406).
Adding EN signal on $procdff$1093 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_686_p2, Q = \mul27_1_2_reg_1401).
Adding EN signal on $procdff$1092 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_682_p2, Q = \mul27_1_1_reg_1396).
Adding EN signal on $procdff$1084 ($dff) from module td_fused_top_tdf4_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf4_dot_product.v:1712$561_Y, Q = \select_ln148_11_reg_1134).
Adding EN signal on $procdff$1091 ($dff) from module td_fused_top_tdf4_dot_product (D = \grp_fu_678_p2, Q = \mul27_1_reg_1391).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_tdf4_dot_product..
Removed 81 unused cells and 1064 unused wires.
<suppressed ~93 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf4_dot_product.
<suppressed ~5 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf4_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf4_dot_product.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf4_dot_product'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf4_dot_product..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf4_dot_product.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_tdf4_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~37 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_tdf4_dot_product.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_tdf4_dot_product'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_tdf4_dot_product..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_tdf4_dot_product.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_tdf4_dot_product ===

   Number of wires:                359
   Number of wire bits:           2420
   Number of public wires:         307
   Number of public wire bits:    2337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     $add                           34
     $and                           18
     $dff                           66
     $dffe                         615
     $eq                            20
     $mux                           90
     $not                           12
     $or                            15
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           13

=== design hierarchy ===

   td_fused_top_tdf4_dot_product      1
     $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
       td_fused_top_ap_hmul_3_max_dsp_16      0
         FPMult_16                   0
           FPMult_ExecuteModule      0
           FPMult_NormalizeModule      0
           FPMult_PrepModule         0
           FPMult_RoundModule        0

   Number of wires:                359
   Number of wire bits:           2420
   Number of public wires:         307
   Number of public wire bits:    2337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                192
     $add                           34
     $and                           18
     $dff                           66
     $dffe                         615
     $eq                            20
     $mux                           90
     $not                           12
     $or                            15
     $pmux                           3
     $reduce_bool                    6
     $reduce_or                      4
     $sdff                          12
     $sdffe                          1
     $sub                           13

End of script. Logfile hash: 123db0cae7, CPU: user 0.39s system 0.00s, MEM: 21.29 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 33% 2x read_verilog (0 sec), 19% 5x opt_expr (0 sec), ...
