<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/  http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><id>8293</id>
	<dc:title xml:lang="en-US">NTTRU: Truly Fast NTRU Using NTT</dc:title>
	<dc:creator>Lyubashevsky, Vadim</dc:creator>
	<dc:creator>Seiler, Gregor</dc:creator>
	<dc:subject xml:lang="en-US">NTRU</dc:subject>
	<dc:subject xml:lang="en-US">Lattice Cryptography</dc:subject>
	<dc:subject xml:lang="en-US">KEM</dc:subject>
	<dc:subject xml:lang="en-US">AVX2</dc:subject>
	<dc:subject xml:lang="en-US">NTT</dc:subject>
	<dc:description xml:lang="en-US">We present NTTRU – an IND-CCA2 secure NTRU-based key encapsulation scheme that uses the number theoretic transform (NTT) over the cyclotomic ring Z7681[X]/(X768−X384+1) and produces public keys and ciphertexts of approximately 1.25 KB at the 128-bit security level. The number of cycles on a Skylake CPU of our constant-time AVX2 implementation of the scheme for key generation, encapsulation and decapsulation is approximately 6.4K, 6.1K, and 7.9K, which is more than 30X, 5X, and 8X faster than these respective procedures in the NTRU schemes that were submitted to the NIST post-quantum standardization process. These running times are also, by a large margin, smaller than those for all the other schemes in the NIST process as well as the KEMs based on elliptic curve Diffie-Hellman. We additionally give a simple transformation that allows one to provably deal with small decryption errors in OW-CPA encryption schemes (such as NTRU) when using them to construct an IND-CCA2 key encapsulation.</dc:description>
	<dc:publisher xml:lang="en-US">Ruhr-Universität Bochum</dc:publisher>
	<dc:date>2019-05-09</dc:date>
	<dc:type>info:eu-repo/semantics/article</dc:type>
	<dc:type>info:eu-repo/semantics/publishedVersion</dc:type>
	<dc:format>application/pdf</dc:format>
	<dc:format>application/pdf</dc:format>
	<dc:identifier>https://tches.iacr.org/index.php/TCHES/article/view/8293</dc:identifier>
	<dc:identifier>10.13154/tches.v2019.i3.180-201</dc:identifier>
	<dc:source xml:lang="en-US">IACR Transactions on Cryptographic Hardware and Embedded Systems; Volume 2019, Issue 3; 180-201</dc:source>
	<dc:source>2569-2925</dc:source>
	<dc:language>eng</dc:language>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8293/7643</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8293/7869</dc:relation>
	<dc:relation>https://tches.iacr.org/index.php/TCHES/article/view/8293/7870</dc:relation>
	<dc:rights xml:lang="en-US">Copyright (c) 2019 Vadim Lyubashevsky, Gregor Seiler</dc:rights>
	<dc:rights xml:lang="en-US">https://creativecommons.org/licenses/by/4.0</dc:rights>
</oai_dc:dc>