../simulation/two_stage_fir_TB/testbench.tcl
../../input_signals