Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Aug  7 21:34:00 2025
| Host         : ulisses-thinkpad running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file bd_8x8_bram_wrapper_control_sets_placed.rpt
| Design       : bd_8x8_bram_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   588 |
|    Minimum number of control sets                        |   588 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1381 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   588 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |   157 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    60 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    83 |
| >= 14 to < 16      |    31 |
| >= 16              |   217 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             388 |          148 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1171 |          502 |
| Yes          | No                    | No                     |           14225 |         4546 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            9275 |         2635 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                                                                                       Enable Signal                                                                                                                                                                                      |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                                                                                                                     | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/full_n_reg                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/fifo_burst/U_fifo_srl/empty_n_reg                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/fifo_burst/U_fifo_srl/empty_n_reg                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                                       |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/full_n_reg                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1_n_0                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_0[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                               | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                    | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1][0]                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                           |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                               | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                    | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1_n_0                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__1_n_0                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__1_n_0                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                               | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__1_n_0                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_2[0]                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/fifo_resp/mOutPtr[3]_i_1__11_n_15655                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__5_n_15655                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_vld_reg_0[0]                                                                                                                                                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                                                                                                                       | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                               | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__1_n_0                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/fifo_rctl/mOutPtr[3]_i_1__15_n_15655                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/fifo_burst/mOutPtr[3]_i_1__6_n_15655                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__1_n_15655                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/dout_vld_reg_0[0]                                                                                                                                                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                                                                                                                                       | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/fifo_rctl/mOutPtr[3]_i_1__14_n_15655                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/fifo_burst/mOutPtr[3]_i_1__2_n_15655                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[3]_i_1__12_n_15655                                                                                                                                                                                                                                                                             | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_2[0]                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                                                                                                                               | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1_n_0                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1_n_15655                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[0].active_cnt_reg[1][0]                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[9][0]                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[25][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[49][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[51][0]                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[4][0]                                                                                                                                                                                                                  | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[16][0]                                                                                                                                                                        | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[24][0]                                                                                                                                                                        | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[8][0]                                                                                                                                                                         | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_1[0]                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_0[0]                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[15].mux_s2_inst_2[0]                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[32][0]                                                                                                                                                                        | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_axi_awready[2][0]                                                                                                                                                                                                                  | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                      | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_4[0]                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_5[0]                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_1[0]                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_2[0]                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                  |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                           |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                           |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                           |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                           |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                           |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                                                                                                                                                      | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_1[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                           |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                     |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                       |                3 |              4 |         1.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                           |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                      | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                               |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[4].active_cnt[35]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__1_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__1_n_0                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                               | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                             | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[1].active_cnt[11]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[0].active_cnt[3]_i_1__0_n_0                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[2].active_cnt[19]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[3].active_cnt[27]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_0[0]                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[5].active_cnt[43]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[6].active_cnt[51]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_cnt[59]_i_1__0_n_0                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/m_axi_arready[4][0]                                                                                                                                                                                                                                                                                      | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_6[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_5[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_3[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_2[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_arbiter.s_ready_i_reg[0]_4[0]                                                                                                                                                                                                   | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                               | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                                                                                                                                    | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                                                                                      | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                4 |              4 |         1.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2.gen_mux_5_8[47].mux_s2_inst_3[0]                                                                                                                                                                                 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                       |                1 |              4 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              4 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__3_n_15655                                                                                                                                                                                                                                                                             | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                1 |              5 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                1 |              5 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                                                     | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                2 |              5 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                              | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              5 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_15655                                                                                                                                                                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                                                                                     | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              5 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                   | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                1 |              5 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ap_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                3 |              6 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                     | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                1 |              6 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                                                                                                                                      | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |              6 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                                                                                                                           | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rs_rdata/push                                                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                4 |              7 |         1.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_22_reg_26580                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_22_reg_2658                                                                                                |                4 |              8 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_21_reg_26810                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_21_reg_2681                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_16_reg_27960                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_16_reg_2796                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_17_reg_27730                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_17_reg_2773                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_18_reg_27500                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_18_reg_2750                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_19_reg_27270                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_19_reg_2727                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter0_value_a_30_reg_2500                                                                                                                                                                                                            | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_ap_start_reg_reg[0]           |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_20_reg_27040                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_20_reg_2704                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_1_n_15655                                                                                                                                                                                                                                                                                             | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                4 |              8 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/buff_rdata/mOutPtr[7]_i_1__0_n_15655                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |              8 |         1.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                           | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.last_loop                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                                                                                                                                       | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/fifo_burst/U_fifo_srl/SR[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                4 |              8 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_phi_reg_pp0_iter0_value_a_29_reg_2512                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U223/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_phi_reg_pp0_iter0_value_a_29_reg_25127_out |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_21_reg_27380                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_21_reg_2738                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_22_reg_27150                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_22_reg_2715                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                4 |              8 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_23_reg_26920                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_23_reg_2692                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_24_reg_26690                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_24_reg_2669                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_25_reg_26460                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_25_reg_2646                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_26_reg_26230                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_26_reg_2623                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_27_reg_26000                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_27_reg_2600                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_reg_28540                                                                                                                                                                                                              | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_reg_2854                                                                                                   |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_70_o_ap_vld                                                                                             |                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_24_reg_26120                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_24_reg_2612                                                                                                |                5 |              8 |         1.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U232/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[12][0]                                                                                                                                      |                                                                                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U233/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/p_reg__18_i_2_n_15655                                                                                                                                     | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_ap_start_reg_reg[0]           |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1455[7]_i_1_n_15655                                          |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_23_reg_26350                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_23_reg_2635                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/mxm_execute_ursa_0/inst/call_a_cast_loc_channel_U/ap_sync_reg_channel_write_zext_ln142_loc_channel                                                                                                                                                             |                5 |              8 |         1.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_phi_reg_pp0_iter0_value_a_28_reg_2523                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U235/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_phi_reg_pp0_iter0_value_a_28_reg_25233_out |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1448[7]_i_1_n_15655                                          |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[15][0]                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/b_reg[7]_i_1__0_n_15655                       |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                         | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_25_reg_25890                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_25_reg_2589                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_reg_28190                                                                                                                                                                                                              | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_reg_2819                                                                                                   |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_16_reg_28420                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_16_reg_2842                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_17_reg_28300                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_17_reg_2830                                                                                                |                3 |              8 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_18_reg_28070                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_18_reg_2807                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_19_reg_27840                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_19_reg_2784                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_20_reg_27610                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_b_20_reg_2761                                                                                                |                1 |              8 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[15]                                                                                                                                                                                          | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_phi_reg_pp0_iter1_value_a_26_reg_2578                                                                                                |                2 |              8 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                             | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                  |                4 |             10 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/p_15_in                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_15655                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                             | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                  |                4 |             10 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/p_15_in                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_15655                                                                                                                                                                   |                3 |             10 |         3.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                4 |             10 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                      |                5 |             10 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__1_n_15655                                                                                                                                                                  |                2 |             10 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                                                                                                                             | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                                  |                5 |             10 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                             |                5 |             12 |         2.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_valid_i_reg_inv_0[0]                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                             |                6 |             12 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                3 |             12 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                                                       | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             12 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                4 |             12 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                4 |             12 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                     | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/select_ln144_reg_5129[11]_i_1_n_15655                                                                                                                                                                    |                4 |             12 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             12 |         2.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                              |                5 |             12 |         2.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                2 |             12 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             12 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[5]_1[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[12]_i_1_n_0                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/st_mr_bvalid[1]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[12]_i_1_n_0                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                              |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[12]_i_1_n_0                                                                                                                                                                                                                                                     | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                6 |             13 |         2.17 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                              |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |                4 |             13 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                            | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                5 |             13 |         2.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                3 |             13 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                           | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                                                                                                                                  | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                2 |             13 |         6.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                5 |             13 |         2.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                3 |             14 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                4 |             14 |         3.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                4 |             14 |         3.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                2 |             14 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             15 |         3.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                5 |             15 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             15 |         3.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                4 |             15 |         3.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                                                                                                                             | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                                                                                                                              | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |                3 |             15 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[0]_rep__2                                                                                                                                     | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                                                                         |                6 |             16 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U222/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ap_s_axi_U/int_b0_q[15]_i_1_n_15655                                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                8 |             16 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[15]                                                                                                                                         |                                                                                                                                                                                                                                                                              |                5 |             16 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ap_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ap_s_axi_U/int_m[15]_i_1_n_15655                                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                8 |             16 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/t_fu_20400_in                                                                                                                                                                                                                                       | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                          |                5 |             16 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/SR[0]                                         |                2 |             16 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ap_s_axi_U/int_a0_p[15]_i_1_n_15655                                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                6 |             16 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                4 |             21 |         5.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                4 |             21 |         5.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                                                                                                                    | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                4 |             21 |         5.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                8 |             22 |         2.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U220/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U56/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U200/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                8 |             24 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |               12 |             24 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/call_a_cast_loc_channel_U/U_mxm_execute_ursa_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U201/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U221/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                7 |             24 |         3.43 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/call_b_cast_loc_channel_U/U_mxm_execute_ursa_fifo_w12_d2_S_ShiftReg/push                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |                5 |             24 |         4.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U202/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               12 |             24 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U203/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               10 |             24 |         2.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U216/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U217/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U218/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                6 |             24 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U219/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |                4 |             24 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                7 |             27 |         3.86 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                8 |             28 |         3.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                5 |             28 |         5.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |                7 |             28 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                4 |             28 |         7.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                7 |             28 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                7 |             29 |         4.14 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                6 |             29 |         4.83 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                7 |             29 |         4.14 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                5 |             29 |         5.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                5 |             30 |         6.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                7 |             30 |         4.29 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast24_i_reg_58290                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                8 |             30 |         3.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast23_i_reg_58030                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |                9 |             30 |         3.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/ap_CS_fsm_reg[3][0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |               12 |             30 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               13 |             30 |         2.31 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast30_i_reg_59490                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               10 |             30 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |                6 |             31 |         5.17 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |                6 |             31 |         5.17 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                                                                                                                     | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |             31 |         6.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |             31 |         6.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                6 |             32 |         5.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/m_cast21_loc_channel_U/U_mxm_execute_ursa_fifo_w20_d2_S_ShiftReg/push                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/m_cast18_loc_channel_U/U_mxm_execute_ursa_fifo_w19_d2_S_ShiftReg/push                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/m_cast16_loc_channel_U/U_mxm_execute_ursa_fifo_w18_d2_S_ShiftReg/push                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/control_s_axi_U/rdata[31]_i_1_n_15655                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/control_s_axi_U/int_addr_c0                                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                7 |             32 |         4.57 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/control_s_axi_U/int_addr_b0                                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                6 |             32 |         5.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/control_s_axi_U/int_addr_a0                                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                8 |             32 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/m_cast_loc_channel_U/U_mxm_execute_ursa_fifo_w17_d2_S_ShiftReg/push_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_i_i_reg_185290                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                              |                4 |             32 |         8.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/reg_2912[31]_i_1_n_15655                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/reg_29080                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/zext_ln142_loc_channel_U/U_mxm_execute_ursa_fifo_w32_d2_S_ShiftReg/push                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                              |                5 |             32 |         6.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                6 |             32 |         5.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |                5 |             32 |         6.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                       | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_0                                                                         |                8 |             32 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                              |                5 |             32 |         6.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |               19 |             33 |         1.74 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/push                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/push_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |               17 |             33 |         1.94 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |             33 |         6.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |               12 |             33 |         2.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                |               19 |             33 |         1.74 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |             33 |         6.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               10 |             34 |         3.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/sub24_loc_channel_U/U_mxm_execute_ursa_fifo_w17_d2_S_ShiftReg/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               13 |             34 |         2.62 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                              |                5 |             34 |         6.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |             34 |         6.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                5 |             34 |         6.80 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |                5 |             37 |         7.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                5 |             37 |         7.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               10 |             39 |         3.90 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                                                                                                                                 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               10 |             39 |         3.90 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/ost_ctrl_valid                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                9 |             39 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |               20 |             40 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[5]_0                                                                                                                                                                                                                                  | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[12][0]                                                                                                                                      |                                                                                                                                                                                                                                                                              |               13 |             40 |         3.08 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                  |               22 |             40 |         1.82 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[13]                                                                                                                                         |                                                                                                                                                                                                                                                                              |               16 |             40 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                   |               22 |             44 |         2.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/p_15_in                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               13 |             45 |         3.46 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               14 |             45 |         3.21 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_15_in                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |                9 |             45 |         5.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/p_15_in                                                                                                                                                                                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               10 |             45 |         4.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               13 |             45 |         3.46 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               11 |             45 |         4.09 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                8 |             45 |         5.62 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             45 |         4.09 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_2/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                              |               12 |             45 |         3.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                8 |             46 |         5.75 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |                9 |             46 |         5.11 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |                7 |             46 |         6.57 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast_i_reg_57080                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               11 |             46 |         4.18 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast19_i_reg_57400                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               13 |             46 |         3.54 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                              |               10 |             46 |         4.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               13 |             47 |         3.62 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               10 |             47 |         4.70 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               15 |             47 |         3.13 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               11 |             47 |         4.27 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               10 |             47 |         4.70 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               11 |             47 |         4.27 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/i_fu_19120                                                                                                                                                                                                                                                                                                           | bd_8x8_bram_i/mxm_execute_ursa_0/inst/m_cast18_loc_channel_U/SR[0]                                                                                                                                                                                                           |               13 |             48 |         3.69 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U237/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[14]                                                                                                                                         |                                                                                                                                                                                                                                                                              |               19 |             48 |         2.53 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/b0_q_read_reg_56360                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                              |               15 |             48 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |               13 |             52 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                   | bd_8x8_bram_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                     |               12 |             52 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               14 |             54 |         3.86 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U159/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               18 |             56 |         3.11 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                                                                                                                               | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               15 |             60 |         4.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                              |               22 |             60 |         2.73 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/tmp_valid_reg_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |               19 |             60 |         3.16 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ap_s_axi_U/Block_entry115_proc_U0_ap_ready                                                                                                                                                                                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               21 |             61 |         2.90 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast27_i_reg_58720                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               16 |             62 |         3.88 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               20 |             64 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               20 |             64 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mul_17s_32s_32_2_1_U5/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |               18 |             64 |         3.56 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                              |               19 |             64 |         3.37 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               18 |             64 |         3.56 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast22_i_reg_57720                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               15 |             65 |         4.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/load_unit/bus_wide_gen.rreq_offset/full_n_reg_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               20 |             68 |         3.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/load_unit/bus_wide_gen.rreq_offset/full_n_reg_1                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                              |               20 |             68 |         3.40 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               28 |             72 |         2.57 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                              |               32 |             72 |         2.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/mac_muladd_16ns_6ns_32s_32_4_1_U539/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/grp_fu_5629_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               16 |             77 |         4.81 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/mac_muladd_16ns_6ns_32s_32_4_1_U538/mxm_execute_ursa_mac_muladd_16ns_6ns_32s_32_4_1_DSP48_2_U/grp_fu_5621_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                              |               22 |             77 |         3.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               33 |             80 |         2.42 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/aw_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               21 |             80 |         3.81 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/bi_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                                                | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               24 |             80 |         3.33 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                                                                                                                               | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               19 |             80 |         4.21 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U188/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[11]                                                                                                                                         |                                                                                                                                                                                                                                                                              |               25 |             88 |         3.52 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_11900                                                                          |                                                                                                                                                                                                                                                                              |               28 |             88 |         3.14 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U236/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[1]                                                                                                                                          | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               37 |            100 |         2.70 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U263/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               25 |            104 |         4.16 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U70/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               35 |            112 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U234/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                              |               35 |            112 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast29_i_reg_58980                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               36 |            128 |         3.56 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/p_cast31_i_reg_59750                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                              |               41 |            148 |         3.61 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U238/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[15][0]                                                                                                                                      |                                                                                                                                                                                                                                                                              |               45 |            160 |         3.56 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[4][0]                                                                                                                                        |                                                                                                                                                                                                                                                                              |               64 |            162 |         2.53 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1382_o_ap_vld |                                                                                                                                                                                                                                                                              |               74 |            184 |         2.49 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U54/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[5]                                                                                                                                           |                                                                                                                                                                                                                                                                              |               69 |            186 |         2.70 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[8]                                                                                                                                          |                                                                                                                                                                                                                                                                              |               60 |            192 |         3.20 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[9]                                                                                                                                          |                                                                                                                                                                                                                                                                              |               63 |            192 |         3.05 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U149/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[10]                                                                                                                                         |                                                                                                                                                                                                                                                                              |               59 |            192 |         3.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/ca_m_axi_U/store_unit/buff_wdata/full_n_reg_2                                                                                                                                                                                                                                                                                                      | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |               84 |            193 |         2.30 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[6]_0                                                                                                                                        |                                                                                                                                                                                                                                                                              |               61 |            202 |         3.31 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U106/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[7]                                                                                                                                          |                                                                                                                                                                                                                                                                              |               57 |            210 |         3.68 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_919_o_ap_vld  |                                                                                                                                                                                                                                                                              |               86 |            216 |         2.51 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               72 |            216 |         3.00 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U249/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_enable_reg_pp0_iter2_reg_rep__2                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               72 |            220 |         3.06 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U71/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               85 |            224 |         2.64 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |               76 |            232 |         3.05 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U9/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[0]_rep__2                                                                                                                                     |                                                                                                                                                                                                                                                                              |               96 |            233 |         2.43 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1008_o_ap_vld |                                                                                                                                                                                                                                                                              |               87 |            248 |         2.85 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1310_o_ap_vld |                                                                                                                                                                                                                                                                              |              114 |            256 |         2.25 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_954_o_ap_vld  |                                                                                                                                                                                                                                                                              |               79 |            256 |         3.24 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1064_o_ap_vld |                                                                                                                                                                                                                                                                              |               65 |            256 |         3.94 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[1]_rep                                                                                                                                       |                                                                                                                                                                                                                                                                              |               97 |            261 |         2.69 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U134/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1098_o_ap_vld |                                                                                                                                                                                                                                                                              |               72 |            264 |         3.67 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998_mxm_execute_ursa_signed_char_unsigned_short_unsigned_char_unsigned_short_i_1001_o_ap_vld  |                                                                                                                                                                                                                                                                              |               79 |            264 |         3.34 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U262/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_enable_reg_pp0_iter2_reg                                                                                                                               | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               95 |            280 |         2.95 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U69/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[519]                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               86 |            320 |         3.72 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U103/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               78 |            320 |         4.10 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U55/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[519]                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               88 |            320 |         3.64 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U119/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               88 |            320 |         3.64 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U39/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[519]                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               97 |            320 |         3.30 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U135/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               85 |            320 |         3.76 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/ap_CS_fsm_reg[519]_10                                                                                                                                                                                                                               | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               73 |            320 |         4.38 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U151/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               82 |            320 |         3.90 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U167/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               97 |            320 |         3.30 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U183/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               93 |            320 |         3.44 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U23/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/ap_CS_fsm_reg[519]                                                                                                                                         | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               88 |            320 |         3.64 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U199/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[519]                                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               97 |            320 |         3.30 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U215/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/icmp_ln150_reg_17840_reg[0]                                                                                                                               | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |               92 |            320 |         3.48 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U231/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_enable_reg_pp0_iter1_reg_rep__3                                                                                                                        | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/ap_CS_fsm_state520                                                                                                                                                                                       |              128 |            320 |         2.50 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U97/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |              159 |            360 |         2.26 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                              |              149 |            392 |         2.63 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/icmp_ln150_reg_17840_reg[0][0]                                                                                                                             |                                                                                                                                                                                                                                                                              |              181 |            392 |         2.17 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8ns_8s_20s_20_4_1_U25/mxm_execute_ursa_mac_muladd_8ns_8s_20s_20_4_1_DSP48_0_U/add_ln43_5_reg_189300                                                                                                                                      |                                                                                                                                                                                                                                                                              |              134 |            461 |         3.44 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                              |              149 |            492 |         3.30 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |              185 |            672 |         3.63 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                          | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_sa_store_fu_3818/SS[0]                                                                                                                                                                               |              315 |            820 |         2.60 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U85/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                              |              247 |            896 |         3.63 |
|  bd_8x8_bram_i/processing_system7_0/inst/FCLK_CLK0 | bd_8x8_bram_i/mxm_execute_ursa_0/inst/Loop_VITIS_LOOP_144_1_proc_U0/grp_Loop_VITIS_LOOP_144_1_proc_Pipeline_VITIS_LOOP_150_3_fu_1998/mac_muladd_8s_8ns_20s_20_4_1_U89/mxm_execute_ursa_mac_muladd_8s_8ns_20s_20_4_1_DSP48_1_U/ap_CS_fsm_reg[0]_rep[0]                                                                                                                                    |                                                                                                                                                                                                                                                                              |              511 |           1432 |         2.80 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


