#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 10:39:47 2023
# Process ID: 49832
# Current directory: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22872 F:\Computer Organization\Project\CS214-Computer-Organization-Project\verilog\verilog.xpr
# Log file: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/vivado.log
# Journal file: F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/verilog.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Computer Organization/Project/CS214-Computer-Organization-Project/verilog/SEU_CSE_507_user_uart_bmpg_1.3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog'
INFO: [Project 1-313] Project file moved from 'P:/CS214-Computer-Organization/Project/verilog' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe}] [get_ips prgrom]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../../CS214-Computer-Organization-Project/tools/prgmip32.coe'
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 6 prgrom_synth_1
[Fri May 26 10:43:21 2023] Launched prgrom_synth_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/prgrom_synth_1/runme.log
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/dmem32.coe}] [get_ips RAM]
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../../CS214-Computer-Organization-Project/tools/dmem32.coe'
generate_target all [get_files  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -sync -force -quiet
reset_run RAM_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/RAM_synth_1

launch_runs -jobs 6 RAM_synth_1
[Fri May 26 10:44:15 2023] Launched RAM_synth_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acexit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 11:05:32 2023...
{questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri May 26 10:44:20 2023] Launched RAM_synth_1, prgrom_synth_1, synth_1...
Run output will be captured here:
RAM_synth_1: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/RAM_synth_1/runme.log
prgrom_synth_1: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/prgrom_synth_1/runme.log
synth_1: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 10:44:21 2023] Launched impl_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/impl_1/runme.log
set_property  ip_repo_paths  {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM} {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom'.
reset_run synth_1
launch_runs synth_1 -jobs 6
[Fri May 26 10:51:50 2023] Launched synth_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri May 26 10:53:36 2023] Launched impl_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}] -no_script -reset -force -quiet
remove_files  -fileset RAM {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci}}
INFO: [Project 1-386] Moving file 'F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM/RAM.xci' from fileset 'RAM' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -reset -force -quiet
remove_files  -fileset prgrom {{F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci}}
INFO: [Project 1-386] Moving file 'F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom/prgrom.xci' from fileset 'prgrom' to fileset 'sources_1'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir {f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/dmem32.coe}] [get_ips RAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'RAM' to 'RAM' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/dmem32.coe' provided. It will be converted relative to IP Instance files '../../../../../../CS214-Computer-Organization-Project/tools/dmem32.coe'
generate_target {instantiation_template} [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM'...
generate_target all [get_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'RAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'RAM'...
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}]
launch_runs -jobs 6 RAM_synth_1
[Fri May 26 10:56:24 2023] Launched RAM_synth_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/RAM_synth_1/runme.log
export_simulation -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/RAM_1/RAM.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Instmem -dir {f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {Instmem} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Instmem]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Instmem' to 'Instmem' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../../CS214-Computer-Organization-Project/tools/prgmip32.coe'
generate_target {instantiation_template} [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Instmem'...
generate_target all [get_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Instmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Instmem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'Instmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Instmem'...
catch { config_ip_cache -export [get_ips -all Instmem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Instmem, cache-ID = c782a8c7081b0e98; cache size = 5.462 MB.
export_ip_user_files -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci'
export_simulation -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}] -no_script -reset -force -quiet
remove_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}
remove_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci}}
WARNING: [Vivado 12-818] No files matched 'f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/Instmem/Instmem.xci'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name prgrom -dir {f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {prgrom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {F:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips prgrom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'prgrom' to 'prgrom' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file 'f:/Computer Organization/Project/CS214-Computer-Organization-Project/tools/prgmip32.coe' provided. It will be converted relative to IP Instance files '../../../../../../CS214-Computer-Organization-Project/tools/prgmip32.coe'
generate_target {instantiation_template} [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'prgrom'...
generate_target all [get_files  {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'prgrom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'prgrom'...
catch { config_ip_cache -export [get_ips -all prgrom] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP prgrom, cache-ID = c782a8c7081b0e98; cache size = 5.462 MB.
export_ip_user_files -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci'
export_simulation -of_objects [get_files {{f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci}}] -directory {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/sim_scripts} -ip_user_files_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files} -ipstatic_source_dir {F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.ip_user_files/ipstatic} -lib_map_path [list {modelsim=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/modelsim} {questa=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/questa} {riviera=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/riviera} {activehdl=F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'f:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.srcs/sources_1/ip/prgrom_1/prgrom.xci' is already up-to-date
[Fri May 26 10:59:23 2023] Launched synth_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/synth_1/runme.log
[Fri May 26 10:59:23 2023] Launched impl_1...
Run output will be captured here: F:/Computer Organization/Project/CS214-Computer-Organization-Project-c6f5537bd8ba3acbb449b7ed58fd49140ee2cc44/verilog/verilog.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 26 11:04:50 2023...
