Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Sat May 14 21:53:06 2022
| Host             : LAPTOP-T2FRDGEF running 64-bit major release  (build 9200)
| Command          : report_power -file pipeline_cpu_display_power_routed.rpt -pb pipeline_cpu_display_power_summary_routed.pb -rpx pipeline_cpu_display_power_routed.rpx
| Design           : pipeline_cpu_display
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 59.761 (Junction temp exceeded!) |
| Dynamic (W)              | 58.078                           |
| Device Static (W)        | 1.683                            |
| Effective TJA (C/W)      | 1.9                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.380 |     5637 |       --- |             --- |
|   LUT as Logic |     4.630 |     2765 |    133800 |            2.07 |
|   CARRY4       |     0.432 |       90 |     33450 |            0.27 |
|   Register     |     0.219 |     2175 |    267600 |            0.81 |
|   BUFG         |     0.058 |        3 |        32 |            9.38 |
|   F7/F8 Muxes  |     0.041 |      309 |    133800 |            0.23 |
|   Others       |     0.000 |       35 |       --- |             --- |
| Signals        |     7.837 |     4465 |       --- |             --- |
| Block RAM      |     0.288 |      2.5 |       365 |            0.68 |
| I/O            |    44.573 |       29 |       400 |            7.25 |
| Static Power   |     1.683 |          |           |                 |
| Total          |    59.761 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    14.701 |      13.490 |      1.211 |
| Vccaux    |       1.800 |     1.839 |       1.633 |      0.206 |
| Vcco33    |       3.300 |    12.619 |      12.614 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.073 |       0.024 |      0.049 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| pipeline_cpu_display                           |    58.078 |
|   cpu                                          |    10.471 |
|     EXE_module                                 |     1.190 |
|       multiply_module                          |     1.190 |
|     IF_module                                  |     1.462 |
|     MEM_module                                 |     0.107 |
|     WB_module                                  |     0.967 |
|     data_ram_module                            |     0.119 |
|       U0                                       |     0.119 |
|         inst_blk_mem_gen                       |     0.119 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.119 |
|             valid.cstr                         |     0.119 |
|               ramloop[0].ram.r                 |     0.119 |
|                 prim_noinit.ram                |     0.119 |
|     inst_rom_module                            |     0.195 |
|       U0                                       |     0.195 |
|         inst_blk_mem_gen                       |     0.195 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.195 |
|             valid.cstr                         |     0.195 |
|               ramloop[0].ram.r                 |     0.195 |
|                 prim_init.ram                  |     0.195 |
|     rf_module                                  |     1.857 |
|   lcd_module                                   |    47.374 |
|     lcd_draw_module                            |     0.799 |
|     lcd_init_module                            |     0.650 |
|     lcd_rom_module                             |     0.417 |
|       U0                                       |     0.417 |
|         inst_blk_mem_gen                       |     0.417 |
|           gnativebmg.native_blk_mem_gen        |     0.417 |
|             valid.cstr                         |     0.417 |
|               ramloop[0].ram.r                 |     0.417 |
|                 prim_init.ram                  |     0.417 |
|     touch_module                               |     0.293 |
|       int_io                                   |     0.000 |
|       sda_io                                   |     0.036 |
+------------------------------------------------+-----------+


