// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tracking_backward_pass_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i,
        p_1_address0,
        p_1_ce0,
        p_1_we0,
        p_1_d0,
        p_1_q0,
        p_1_address1,
        p_1_ce1,
        p_1_q1,
        r_1_address0,
        r_1_ce0,
        r_1_q0,
        r_1_address1,
        r_1_ce1,
        r_1_q1,
        q_1_address0,
        q_1_ce0,
        q_1_q0,
        q_1_address1,
        q_1_ce1,
        q_1_q1,
        AmBKt_1_address0,
        AmBKt_1_ce0,
        AmBKt_1_q0,
        AmBKt_1_address1,
        AmBKt_1_ce1,
        AmBKt_1_q1,
        tiny_x1_address0,
        tiny_x1_ce0,
        tiny_x1_we0,
        tiny_x1_d0,
        tiny_x1_q0,
        KinfT_1_address0,
        KinfT_1_ce0,
        KinfT_1_q0,
        KinfT_1_address1,
        KinfT_1_ce1,
        KinfT_1_q1,
        tiny_x2_address0,
        tiny_x2_ce0,
        tiny_x2_we0,
        tiny_x2_d0,
        tiny_x2_q0,
        tiny_x3_address0,
        tiny_x3_ce0,
        tiny_x3_we0,
        tiny_x3_d0,
        tiny_x3_q0,
        grp_fu_743_p_din0,
        grp_fu_743_p_din1,
        grp_fu_743_p_opcode,
        grp_fu_743_p_dout0,
        grp_fu_743_p_ce,
        grp_fu_2073_p_din0,
        grp_fu_2073_p_din1,
        grp_fu_2073_p_opcode,
        grp_fu_2073_p_dout0,
        grp_fu_2073_p_ce
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_state4 = 16'd8;
parameter    ap_ST_fsm_state5 = 16'd16;
parameter    ap_ST_fsm_state6 = 16'd32;
parameter    ap_ST_fsm_state7 = 16'd64;
parameter    ap_ST_fsm_state8 = 16'd128;
parameter    ap_ST_fsm_state9 = 16'd256;
parameter    ap_ST_fsm_state10 = 16'd512;
parameter    ap_ST_fsm_state11 = 16'd1024;
parameter    ap_ST_fsm_state12 = 16'd2048;
parameter    ap_ST_fsm_state13 = 16'd4096;
parameter    ap_ST_fsm_state14 = 16'd8192;
parameter    ap_ST_fsm_state15 = 16'd16384;
parameter    ap_ST_fsm_state16 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] i;
output  [6:0] p_1_address0;
output   p_1_ce0;
output   p_1_we0;
output  [31:0] p_1_d0;
input  [31:0] p_1_q0;
output  [6:0] p_1_address1;
output   p_1_ce1;
input  [31:0] p_1_q1;
output  [5:0] r_1_address0;
output   r_1_ce0;
input  [31:0] r_1_q0;
output  [5:0] r_1_address1;
output   r_1_ce1;
input  [31:0] r_1_q1;
output  [6:0] q_1_address0;
output   q_1_ce0;
input  [31:0] q_1_q0;
output  [6:0] q_1_address1;
output   q_1_ce1;
input  [31:0] q_1_q1;
output  [7:0] AmBKt_1_address0;
output   AmBKt_1_ce0;
input  [31:0] AmBKt_1_q0;
output  [7:0] AmBKt_1_address1;
output   AmBKt_1_ce1;
input  [31:0] AmBKt_1_q1;
output  [3:0] tiny_x1_address0;
output   tiny_x1_ce0;
output   tiny_x1_we0;
output  [31:0] tiny_x1_d0;
input  [31:0] tiny_x1_q0;
output  [5:0] KinfT_1_address0;
output   KinfT_1_ce0;
input  [31:0] KinfT_1_q0;
output  [5:0] KinfT_1_address1;
output   KinfT_1_ce1;
input  [31:0] KinfT_1_q1;
output  [3:0] tiny_x2_address0;
output   tiny_x2_ce0;
output   tiny_x2_we0;
output  [31:0] tiny_x2_d0;
input  [31:0] tiny_x2_q0;
output  [3:0] tiny_x3_address0;
output   tiny_x3_ce0;
output   tiny_x3_we0;
output  [31:0] tiny_x3_d0;
input  [31:0] tiny_x3_q0;
output  [31:0] grp_fu_743_p_din0;
output  [31:0] grp_fu_743_p_din1;
output  [1:0] grp_fu_743_p_opcode;
input  [31:0] grp_fu_743_p_dout0;
output   grp_fu_743_p_ce;
output  [31:0] grp_fu_2073_p_din0;
output  [31:0] grp_fu_2073_p_din1;
output  [0:0] grp_fu_2073_p_opcode;
input  [31:0] grp_fu_2073_p_dout0;
output   grp_fu_2073_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[6:0] p_1_address0;
reg p_1_ce0;
reg p_1_we0;
reg[6:0] p_1_address1;
reg p_1_ce1;
reg[5:0] r_1_address0;
reg r_1_ce0;
reg[5:0] r_1_address1;
reg r_1_ce1;
reg[3:0] tiny_x1_address0;
reg tiny_x1_ce0;
reg tiny_x1_we0;
reg[3:0] tiny_x2_address0;
reg tiny_x2_ce0;
reg tiny_x2_we0;
reg[3:0] tiny_x3_address0;
reg tiny_x3_ce0;
reg tiny_x3_we0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] mul_i_fu_358_p2;
reg   [6:0] mul_i_reg_430;
wire   [5:0] mul_i1_fu_365_p3;
reg   [5:0] mul_i1_reg_435;
wire   [6:0] mul_i12_fu_389_p2;
reg   [6:0] mul_i12_reg_443;
wire    ap_CS_fsm_state3;
wire   [31:0] p_col_p1_q1;
reg   [31:0] p_col_p1_load_reg_460;
wire    ap_CS_fsm_state4;
wire   [31:0] p_col_p1_q0;
reg   [31:0] p_col_p1_load_1_reg_465;
reg   [31:0] p_col_p1_load_2_reg_480;
wire    ap_CS_fsm_state5;
reg   [31:0] p_col_p1_load_3_reg_485;
reg   [31:0] p_col_p1_load_4_reg_500;
wire    ap_CS_fsm_state6;
reg   [31:0] p_col_p1_load_5_reg_505;
wire    ap_CS_fsm_state7;
reg   [31:0] p_col_p1_load_6_reg_530;
reg   [31:0] p_col_p1_load_7_reg_535;
reg   [31:0] r_1_load_reg_550;
wire    ap_CS_fsm_state8;
reg   [31:0] r_1_load_1_reg_555;
reg   [31:0] p_col_p1_load_8_reg_570;
reg   [31:0] p_col_p1_load_9_reg_575;
reg   [31:0] r_1_load_2_reg_590;
wire    ap_CS_fsm_state9;
reg   [31:0] r_1_load_3_reg_595;
reg   [31:0] p_col_p1_load_10_reg_600;
reg   [31:0] p_col_p1_load_11_reg_605;
reg   [3:0] p_col_p1_address0;
reg    p_col_p1_ce0;
reg    p_col_p1_we0;
reg   [3:0] p_col_p1_address1;
reg    p_col_p1_ce1;
reg    p_col_p1_we1;
reg   [3:0] q_col_address0;
reg    q_col_ce0;
reg    q_col_we0;
wire   [31:0] q_col_q0;
reg    q_col_ce1;
reg    q_col_we1;
reg   [3:0] p_col_address0;
reg    p_col_ce0;
reg    p_col_we0;
reg   [31:0] p_col_d0;
wire   [31:0] p_col_q0;
reg   [3:0] p_col_address1;
reg    p_col_ce1;
reg    p_col_we1;
wire   [31:0] p_col_q1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_ready;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_d0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_ce1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_we1;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_d1;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_ce0;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_ce1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_ready;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_d0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_ce1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_we1;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_d1;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_ce0;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_ce1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_ready;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_d0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_ce1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_we1;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_d1;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_ce0;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_ce1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_ready;
wire   [7:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_ce0;
wire   [7:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_ce1;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_d0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_ready;
wire   [5:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_ce0;
wire   [5:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_ce1;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_d0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_din0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_din1;
wire   [0:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_opcode;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_ce;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_din0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_din1;
wire   [0:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_opcode;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_ce;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_ready;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x1_ce0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x2_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x2_ce0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_d0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_din0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_din1;
wire   [0:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_opcode;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_ce;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_ready;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_q_col_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_q_col_ce0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_d0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_tiny_x3_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_tiny_x3_ce0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_din0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_din1;
wire   [0:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_opcode;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_ce;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_done;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_idle;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_ready;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_ce0;
wire   [3:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_address1;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_ce1;
wire   [6:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_address0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_ce0;
wire    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_we0;
wire   [31:0] grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_d0;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start_reg;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start_reg;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start_reg;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln88_74_fu_396_p1;
wire   [63:0] zext_ln88_75_fu_405_p1;
wire   [63:0] zext_ln88_76_fu_415_p1;
wire   [63:0] zext_ln88_77_fu_425_p1;
wire   [3:0] add_ln48_fu_328_p2;
wire   [2:0] empty_fu_334_p1;
wire   [5:0] p_shl1_fu_346_p3;
wire   [6:0] p_shl_fu_338_p3;
wire   [6:0] p_shl1_cast_fu_354_p1;
wire   [2:0] empty_120_fu_377_p1;
wire   [6:0] p_shl2_fu_381_p3;
wire   [6:0] zext_ln88_fu_373_p1;
wire   [5:0] or_ln88_4_fu_400_p2;
wire   [5:0] or_ln88_fu_410_p2;
wire   [5:0] or_ln88_3_fu_420_p2;
reg   [31:0] grp_fu_610_p0;
reg   [31:0] grp_fu_610_p1;
reg   [1:0] grp_fu_610_opcode;
reg    grp_fu_610_ce;
reg    grp_fu_614_ce;
reg   [15:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_block_state10_on_subcall_done;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start_reg = 1'b0;
#0 grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start_reg = 1'b0;
end

tracking_forward_pass_2_x_col_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
p_col_p1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_col_p1_address0),
    .ce0(p_col_p1_ce0),
    .we0(p_col_p1_we0),
    .d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_d0),
    .q0(p_col_p1_q0),
    .address1(p_col_p1_address1),
    .ce1(p_col_p1_ce1),
    .we1(p_col_p1_we1),
    .d1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_d1),
    .q1(p_col_p1_q1)
);

tracking_backward_pass_2_q_col_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
q_col_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_col_address0),
    .ce0(q_col_ce0),
    .we0(q_col_we0),
    .d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_d0),
    .q0(q_col_q0),
    .address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_address1),
    .ce1(q_col_ce1),
    .we1(q_col_we1),
    .d1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_d1)
);

tracking_forward_pass_2_x_col_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
p_col_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_col_address0),
    .ce0(p_col_ce0),
    .we0(p_col_we0),
    .d0(p_col_d0),
    .q0(p_col_q0),
    .address1(p_col_address1),
    .ce1(p_col_ce1),
    .we1(p_col_we1),
    .d1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_d1),
    .q1(p_col_q1)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_86_1 grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_ready),
    .mul_i(mul_i_reg_430),
    .p_col_p1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_address0),
    .p_col_p1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_ce0),
    .p_col_p1_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_we0),
    .p_col_p1_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_d0),
    .p_col_p1_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_address1),
    .p_col_p1_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_ce1),
    .p_col_p1_we1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_we1),
    .p_col_p1_d1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_d1),
    .p_1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_address0),
    .p_1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_ce0),
    .p_1_q0(p_1_q0),
    .p_1_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_address1),
    .p_1_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_ce1),
    .p_1_q1(p_1_q1)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_86_128 grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_ready),
    .mul_i12(mul_i12_reg_443),
    .q_col_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_address0),
    .q_col_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_ce0),
    .q_col_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_we0),
    .q_col_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_d0),
    .q_col_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_address1),
    .q_col_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_ce1),
    .q_col_we1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_we1),
    .q_col_d1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_d1),
    .q_1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_address0),
    .q_1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_ce0),
    .q_1_q0(q_1_q0),
    .q_1_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_address1),
    .q_1_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_ce1),
    .q_1_q1(q_1_q1)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_86_129 grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_ready),
    .mul_i12(mul_i12_reg_443),
    .p_col_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_address0),
    .p_col_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_ce0),
    .p_col_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_we0),
    .p_col_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_d0),
    .p_col_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_address1),
    .p_col_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_ce1),
    .p_col_we1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_we1),
    .p_col_d1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_d1),
    .p_1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_address0),
    .p_1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_ce0),
    .p_1_q0(p_1_q0),
    .p_1_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_address1),
    .p_1_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_ce1),
    .p_1_q1(p_1_q1)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_133_1 grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_ready),
    .p_col_p1_load(p_col_p1_load_reg_460),
    .p_col_p1_load_1(p_col_p1_load_1_reg_465),
    .p_col_p1_load_2(p_col_p1_load_2_reg_480),
    .p_col_p1_load_3(p_col_p1_load_3_reg_485),
    .p_col_p1_load_4(p_col_p1_load_4_reg_500),
    .p_col_p1_load_5(p_col_p1_load_5_reg_505),
    .p_col_p1_load_6(p_col_p1_load_6_reg_530),
    .p_col_p1_load_7(p_col_p1_load_7_reg_535),
    .p_col_p1_load_8(p_col_p1_load_8_reg_570),
    .p_col_p1_load_9(p_col_p1_load_9_reg_575),
    .p_col_p1_load_10(p_col_p1_load_10_reg_600),
    .p_col_p1_load_11(p_col_p1_load_11_reg_605),
    .AmBKt_1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_address0),
    .AmBKt_1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_ce0),
    .AmBKt_1_q0(AmBKt_1_q0),
    .AmBKt_1_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_address1),
    .AmBKt_1_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_ce1),
    .AmBKt_1_q1(AmBKt_1_q1),
    .tiny_x1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_address0),
    .tiny_x1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_ce0),
    .tiny_x1_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_we0),
    .tiny_x1_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_d0)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_133_130 grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_ready),
    .r_1_load(r_1_load_reg_550),
    .r_1_load_1(r_1_load_1_reg_555),
    .r_1_load_2(r_1_load_2_reg_590),
    .r_1_load_3(r_1_load_3_reg_595),
    .KinfT_1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_address0),
    .KinfT_1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_ce0),
    .KinfT_1_q0(KinfT_1_q0),
    .KinfT_1_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_address1),
    .KinfT_1_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_ce1),
    .KinfT_1_q1(KinfT_1_q1),
    .tiny_x2_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_address0),
    .tiny_x2_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_ce0),
    .tiny_x2_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_we0),
    .tiny_x2_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_d0),
    .grp_fu_610_p_din0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_din0),
    .grp_fu_610_p_din1(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_din1),
    .grp_fu_610_p_opcode(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_opcode),
    .grp_fu_610_p_dout0(grp_fu_743_p_dout0),
    .grp_fu_610_p_ce(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_ce),
    .grp_fu_614_p_din0(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_din0),
    .grp_fu_614_p_din1(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_din1),
    .grp_fu_614_p_opcode(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_opcode),
    .grp_fu_614_p_dout0(grp_fu_2073_p_dout0),
    .grp_fu_614_p_ce(grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_ce)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_168_2 grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_ready),
    .tiny_x1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x1_address0),
    .tiny_x1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x1_ce0),
    .tiny_x1_q0(tiny_x1_q0),
    .tiny_x2_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x2_address0),
    .tiny_x2_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x2_ce0),
    .tiny_x2_q0(tiny_x2_q0),
    .tiny_x3_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_address0),
    .tiny_x3_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_ce0),
    .tiny_x3_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_we0),
    .tiny_x3_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_d0),
    .grp_fu_610_p_din0(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_din0),
    .grp_fu_610_p_din1(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_din1),
    .grp_fu_610_p_opcode(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_opcode),
    .grp_fu_610_p_dout0(grp_fu_743_p_dout0),
    .grp_fu_610_p_ce(grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_ce)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_177_2 grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_ready),
    .q_col_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_q_col_address0),
    .q_col_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_q_col_ce0),
    .q_col_q0(q_col_q0),
    .p_col_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_address0),
    .p_col_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_ce0),
    .p_col_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_we0),
    .p_col_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_d0),
    .tiny_x3_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_tiny_x3_address0),
    .tiny_x3_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_tiny_x3_ce0),
    .tiny_x3_q0(tiny_x3_q0),
    .grp_fu_610_p_din0(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_din0),
    .grp_fu_610_p_din1(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_din1),
    .grp_fu_610_p_opcode(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_opcode),
    .grp_fu_610_p_dout0(grp_fu_743_p_dout0),
    .grp_fu_610_p_ce(grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_ce)
);

tracking_backward_pass_2_Pipeline_VITIS_LOOP_93_1 grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start),
    .ap_done(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_done),
    .ap_idle(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_idle),
    .ap_ready(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_ready),
    .p_col_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_address0),
    .p_col_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_ce0),
    .p_col_q0(p_col_q0),
    .p_col_address1(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_address1),
    .p_col_ce1(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_ce1),
    .p_col_q1(p_col_q1),
    .mul_i12(mul_i12_reg_443),
    .p_1_address0(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_address0),
    .p_1_ce0(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_ce0),
    .p_1_we0(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_we0),
    .p_1_d0(grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start_reg <= 1'b1;
        end else if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_ready == 1'b1)) begin
            grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        mul_i12_reg_443[6 : 2] <= mul_i12_fu_389_p2[6 : 2];
        mul_i1_reg_435[5 : 2] <= mul_i1_fu_365_p3[5 : 2];
        mul_i_reg_430[6 : 2] <= mul_i_fu_358_p2[6 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_col_p1_load_10_reg_600 <= p_col_p1_q1;
        p_col_p1_load_11_reg_605 <= p_col_p1_q0;
        r_1_load_2_reg_590 <= r_1_q1;
        r_1_load_3_reg_595 <= r_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_col_p1_load_1_reg_465 <= p_col_p1_q0;
        p_col_p1_load_reg_460 <= p_col_p1_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_col_p1_load_2_reg_480 <= p_col_p1_q1;
        p_col_p1_load_3_reg_485 <= p_col_p1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_col_p1_load_4_reg_500 <= p_col_p1_q1;
        p_col_p1_load_5_reg_505 <= p_col_p1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_col_p1_load_6_reg_530 <= p_col_p1_q1;
        p_col_p1_load_7_reg_535 <= p_col_p1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_col_p1_load_8_reg_570 <= p_col_p1_q1;
        p_col_p1_load_9_reg_575 <= p_col_p1_q0;
        r_1_load_1_reg_555 <= r_1_q0;
        r_1_load_reg_550 <= r_1_q1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_610_ce = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_610_ce = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_610_ce = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_ce;
    end else begin
        grp_fu_610_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_610_opcode = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_610_opcode = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_610_opcode = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_opcode;
    end else begin
        grp_fu_610_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_610_p0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_610_p0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_610_p0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_din0;
    end else begin
        grp_fu_610_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_610_p1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_grp_fu_610_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_610_p1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_grp_fu_610_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_610_p1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_610_p_din1;
    end else begin
        grp_fu_610_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_614_ce = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_ce;
    end else begin
        grp_fu_614_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_address0;
    end else begin
        p_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_1_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_1_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_address1;
    end else begin
        p_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_ce0;
    end else begin
        p_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_1_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_1_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_1_ce1;
    end else begin
        p_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_1_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_we0;
    end else begin
        p_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_col_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_col_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_address0;
    end else begin
        p_col_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_col_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_address1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_address1;
    end else begin
        p_col_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_col_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        p_col_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_ce0;
    end else begin
        p_col_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        p_col_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_col_ce1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_ce1;
    end else begin
        p_col_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_col_d0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_d0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_d0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_d0;
    end else begin
        p_col_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_col_p1_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_col_p1_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_col_p1_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_col_p1_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_col_p1_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_col_p1_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_col_p1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_address0;
    end else begin
        p_col_p1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_col_p1_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_col_p1_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_col_p1_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        p_col_p1_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_col_p1_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_col_p1_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_col_p1_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_address1;
    end else begin
        p_col_p1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        p_col_p1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_col_p1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_ce0;
    end else begin
        p_col_p1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        p_col_p1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        p_col_p1_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_ce1;
    end else begin
        p_col_p1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_col_p1_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_we0;
    end else begin
        p_col_p1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_col_p1_we1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_p_col_p1_we1;
    end else begin
        p_col_p1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_col_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_p_col_we0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_we0;
    end else begin
        p_col_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_col_we1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_p_col_we1;
    end else begin
        p_col_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        q_col_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_q_col_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_col_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_address0;
    end else begin
        q_col_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        q_col_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_q_col_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_col_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_ce0;
    end else begin
        q_col_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        q_col_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_ce1;
    end else begin
        q_col_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        q_col_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_we0;
    end else begin
        q_col_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        q_col_we1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_col_we1;
    end else begin
        q_col_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        r_1_address0 = zext_ln88_77_fu_425_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        r_1_address0 = zext_ln88_75_fu_405_p1;
    end else begin
        r_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        r_1_address1 = zext_ln88_76_fu_415_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        r_1_address1 = zext_ln88_74_fu_396_p1;
    end else begin
        r_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        r_1_ce0 = 1'b1;
    end else begin
        r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7))) begin
        r_1_ce1 = 1'b1;
    end else begin
        r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x1_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        tiny_x1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_address0;
    end else begin
        tiny_x1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        tiny_x1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_ce0;
    end else begin
        tiny_x1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tiny_x1_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_we0;
    end else begin
        tiny_x1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x2_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x2_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        tiny_x2_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_address0;
    end else begin
        tiny_x2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x2_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        tiny_x2_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_ce0;
    end else begin
        tiny_x2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tiny_x2_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_we0;
    end else begin
        tiny_x2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tiny_x3_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_tiny_x3_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x3_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_address0;
    end else begin
        tiny_x3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tiny_x3_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_tiny_x3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x3_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_ce0;
    end else begin
        tiny_x3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tiny_x3_we0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_we0;
    end else begin
        tiny_x3_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AmBKt_1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_address0;

assign AmBKt_1_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_address1;

assign AmBKt_1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_ce0;

assign AmBKt_1_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_AmBKt_1_ce1;

assign KinfT_1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_address0;

assign KinfT_1_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_address1;

assign KinfT_1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_ce0;

assign KinfT_1_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_KinfT_1_ce1;

assign add_ln48_fu_328_p2 = (i + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_done == 1'b0) | (grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_done == 1'b0) | (grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_done == 1'b0) | (grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_done == 1'b0));
end

assign empty_120_fu_377_p1 = i[2:0];

assign empty_fu_334_p1 = add_ln48_fu_328_p2[2:0];

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_177_2_fu_312_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_129_fu_258_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_1_fu_240_ap_start_reg;

assign grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_ap_start_reg;

assign grp_fu_2073_p_ce = grp_fu_614_ce;

assign grp_fu_2073_p_din0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_din0;

assign grp_fu_2073_p_din1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_din1;

assign grp_fu_2073_p_opcode = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_grp_fu_614_p_opcode;

assign grp_fu_743_p_ce = grp_fu_610_ce;

assign grp_fu_743_p_din0 = grp_fu_610_p0;

assign grp_fu_743_p_din1 = grp_fu_610_p1;

assign grp_fu_743_p_opcode = grp_fu_610_opcode;

assign mul_i12_fu_389_p2 = (p_shl2_fu_381_p3 - zext_ln88_fu_373_p1);

assign mul_i1_fu_365_p3 = {{i}, {2'd0}};

assign mul_i_fu_358_p2 = (p_shl_fu_338_p3 - p_shl1_cast_fu_354_p1);

assign or_ln88_3_fu_420_p2 = (mul_i1_reg_435 | 6'd3);

assign or_ln88_4_fu_400_p2 = (mul_i1_reg_435 | 6'd1);

assign or_ln88_fu_410_p2 = (mul_i1_reg_435 | 6'd2);

assign p_1_d0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_93_1_fu_320_p_1_d0;

assign p_shl1_cast_fu_354_p1 = p_shl1_fu_346_p3;

assign p_shl1_fu_346_p3 = {{add_ln48_fu_328_p2}, {2'd0}};

assign p_shl2_fu_381_p3 = {{empty_120_fu_377_p1}, {4'd0}};

assign p_shl_fu_338_p3 = {{empty_fu_334_p1}, {4'd0}};

assign q_1_address0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_address0;

assign q_1_address1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_address1;

assign q_1_ce0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_ce0;

assign q_1_ce1 = grp_backward_pass_2_Pipeline_VITIS_LOOP_86_128_fu_249_q_1_ce1;

assign tiny_x1_d0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_1_fu_266_tiny_x1_d0;

assign tiny_x2_d0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_133_130_fu_288_tiny_x2_d0;

assign tiny_x3_d0 = grp_backward_pass_2_Pipeline_VITIS_LOOP_168_2_fu_302_tiny_x3_d0;

assign zext_ln88_74_fu_396_p1 = mul_i1_reg_435;

assign zext_ln88_75_fu_405_p1 = or_ln88_4_fu_400_p2;

assign zext_ln88_76_fu_415_p1 = or_ln88_fu_410_p2;

assign zext_ln88_77_fu_425_p1 = or_ln88_3_fu_420_p2;

assign zext_ln88_fu_373_p1 = mul_i1_fu_365_p3;

always @ (posedge ap_clk) begin
    mul_i_reg_430[1:0] <= 2'b00;
    mul_i1_reg_435[1:0] <= 2'b00;
    mul_i12_reg_443[1:0] <= 2'b00;
end

endmodule //tracking_backward_pass_2
