/*
 Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
 Your use of Altera Corporation's design tools, logic functions 
 and other software and tools, and its AMPP partner logic 
 functions, and any output files from any of the foregoing 
 (including device programming or simulation files), and any 
 associated documentation or information are expressly subject 
 to the terms and conditions of the Altera Program License 
 Subscription Agreement, the Altera Quartus Prime License Agreement,
 the Altera MegaCore Function License Agreement, or other 
 applicable license agreement, including, without limitation, 
 that your use is for the sole purpose of programming logic 
 devices manufactured by Altera and sold by Altera or its 
 authorized distributors.  Please refer to the applicable 
 agreement for further details.
*/
MODEL
/*MODEL HEADER*/
/*
 This file contains Fast Corner delays for the design using part 5CGXFC5C6F27C7
 with speed grade M, core voltage 1.1V, and temperature 85 Celsius

*/
MODEL_VERSION "1.0";
DESIGN "Fusion-Core-Base";
DATE "03/22/2017 21:51:00";
PROGRAM "Quartus Prime";



INOUT AUD_ADCLRCK;
INOUT AUD_BCLK;
INOUT AUD_DACLRCK;
INOUT HSMC_D[0];
INOUT HSMC_D[1];
INOUT HSMC_D[2];
INOUT HSMC_D[3];
INOUT HSMC_RX_n[0];
INOUT HSMC_RX_n[1];
INOUT HSMC_RX_n[2];
INOUT HSMC_RX_n[3];
INOUT HSMC_RX_n[4];
INOUT HSMC_RX_n[5];
INOUT HSMC_RX_n[6];
INOUT HSMC_RX_n[7];
INOUT HSMC_RX_n[8];
INOUT HSMC_RX_n[9];
INOUT HSMC_RX_n[10];
INOUT HSMC_RX_n[11];
INOUT HSMC_RX_n[12];
INOUT HSMC_RX_n[13];
INOUT HSMC_RX_n[14];
INOUT HSMC_RX_n[15];
INOUT HSMC_RX_n[16];
INOUT HSMC_RX_p[0];
INOUT HSMC_RX_p[1];
INOUT HSMC_RX_p[2];
INOUT HSMC_RX_p[3];
INOUT HSMC_RX_p[4];
INOUT HSMC_RX_p[5];
INOUT HSMC_RX_p[6];
INOUT HSMC_RX_p[7];
INOUT HSMC_RX_p[8];
INOUT HSMC_RX_p[9];
INOUT HSMC_RX_p[10];
INOUT HSMC_RX_p[11];
INOUT HSMC_RX_p[12];
INOUT HSMC_RX_p[13];
INOUT HSMC_RX_p[14];
INOUT HSMC_RX_p[15];
INOUT HSMC_RX_p[16];
INOUT HSMC_TX_n[0];
INOUT HSMC_TX_n[1];
INOUT HSMC_TX_n[2];
INOUT HSMC_TX_n[3];
INOUT HSMC_TX_n[4];
INOUT HSMC_TX_n[5];
INOUT HSMC_TX_n[6];
INOUT HSMC_TX_n[7];
INOUT HSMC_TX_n[8];
INOUT HSMC_TX_n[9];
INOUT HSMC_TX_n[10];
INOUT HSMC_TX_n[11];
INOUT HSMC_TX_n[12];
INOUT HSMC_TX_n[13];
INOUT HSMC_TX_n[14];
INOUT HSMC_TX_n[15];
INOUT HSMC_TX_n[16];
INOUT HSMC_TX_p[0];
INOUT HSMC_TX_p[1];
INOUT HSMC_TX_p[2];
INOUT HSMC_TX_p[3];
INOUT HSMC_TX_p[4];
INOUT HSMC_TX_p[5];
INOUT HSMC_TX_p[6];
INOUT HSMC_TX_p[7];
INOUT HSMC_TX_p[8];
INOUT HSMC_TX_p[9];
INOUT HSMC_TX_p[10];
INOUT HSMC_TX_p[11];
INOUT HSMC_TX_p[12];
INOUT HSMC_TX_p[13];
INOUT HSMC_TX_p[14];
INOUT HSMC_TX_p[15];
INOUT HSMC_TX_p[16];
INOUT I2C_SDA;
INOUT SD_CMD;
INOUT SD_DAT[0];
INOUT SD_DAT[1];
INOUT SD_DAT[2];
INOUT SD_DAT[3];
INOUT SRAM_D[0];
INOUT SRAM_D[1];
INOUT SRAM_D[2];
INOUT SRAM_D[3];
INOUT SRAM_D[4];
INOUT SRAM_D[5];
INOUT SRAM_D[6];
INOUT SRAM_D[7];
INOUT SRAM_D[8];
INOUT SRAM_D[9];
INOUT SRAM_D[10];
INOUT SRAM_D[11];
INOUT SRAM_D[12];
INOUT SRAM_D[13];
INOUT SRAM_D[14];
INOUT SRAM_D[15];
INPUT SW[5];
INPUT SW[0];
INPUT SW[1];
INPUT SW[6];
INPUT SW[2];
INPUT SW[7];
INPUT SW[8];
INPUT SW[3];
INPUT SW[4];
INPUT SW[9];
INPUT ADC_SDO;
INPUT AUD_ADCDAT;
INPUT CLOCK_125_p;
INPUT CLOCK_50_B5B;
INPUT CLOCK_50_B6A;
INPUT CLOCK_50_B7A;
INPUT CLOCK_50_B8A;
INPUT CPU_RESET_n;
INPUT HDMI_TX_INT;
INPUT HSMC_CLKIN0;
INPUT HSMC_CLKIN_n[1];
INPUT HSMC_CLKIN_n[2];
INPUT HSMC_CLKIN_p[1];
INPUT HSMC_CLKIN_p[2];
INPUT KEY[0];
INPUT KEY[1];
INPUT KEY[2];
INPUT KEY[3];
INPUT UART_RX;
INPUT CLOCK_125_p(n);
OUTPUT ADC_CONVST;
OUTPUT ADC_SCK;
OUTPUT ADC_SDI;
OUTPUT AUD_DACDAT;
OUTPUT AUD_XCK;
OUTPUT HEX2[0];
OUTPUT HEX2[1];
OUTPUT HEX2[2];
OUTPUT HEX2[3];
OUTPUT HEX2[4];
OUTPUT HEX2[5];
OUTPUT HEX2[6];
OUTPUT HEX3[0];
OUTPUT HEX3[1];
OUTPUT HEX3[2];
OUTPUT HEX3[3];
OUTPUT HEX3[4];
OUTPUT HEX3[5];
OUTPUT HEX3[6];
OUTPUT HDMI_TX_CLK;
OUTPUT HDMI_TX_D[0];
OUTPUT HDMI_TX_D[1];
OUTPUT HDMI_TX_D[2];
OUTPUT HDMI_TX_D[3];
OUTPUT HDMI_TX_D[4];
OUTPUT HDMI_TX_D[5];
OUTPUT HDMI_TX_D[6];
OUTPUT HDMI_TX_D[7];
OUTPUT HDMI_TX_D[8];
OUTPUT HDMI_TX_D[9];
OUTPUT HDMI_TX_D[10];
OUTPUT HDMI_TX_D[11];
OUTPUT HDMI_TX_D[12];
OUTPUT HDMI_TX_D[13];
OUTPUT HDMI_TX_D[14];
OUTPUT HDMI_TX_D[15];
OUTPUT HDMI_TX_D[16];
OUTPUT HDMI_TX_D[17];
OUTPUT HDMI_TX_D[18];
OUTPUT HDMI_TX_D[19];
OUTPUT HDMI_TX_D[20];
OUTPUT HDMI_TX_D[21];
OUTPUT HDMI_TX_D[22];
OUTPUT HDMI_TX_D[23];
OUTPUT HDMI_TX_DE;
OUTPUT HDMI_TX_HS;
OUTPUT HDMI_TX_VS;
OUTPUT HEX0[0];
OUTPUT HEX0[1];
OUTPUT HEX0[2];
OUTPUT HEX0[3];
OUTPUT HEX0[4];
OUTPUT HEX0[5];
OUTPUT HEX0[6];
OUTPUT HEX1[0];
OUTPUT HEX1[1];
OUTPUT HEX1[2];
OUTPUT HEX1[3];
OUTPUT HEX1[4];
OUTPUT HEX1[5];
OUTPUT HEX1[6];
OUTPUT HSMC_CLKOUT0;
OUTPUT HSMC_CLKOUT_n[1];
OUTPUT HSMC_CLKOUT_n[2];
OUTPUT HSMC_CLKOUT_p[1];
OUTPUT HSMC_CLKOUT_p[2];
OUTPUT I2C_SCL;
OUTPUT LEDG[0];
OUTPUT LEDG[1];
OUTPUT LEDG[2];
OUTPUT LEDG[3];
OUTPUT LEDG[4];
OUTPUT LEDG[5];
OUTPUT LEDG[6];
OUTPUT LEDG[7];
OUTPUT LEDR[0];
OUTPUT LEDR[1];
OUTPUT LEDR[2];
OUTPUT LEDR[3];
OUTPUT LEDR[4];
OUTPUT LEDR[5];
OUTPUT LEDR[6];
OUTPUT LEDR[7];
OUTPUT LEDR[8];
OUTPUT LEDR[9];
OUTPUT SD_CLK;
OUTPUT SRAM_A[0];
OUTPUT SRAM_A[1];
OUTPUT SRAM_A[2];
OUTPUT SRAM_A[3];
OUTPUT SRAM_A[4];
OUTPUT SRAM_A[5];
OUTPUT SRAM_A[6];
OUTPUT SRAM_A[7];
OUTPUT SRAM_A[8];
OUTPUT SRAM_A[9];
OUTPUT SRAM_A[10];
OUTPUT SRAM_A[11];
OUTPUT SRAM_A[12];
OUTPUT SRAM_A[13];
OUTPUT SRAM_A[14];
OUTPUT SRAM_A[15];
OUTPUT SRAM_A[16];
OUTPUT SRAM_A[17];
OUTPUT SRAM_CE_n;
OUTPUT SRAM_LB_n;
OUTPUT SRAM_OE_n;
OUTPUT SRAM_UB_n;
OUTPUT SRAM_WE_n;
OUTPUT UART_TX;

/*Arc definitions start here*/
_8.183__9.670__delay:		DELAY 8.183 9.670 ;
_8.847__10.800__delay:		DELAY 8.847 10.800 ;
_8.615__10.438__delay:		DELAY 8.615 10.438 ;
_5.971__6.557__delay:		DELAY 5.971 6.557 ;
_9.242__11.206__delay:		DELAY 9.242 11.206 ;
___11.374__delay:		DELAY  11.374 ;
_9.586__11.520__delay:		DELAY 9.586 11.520 ;
_9.264__11.043__delay:		DELAY 9.264 11.043 ;
_6.580__7.166__delay:		DELAY 6.580 7.166 ;
_9.851__11.815__delay:		DELAY 9.851 11.815 ;
___11.983__delay:		DELAY  11.983 ;
_9.252__11.024__delay:		DELAY 9.252 11.024 ;
_6.562__7.148__delay:		DELAY 6.562 7.148 ;
_9.833__11.797__delay:		DELAY 9.833 11.797 ;
___11.965__delay:		DELAY  11.965 ;
_5.731__6.351__delay:		DELAY 5.731 6.351 ;
_8.970__10.968__delay:		DELAY 8.970 10.968 ;
___11.147__delay:		DELAY  11.147 ;
_9.219__11.176__delay:		DELAY 9.219 11.176 ;
___11.301__delay:		DELAY  11.301 ;
_8.257__9.741__delay:		DELAY 8.257 9.741 ;
_9.007__10.901__delay:		DELAY 9.007 10.901 ;
_8.820__10.603__delay:		DELAY 8.820 10.603 ;
_6.136__6.722__delay:		DELAY 6.136 6.722 ;
_9.407__11.371__delay:		DELAY 9.407 11.371 ;
___11.539__delay:		DELAY  11.539 ;
_9.176__11.089__delay:		DELAY 9.176 11.089 ;
_8.921__10.727__delay:		DELAY 8.921 10.727 ;
_6.262__6.848__delay:		DELAY 6.262 6.848 ;
_9.533__11.497__delay:		DELAY 9.533 11.497 ;
___11.665__delay:		DELAY  11.665 ;
_8.873__10.655__delay:		DELAY 8.873 10.655 ;
_6.190__6.776__delay:		DELAY 6.190 6.776 ;
_9.461__11.425__delay:		DELAY 9.461 11.425 ;
___11.593__delay:		DELAY  11.593 ;
_5.933__6.526__delay:		DELAY 5.933 6.526 ;
_9.314__11.290__delay:		DELAY 9.314 11.290 ;
___11.460__delay:		DELAY  11.460 ;
_10.678__12.694__delay:		DELAY 10.678 12.694 ;
___12.841__delay:		DELAY  12.841 ;

ENDMODEL
