
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Main.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 474.836 ; gain = 182.750
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11992
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1307.074 ; gain = 439.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Main' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Main.v:3]
INFO: [Synth 8-6157] synthesizing module 'Clock_Divider' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Clock_Divider.v:3]
	Parameter DIV bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Clock_Divider' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Clock_Divider.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Main.v:56]
INFO: [Synth 8-6157] synthesizing module 'VisualizarNum' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/VisualizarNum.v:3]
INFO: [Synth 8-6157] synthesizing module 'JuegoExe' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/JuegoExe.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/JuegoExe.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'JuegoExe' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/JuegoExe.sv:3]
INFO: [Synth 8-6157] synthesizing module 'NumJugador' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/NumJugador.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/NumJugador.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'NumJugador' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/NumJugador.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DineroPozo' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/DineroPozo.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/DineroPozo.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'DineroPozo' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/DineroPozo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Ganador' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Ganador.sv:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Ganador.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Ganador' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Ganador.sv:3]
INFO: [Synth 8-6157] synthesizing module 'SevenSegController' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/SevenSegController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegController' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/SevenSegController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'VisualizarNum' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/VisualizarNum.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Main' (0#1) [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Main.v:3]
WARNING: [Synth 8-87] always_comb on 'p_nextstate_reg' did not result in combinational logic [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Main.v:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.168 ; gain = 546.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.168 ; gain = 546.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.168 ; gain = 546.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1414.168 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/constrs_1/imports/Downloads/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1440.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

El sistema no puede encontrar la ruta especificada.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1440.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'p_nextstate_reg' [C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.srcs/sources_1/new/Main.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    7 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   3 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     9|
|5     |LUT3   |     3|
|6     |LUT4   |     2|
|7     |LUT5   |     6|
|8     |LUT6   |    12|
|9     |FDCE   |     4|
|10    |FDPE   |     2|
|11    |FDRE   |    45|
|12    |FDSE   |     3|
|13    |LD     |     2|
|14    |LDC    |     2|
|15    |IBUF   |     6|
|16    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 1440.086 ; gain = 546.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1440.086 ; gain = 572.707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1442.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1447.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 2 instances

El sistema no puede encontrar la ruta especificada.
Synth Design complete | Checksum: ae06b4f4
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1447.117 ; gain = 972.281
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1447.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lemmy/Desktop/Chatarreria/Universidad/Coding/Vivado/Tarea 6/Tarea 6.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 30 17:17:18 2024...
