// Seed: 743937688
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(posedge -1 or posedge id_6);
  wire [1 : -1] id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd28,
    parameter id_20 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire _id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_3,
      id_13,
      id_15,
      id_16,
      id_8
  );
  wire [-1 'b0 : id_14] id_19;
  wand _id_20 = {{-1, -1}, id_5[id_20 : 1'b0]}, id_21, id_22, id_23;
endmodule
