Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 21 13:41:47 2025
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         71          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
DPIR-1     Warning           Asynchronous driver check                           64          
LUTAR-1    Warning           LUT drives async reset alert                        5           
TIMING-20  Warning           Non-clocked latch                                   38          
XDCB-5     Warning           Runtime inefficient way to find pin objects         1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (235)
5. checking no_input_delay (9)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 53 register/latch pins with no clock driven by root clock pin: blockdesign_i/clk_divider_0/inst/clk_o_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/clk_divider_1/inst/clk_o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (235)
--------------------------------------------------
 There are 235 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.234        0.000                      0                 1014        0.098        0.000                      0                 1014       -0.808       -3.370                       9                   676  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
blockdesign_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_hdmi_blockdesign_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                         {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                      {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                     {0.000 0.673}        1.347           742.500         
  clkfbout_blockdesign_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
sys_clock                             {0.000 41.666}       83.333          12.000          
  clk_out1_blockdesign_clk_wiz_0      {0.000 5.000}        10.000          100.000         
  clkfbout_blockdesign_clk_wiz_0      {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
blockdesign_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_hdmi_blockdesign_clk_wiz_0_0_1        0.234        0.000                      0                  578        0.117        0.000                      0                  578        1.367        0.000                       0                   418  
    CLKFBIN_1                                                                                                                                                                           5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                        4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                      -0.808       -3.370                       9                    10  
  clkfbout_blockdesign_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sys_clock                                                                                                                                                                              16.667        0.000                       0                     1  
  clk_out1_blockdesign_clk_wiz_0            4.718        0.000                      0                  394        0.098        0.000                      0                  394        4.500        0.000                       0                   228  
  clkfbout_blockdesign_clk_wiz_0                                                                                                                                                       16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_hdmi_blockdesign_clk_wiz_0_0_1  PixelClkIO_1                              0.716        0.000                      0                   38        0.167        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          ----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                   clk_hdmi_blockdesign_clk_wiz_0_0_1  clk_hdmi_blockdesign_clk_wiz_0_0_1        4.957        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                          From Clock                          To Clock                          
----------                          ----------                          --------                          
(none)                                                                                                      
(none)                              CLKFBIN_1                                                               
(none)                              SerialClkIO_1                                                           
(none)                              clk_out1_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0                                          
(none)                              clkfbout_blockdesign_clk_wiz_0_0_1                                      
(none)                                                                  clk_hdmi_blockdesign_clk_wiz_0_0_1  
(none)                                                                  clk_out1_blockdesign_clk_wiz_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1
  To Clock:  blockdesign_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         blockdesign_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_paddle_r/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 3.629ns (56.409%)  route 2.804ns (43.591%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 8.182 - 6.734 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.568     1.568    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X57Y11         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.456     2.024 f  blockdesign_i/paint_paddle_r/inst/pxl_y_o_reg[4]/Q
                         net (fo=14, routed)          0.648     2.672    blockdesign_i/paint_centerline_0/inst/pxl_y_i[4]
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.118     2.790 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_3/O
                         net (fo=2, routed)           0.469     3.259    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_3_n_0
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.326     3.585 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     3.585    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.135 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.135    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__0_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.448 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__1/O[3]
                         net (fo=2, routed)           0.638     5.086    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__1_carry__1_n_4
    SLICE_X55Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.553     5.639 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__29_carry/O[0]
                         net (fo=1, routed)           0.440     6.079    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__29_carry_n_7
    SLICE_X54Y13         LUT2 (Prop_lut2_I1_O)        0.299     6.378 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1/O
                         net (fo=1, routed)           0.000     6.378    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_i_1_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.754 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry/CO[3]
                         net (fo=1, routed)           0.000     6.754    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.973 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry__0/O[0]
                         net (fo=2, routed)           0.448     7.421    blockdesign_i/paint_centerline_0/inst/pxl_value_o2__35_carry__0_n_7
    SLICE_X56Y14         LUT5 (Prop_lut5_I4_O)        0.295     7.716 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_2_comp/O
                         net (fo=1, routed)           0.162     7.878    blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_2_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124     8.002 r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_1_comp/O
                         net (fo=1, routed)           0.000     8.002    blockdesign_i/paint_centerline_0/inst/pxl_value_o_i_1_n_0
    SLICE_X56Y14         FDRE                                         r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.448     8.182    blockdesign_i/paint_centerline_0/inst/clk
    SLICE_X56Y14         FDRE                                         r  blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg/C
                         clock pessimism              0.093     8.275    
                         clock uncertainty           -0.121     8.154    
    SLICE_X56Y14         FDRE (Setup_fdre_C_D)        0.081     8.235    blockdesign_i/paint_centerline_0/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.235    
                         arrival time                          -8.002    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 1.126ns (26.137%)  route 3.182ns (73.863%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 8.246 - 6.734 ) 
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.626     1.626    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X60Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     2.144 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=5, routed)           1.323     3.468    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[2]
    SLICE_X60Y33         LUT4 (Prop_lut4_I2_O)        0.153     3.621 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0/O
                         net (fo=5, routed)           1.058     4.679    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_11__0_n_0
    SLICE_X63Y33         LUT5 (Prop_lut5_I1_O)        0.331     5.010 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_5__0/O
                         net (fo=1, routed)           0.801     5.810    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_5__0_n_0
    SLICE_X62Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.934 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.934    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_2[4]
    SLICE_X62Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.512     8.246    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X62Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.080     8.326    
                         clock uncertainty           -0.121     8.205    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031     8.236    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          8.236    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.670ns (20.178%)  route 2.650ns (79.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.618     1.618    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y24         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.063     3.199    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.152     3.351 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.587     4.939    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X60Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.511     8.245    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X60Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.080     8.325    
                         clock uncertainty           -0.121     8.204    
    SLICE_X60Y33         FDRE (Setup_fdre_C_R)       -0.748     7.456    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.518ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.670ns (20.178%)  route 2.650ns (79.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.618     1.618    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y24         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.063     3.199    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.152     3.351 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.587     4.939    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X60Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.511     8.245    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X60Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.080     8.325    
                         clock uncertainty           -0.121     8.204    
    SLICE_X60Y33         FDRE (Setup_fdre_C_R)       -0.748     7.456    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  2.518    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.670ns (20.178%)  route 2.650ns (79.822%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 8.245 - 6.734 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.618     1.618    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y24         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.063     3.199    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.152     3.351 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.587     4.939    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/SR[0]
    SLICE_X61Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.511     8.245    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X61Y33         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.080     8.325    
                         clock uncertainty           -0.121     8.204    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.653     7.551    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.551    
                         arrival time                          -4.939    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 blockdesign_i/paint_ball/inst/pxl_x_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.785ns (44.744%)  route 2.204ns (55.256%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 8.179 - 6.734 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.562     1.562    blockdesign_i/paint_ball/inst/clk
    SLICE_X55Y17         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_x_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.456     2.018 f  blockdesign_i/paint_ball/inst/pxl_x_o_reg[1]/Q
                         net (fo=5, routed)           1.351     3.370    blockdesign_i/paint_paddle_l/inst/pxl_x_i[1]
    SLICE_X58Y14         LUT1 (Prop_lut1_I0_O)        0.124     3.494 r  blockdesign_i/paint_paddle_l/inst/_carry_i_2/O
                         net (fo=1, routed)           0.000     3.494    blockdesign_i/paint_paddle_l/inst/_carry_i_2_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.044 r  blockdesign_i/paint_paddle_l/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     4.044    blockdesign_i/paint_paddle_l/inst/_carry_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.158 r  blockdesign_i/paint_paddle_l/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.158    blockdesign_i/paint_paddle_l/inst/_carry__0_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.386 f  blockdesign_i/paint_paddle_l/inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.853     5.239    blockdesign_i/paint_paddle_l/inst/_carry__1_n_1
    SLICE_X53Y16         LUT5 (Prop_lut5_I1_O)        0.313     5.552 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     5.552    blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.445     8.179    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.259    
                         clock uncertainty           -0.121     8.138    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.031     8.169    blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                          -5.552    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 1.200ns (30.893%)  route 2.684ns (69.107%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 8.242 - 6.734 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.625     1.625    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X63Y29         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.419     2.044 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          1.055     3.100    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X62Y29         LUT5 (Prop_lut5_I3_O)        0.325     3.425 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0/O
                         net (fo=6, routed)           0.597     4.022    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[7]_i_2__0_n_0
    SLICE_X63Y30         LUT3 (Prop_lut3_I0_O)        0.332     4.354 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0/O
                         net (fo=7, routed)           0.680     5.034    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[3]_i_4__0_n_0
    SLICE_X62Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.158 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0/O
                         net (fo=1, routed)           0.352     5.510    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2[0]_i_1__0_n_0
    SLICE_X61Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.508     8.242    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X61Y31         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism              0.080     8.322    
                         clock uncertainty           -0.121     8.201    
    SLICE_X61Y31         FDRE (Setup_fdre_C_D)       -0.047     8.154    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -5.510    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 blockdesign_i/pixel_counter_0/inst/hpx_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.960ns (49.876%)  route 1.970ns (50.124%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 8.179 - 6.734 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.564     1.564    blockdesign_i/pixel_counter_0/inst/pxCLK_i
    SLICE_X54Y15         FDRE                                         r  blockdesign_i/pixel_counter_0/inst/hpx_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDRE (Prop_fdre_C_Q)         0.478     2.042 r  blockdesign_i/pixel_counter_0/inst/hpx_o_reg[0]/Q
                         net (fo=5, routed)           1.119     3.161    blockdesign_i/paint_ball/inst/pxl_x_i[0]
    SLICE_X55Y17         LUT2 (Prop_lut2_I0_O)        0.295     3.456 r  blockdesign_i/paint_ball/inst/_carry_i_4/O
                         net (fo=1, routed)           0.000     3.456    blockdesign_i/paint_ball/inst/_carry_i_4_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.988 r  blockdesign_i/paint_ball/inst/_carry/CO[3]
                         net (fo=1, routed)           0.000     3.988    blockdesign_i/paint_ball/inst/_carry_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.102 r  blockdesign_i/paint_ball/inst/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.102    blockdesign_i/paint_ball/inst/_carry__0_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.330 f  blockdesign_i/paint_ball/inst/_carry__1/CO[2]
                         net (fo=1, routed)           0.851     5.181    blockdesign_i/paint_ball/inst/_carry__1_n_1
    SLICE_X53Y16         LUT4 (Prop_lut4_I3_O)        0.313     5.494 r  blockdesign_i/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     5.494    blockdesign_i/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.445     8.179    blockdesign_i/paint_ball/inst/clk
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
                         clock pessimism              0.080     8.259    
                         clock uncertainty           -0.121     8.138    
    SLICE_X53Y16         FDRE (Setup_fdre_C_D)        0.029     8.167    blockdesign_i/paint_ball/inst/pxl_value_o_reg
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -5.494    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.670ns (21.744%)  route 2.411ns (78.256%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 8.238 - 6.734 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.618     1.618    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y24         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.063     3.199    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.152     3.351 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.348     4.700    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]
    SLICE_X60Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.504     8.238    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X60Y27         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.080     8.318    
                         clock uncertainty           -0.121     8.197    
    SLICE_X60Y27         FDRE (Setup_fdre_C_R)       -0.748     7.449    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          7.449    
                         arrival time                          -4.700    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.086ns  (logic 0.670ns (21.708%)  route 2.416ns (78.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 8.243 - 6.734 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.618     1.618    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y24         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          1.063     3.199    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.152     3.351 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_1/O
                         net (fo=32, routed)          1.353     4.705    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/SR[0]
    SLICE_X64Y18         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.509     8.243    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y18         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism              0.094     8.337    
                         clock uncertainty           -0.121     8.216    
    SLICE_X64Y18         FDRE (Setup_fdre_C_R)       -0.748     7.468    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                          7.468    
                         arrival time                          -4.705    
  -------------------------------------------------------------------
                         slack                                  2.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.587     0.587    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y19         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.065     0.793    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X64Y19         LUT6 (Prop_lut6_I5_O)        0.045     0.838 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.838    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X64Y19         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.856     0.856    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y19         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.256     0.600    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.121     0.721    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.593     0.593    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.864     0.864    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X65Y38         FDPE (Hold_fdpe_C_D)         0.075     0.668    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.792    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.075     0.671    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.588     0.588    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y18         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.080     0.809    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X64Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.854 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000     0.854    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X64Y18         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.857     0.857    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y18         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism             -0.256     0.601    
    SLICE_X64Y18         FDSE (Hold_fdse_C_D)         0.121     0.722    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.760 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.815    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.596    
    SLICE_X64Y47         FDPE (Hold_fdpe_C_D)         0.060     0.656    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_centerline_0/inst/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/video_buffer_0/inst/HSync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/paint_centerline_0/inst/clk
    SLICE_X63Y23         FDRE                                         r  blockdesign_i/paint_centerline_0/inst/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  blockdesign_i/paint_centerline_0/inst/hsync_o_reg/Q
                         net (fo=1, routed)           0.113     0.837    blockdesign_i/video_buffer_0/inst/HSync_i
    SLICE_X62Y23         FDRE                                         r  blockdesign_i/video_buffer_0/inst/HSync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.851     0.851    blockdesign_i/video_buffer_0/inst/pixel_clk
    SLICE_X62Y23         FDRE                                         r  blockdesign_i/video_buffer_0/inst/HSync_o_reg/C
                         clock pessimism             -0.255     0.596    
    SLICE_X62Y23         FDRE (Hold_fdre_C_D)         0.072     0.668    blockdesign_i/video_buffer_0/inst/HSync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.586     0.586    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X63Y29         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.113     0.840    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[8]
    SLICE_X65Y29         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.855     0.855    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y29         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X65Y29         FDSE (Hold_fdse_C_D)         0.071     0.671    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 blockdesign_i/paint_ball/inst/pxl_y_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.563     0.563    blockdesign_i/paint_ball/inst/clk
    SLICE_X51Y12         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_y_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y12         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  blockdesign_i/paint_ball/inst/pxl_y_o_reg[4]/Q
                         net (fo=5, routed)           0.114     0.818    blockdesign_i/paint_paddle_l/inst/pxl_y_i[4]
    SLICE_X53Y12         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.833     0.833    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X53Y12         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]/C
                         clock pessimism             -0.255     0.578    
    SLICE_X53Y12         FDRE (Hold_fdre_C_D)         0.066     0.644    blockdesign_i/paint_paddle_l/inst/pxl_y_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.584     0.584    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X58Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y28         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.098     0.822    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X59Y28         LUT6 (Prop_lut6_I1_O)        0.045     0.867 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000     0.867    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.852     0.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X59Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.255     0.597    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.092     0.689    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 blockdesign_i/video_buffer_0/inst/Vdata_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_hdmi_blockdesign_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.467%)  route 0.128ns (47.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.584     0.584    blockdesign_i/video_buffer_0/inst/pixel_clk
    SLICE_X59Y27         FDRE                                         r  blockdesign_i/video_buffer_0/inst/Vdata_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  blockdesign_i/video_buffer_0/inst/Vdata_o_reg[8]/Q
                         net (fo=4, routed)           0.128     0.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/vid_pData[0]
    SLICE_X58Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.852     0.852    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X58Y28         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.254     0.598    
    SLICE_X58Y28         FDRE (Hold_fdre_C_D)         0.075     0.673    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_hdmi_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    blockdesign_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X54Y23     blockdesign_i/paint_ball/inst/hsync_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X53Y16     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X58Y15     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X55Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y23     blockdesign_i/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y23     blockdesign_i/paint_ball/inst/hsync_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X53Y16     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X53Y16     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y15     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y15     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X1Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y23     blockdesign_i/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X54Y23     blockdesign_i/paint_ball/inst/hsync_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X53Y16     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X53Y16     blockdesign_i/paint_ball/inst/pxl_value_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y15     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y15     blockdesign_i/paint_ball/inst/pxl_x_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X58Y17     blockdesign_i/paint_ball/inst/pxl_x_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y38    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y37    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y18    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y17    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y38    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y37    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y18    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y17    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X1Y0  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  clkfbout_blockdesign_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    blockdesign_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.564    -0.929    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  blockdesign_i/clk_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.821     0.410    blockdesign_i/clk_divider_0/inst/count_reg[11]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.534 f  blockdesign_i/clk_divider_0/inst/clk_o_i_5/O
                         net (fo=1, routed)           0.635     1.168    blockdesign_i/clk_divider_0/inst/clk_o_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.292 f  blockdesign_i/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.968     2.260    blockdesign_i/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.384 r  blockdesign_i/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.089     3.473    blockdesign_i/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.435     8.459    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.483     8.941    
                         clock uncertainty           -0.226     8.716    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     8.192    blockdesign_i/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.564    -0.929    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  blockdesign_i/clk_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.821     0.410    blockdesign_i/clk_divider_0/inst/count_reg[11]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.534 f  blockdesign_i/clk_divider_0/inst/clk_o_i_5/O
                         net (fo=1, routed)           0.635     1.168    blockdesign_i/clk_divider_0/inst/clk_o_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.292 f  blockdesign_i/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.968     2.260    blockdesign_i/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.384 r  blockdesign_i/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.089     3.473    blockdesign_i/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.435     8.459    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.483     8.941    
                         clock uncertainty           -0.226     8.716    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     8.192    blockdesign_i/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.564    -0.929    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  blockdesign_i/clk_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.821     0.410    blockdesign_i/clk_divider_0/inst/count_reg[11]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.534 f  blockdesign_i/clk_divider_0/inst/clk_o_i_5/O
                         net (fo=1, routed)           0.635     1.168    blockdesign_i/clk_divider_0/inst/clk_o_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.292 f  blockdesign_i/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.968     2.260    blockdesign_i/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.384 r  blockdesign_i/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.089     3.473    blockdesign_i/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.435     8.459    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.483     8.941    
                         clock uncertainty           -0.226     8.716    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     8.192    blockdesign_i/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.890ns (20.217%)  route 3.512ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.564    -0.929    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  blockdesign_i/clk_divider_0/inst/count_reg[11]/Q
                         net (fo=2, routed)           0.821     0.410    blockdesign_i/clk_divider_0/inst/count_reg[11]
    SLICE_X35Y47         LUT4 (Prop_lut4_I0_O)        0.124     0.534 f  blockdesign_i/clk_divider_0/inst/clk_o_i_5/O
                         net (fo=1, routed)           0.635     1.168    blockdesign_i/clk_divider_0/inst/clk_o_i_5_n_0
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.292 f  blockdesign_i/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.968     2.260    blockdesign_i/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.124     2.384 r  blockdesign_i/clk_divider_0/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.089     3.473    blockdesign_i/clk_divider_0/inst/count[0]_i_1_n_0
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.435     8.459    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.483     8.941    
                         clock uncertainty           -0.226     8.716    
    SLICE_X34Y50         FDRE (Setup_fdre_C_R)       -0.524     8.192    blockdesign_i/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.192    
                         arrival time                          -3.473    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.828ns (18.344%)  route 3.686ns (81.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.565    -0.928    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y5          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.969     0.497    blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.124     0.621 f  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9/O
                         net (fo=1, routed)           0.962     1.584    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9_n_0
    SLICE_X30Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.708 r  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3/O
                         net (fo=2, routed)           0.702     2.409    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.533 r  blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.052     3.586    blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     8.469    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[0]/C
                         clock pessimism              0.578     9.047    
                         clock uncertainty           -0.226     8.821    
    SLICE_X31Y4          FDRE (Setup_fdre_C_R)       -0.429     8.392    blockdesign_i/controllers/clk_divider_1/inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/inst/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.828ns (18.344%)  route 3.686ns (81.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.565    -0.928    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y5          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.969     0.497    blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.124     0.621 f  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9/O
                         net (fo=1, routed)           0.962     1.584    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9_n_0
    SLICE_X30Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.708 r  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3/O
                         net (fo=2, routed)           0.702     2.409    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.533 r  blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.052     3.586    blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     8.469    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[1]/C
                         clock pessimism              0.578     9.047    
                         clock uncertainty           -0.226     8.821    
    SLICE_X31Y4          FDRE (Setup_fdre_C_R)       -0.429     8.392    blockdesign_i/controllers/clk_divider_1/inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/inst/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.828ns (18.344%)  route 3.686ns (81.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.565    -0.928    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y5          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.969     0.497    blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.124     0.621 f  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9/O
                         net (fo=1, routed)           0.962     1.584    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9_n_0
    SLICE_X30Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.708 r  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3/O
                         net (fo=2, routed)           0.702     2.409    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.533 r  blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.052     3.586    blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     8.469    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[2]/C
                         clock pessimism              0.578     9.047    
                         clock uncertainty           -0.226     8.821    
    SLICE_X31Y4          FDRE (Setup_fdre_C_R)       -0.429     8.392    blockdesign_i/controllers/clk_divider_1/inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/inst/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 0.828ns (18.344%)  route 3.686ns (81.656%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.565    -0.928    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y5          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]/Q
                         net (fo=2, routed)           0.969     0.497    blockdesign_i/controllers/clk_divider_1/inst/count_reg[6]
    SLICE_X29Y5          LUT4 (Prop_lut4_I2_O)        0.124     0.621 f  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9/O
                         net (fo=1, routed)           0.962     1.584    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_9_n_0
    SLICE_X30Y8          LUT5 (Prop_lut5_I3_O)        0.124     1.708 r  blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3/O
                         net (fo=2, routed)           0.702     2.409    blockdesign_i/controllers/clk_divider_1/inst/clk_o_i_3_n_0
    SLICE_X30Y8          LUT3 (Prop_lut3_I2_O)        0.124     2.533 r  blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1/O
                         net (fo=32, routed)          1.052     3.586    blockdesign_i/controllers/clk_divider_1/inst/count[0]_i_1_n_0
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445     8.469    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y4          FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[3]/C
                         clock pessimism              0.578     9.047    
                         clock uncertainty           -0.226     8.821    
    SLICE_X31Y4          FDRE (Setup_fdre_C_R)       -0.429     8.392    blockdesign_i/controllers/clk_divider_1/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.392    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.090ns (23.223%)  route 3.604ns (76.777%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X28Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.419    -0.508 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[16]/Q
                         net (fo=3, routed)           0.679     0.171    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg_n_0_[16]
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.299     0.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.573     1.043    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_9_n_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     1.167 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.428     1.595    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_6_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.124     1.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.764     2.483    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value3
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.607 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          1.160     3.767    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X28Y4          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447     8.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X28Y4          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[14]/C
                         clock pessimism              0.577     9.048    
                         clock uncertainty           -0.226     8.822    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.617    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[14]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@10.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.694ns  (logic 1.090ns (23.223%)  route 3.604ns (76.777%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X28Y3          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.419    -0.508 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[16]/Q
                         net (fo=3, routed)           0.679     0.171    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg_n_0_[16]
    SLICE_X31Y3          LUT4 (Prop_lut4_I2_O)        0.299     0.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_9/O
                         net (fo=1, routed)           0.573     1.043    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_9_n_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     1.167 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_6/O
                         net (fo=1, routed)           0.428     1.595    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_6_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.124     1.719 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_3/O
                         net (fo=22, routed)          0.764     2.483    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value3
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.124     2.607 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1/O
                         net (fo=20, routed)          1.160     3.767    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value[19]_i_1_n_0
    SLICE_X28Y4          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     7.024 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.447     8.471    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X28Y4          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[17]/C
                         clock pessimism              0.577     9.048    
                         clock uncertainty           -0.226     8.822    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.205     8.617    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_timer_value_reg[17]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  4.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.102 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.102    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.089 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.089    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[30]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[30]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    -0.066 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.066    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[29]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[29]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.563    -0.601    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y49         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  blockdesign_i/clk_divider_0/inst/count_reg[26]/Q
                         net (fo=2, routed)           0.125    -0.311    blockdesign_i/clk_divider_0/inst/count_reg[26]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.155 r  blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.155    blockdesign_i/clk_divider_0/inst/count_reg[24]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    -0.064 r  blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.064    blockdesign_i/clk_divider_0/inst/count_reg[28]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.841    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[31]/C
                         clock pessimism              0.507    -0.334    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134    -0.200    blockdesign_i/clk_divider_0/inst/count_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 blockdesign_i/clk_divider_0/inst/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/clk_divider_0/inst/clk_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.059%)  route 0.336ns (56.941%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.561    -0.603    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X34Y50         FDRE                                         r  blockdesign_i/clk_divider_0/inst/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.439 f  blockdesign_i/clk_divider_0/inst/count_reg[28]/Q
                         net (fo=2, routed)           0.125    -0.314    blockdesign_i/clk_divider_0/inst/count_reg[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045    -0.269 f  blockdesign_i/clk_divider_0/inst/clk_o_i_2/O
                         net (fo=2, routed)           0.211    -0.058    blockdesign_i/clk_divider_0/inst/clk_o_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I1_O)        0.045    -0.013 r  blockdesign_i/clk_divider_0/inst/clk_o_i_1/O
                         net (fo=1, routed)           0.000    -0.013    blockdesign_i/clk_divider_0/inst/clk_o_i_1_n_0
    SLICE_X35Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/clk_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.831    -0.840    blockdesign_i/clk_divider_0/inst/clk_i
    SLICE_X35Y45         FDRE                                         r  blockdesign_i/clk_divider_0/inst/clk_o_reg/C
                         clock pessimism              0.507    -0.333    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.091    -0.242    blockdesign_i/clk_divider_0/inst/clk_o_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.561    -0.603    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y10         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]/Q
                         net (fo=2, routed)           0.117    -0.345    blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]
    SLICE_X31Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    blockdesign_i/controllers/clk_divider_1/inst/count_reg[24]_i_1_n_4
    SLICE_X31Y10         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.830    -0.841    blockdesign_i/controllers/clk_divider_1/inst/clk_i
    SLICE_X31Y10         FDRE                                         r  blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X31Y10         FDRE (Hold_fdre_C_D)         0.105    -0.498    blockdesign_i/controllers/clk_divider_1/inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.274ns (69.243%)  route 0.122ns (30.757%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.564    -0.600    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.122    -0.314    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.204 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2_n_5
    SLICE_X30Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.833    -0.838    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X30Y0          FDCE (Hold_fdce_C_D)         0.134    -0.466    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.560    -0.604    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.118    -0.345    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]
    SLICE_X11Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.237 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.237    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X11Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X11Y17         FDCE (Hold_fdce_C_D)         0.105    -0.499    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.275ns (69.320%)  route 0.122ns (30.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.564    -0.600    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.122    -0.314    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]
    SLICE_X30Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.203 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.203    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[0]_i_2_n_6
    SLICE_X30Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.833    -0.838    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y0          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X30Y0          FDCE (Hold_fdce_C_D)         0.134    -0.466    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_blockdesign_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_blockdesign_clk_wiz_0 rise@0.000ns - clk_out1_blockdesign_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.556    -0.608    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.467 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/Q
                         net (fo=2, routed)           0.120    -0.347    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.239 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.239    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]_i_1_n_4
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.823    -0.848    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X11Y22         FDCE (Hold_fdce_C_D)         0.105    -0.503    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    blockdesign_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45     blockdesign_i/clk_divider_0/inst/clk_o_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y43     blockdesign_i/clk_divider_0/inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y45     blockdesign_i/clk_divider_0/inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y46     blockdesign_i/clk_divider_0/inst/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  clkfbout_blockdesign_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_blockdesign_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    blockdesign_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 0.419ns (5.372%)  route 7.380ns (94.628%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.380     9.435    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.435    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.612ns  (logic 0.419ns (5.505%)  route 7.193ns (94.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.193     9.247    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.534ns  (logic 0.419ns (5.561%)  route 7.115ns (94.439%))
  Logic Levels:           0  
  Clock Path Skew:        3.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.115     9.170    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y17         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.151    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.151    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.441ns  (logic 0.419ns (5.631%)  route 7.022ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        3.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.022     9.077    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.146    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.146    
                         arrival time                          -9.077    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.419ns (5.860%)  route 6.732ns (94.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.732     8.786    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.366ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.419ns (5.866%)  route 6.723ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        3.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.750ns = ( 11.484 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.723     8.778    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.521    11.484    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.484    
                         clock uncertainty           -0.316    11.168    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.144    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.144    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  1.366    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.419ns (5.993%)  route 6.573ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.573     8.627    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y37         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y37         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y37         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 0.419ns (6.070%)  route 6.484ns (93.930%))
  Logic Levels:           0  
  Clock Path Skew:        3.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 11.497 - 6.734 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.635     1.635    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE (Prop_fdpe_C_Q)         0.419     2.054 r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.484     8.538    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.534    11.497    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.497    
                         clock uncertainty           -0.316    11.181    
    OLOGIC_X1Y38         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    10.157    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             2.854ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.456ns (7.518%)  route 5.609ns (92.482%))
  Logic Levels:           0  
  Clock Path Skew:        3.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.752ns = ( 11.486 - 6.734 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.625     1.625    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y29         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.609     7.691    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.523    11.486    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.486    
                         clock uncertainty           -0.316    11.170    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    10.545    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  2.854    

Slack (MET) :             2.911ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 0.478ns (8.185%)  route 5.362ns (91.815%))
  Logic Levels:           0  
  Clock Path Skew:        3.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 11.491 - 6.734 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.627     1.627    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y18         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.478     2.105 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.362     7.467    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.479     8.213    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.296 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.576     9.873    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.964 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.528    11.491    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.316    11.175    
    OLOGIC_X1Y18         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    10.378    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         10.378    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  2.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.141ns (6.357%)  route 2.077ns (93.643%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.589     0.589    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X65Y17         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y17         FDSE (Prop_fdse_C_Q)         0.141     0.730 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.077     2.807    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.639    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.141ns (6.123%)  route 2.162ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.162     2.885    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.164ns (7.057%)  route 2.160ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.589     0.589    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X64Y17         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDSE (Prop_fdse_C_Q)         0.164     0.753 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.160     2.912    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.304    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y17         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.316     2.620    
    OLOGIC_X1Y17         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.639    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.912    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.164ns (7.031%)  route 2.169ns (92.969%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.582     0.582    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y25         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.746 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.169     2.914    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.914    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.141ns (6.034%)  route 2.196ns (93.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y26         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.196     2.919    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.339ns  (logic 0.141ns (6.027%)  route 2.198ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.586     0.586    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X65Y29         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.198     2.925    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.635    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.925    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.141ns (6.021%)  route 2.201ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X65Y26         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.201     2.924    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y25         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y25         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.141ns (6.015%)  route 2.203ns (93.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.585     0.585    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X62Y28         FDSE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDSE (Prop_fdse_C_Q)         0.141     0.726 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.203     2.929    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.300    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.300    
                         clock uncertainty            0.316     2.616    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.635    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.164ns (6.981%)  route 2.185ns (93.019%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.185     2.932    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.164ns (6.960%)  route 2.192ns (93.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.583     0.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X64Y26         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.192     2.939    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.822     0.822    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.875 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.546     1.420    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.449 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.850     2.299    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.299    
                         clock uncertainty            0.316     2.615    
    OLOGIC_X1Y26         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.634    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDCE (Recov_fdce_C_CLR)     -0.576     7.654    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.003ns  (required time - arrival time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@6.734ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 8.254 - 6.734 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.639     1.639    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.478     2.117 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.697    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     6.734 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     8.191    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     5.062 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.643    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.734 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     8.254    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.097     8.351    
                         clock uncertainty           -0.121     8.230    
    SLICE_X65Y47         FDPE (Recov_fdpe_C_PRE)     -0.530     7.700    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          7.700    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDCE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDCE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDCE (Remov_fdce_C_CLR)     -0.145     0.464    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.464    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns - clk_hdmi_blockdesign_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.596     0.596    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X64Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDPE (Prop_fdpe_C_Q)         0.148     0.744 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.926    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X65Y47         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X65Y47         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.258     0.609    
    SLICE_X65Y47         FDPE (Remov_fdpe_C_PRE)     -0.148     0.461    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.466    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.069ns  (logic 0.124ns (5.992%)  route 1.945ns (94.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.418     1.418    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     2.069    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.516     1.516    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (recovery check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.069ns  (logic 0.124ns (5.992%)  route 1.945ns (94.008%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           1.418     1.418    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.542 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.528     2.069    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.516     1.516    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.592ns  (logic 0.000ns (0.000%)  route 0.592ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.592     0.592    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.520     1.520    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.000ns (0.000%)  route 0.261ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.261     0.261    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_1[0]
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.867     0.867    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]_0
    SLICE_X65Y48         FDRE                                         r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.694%)  route 0.745ns (94.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.573     0.573    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.618 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.790    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.864     0.864    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                            (internal pin)
  Destination:            blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
                            (removal check against rising-edge clock clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.045ns (5.694%)  route 0.745ns (94.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/LOCKED
                         net (fo=2, routed)           0.573     0.573    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aPixelClkLckd
    SLICE_X65Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.618 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/aRst_int_inferred_i_1/O
                         net (fo=2, routed)           0.173     0.790    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/AS[0]
    SLICE_X65Y38         FDPE                                         f  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.864     0.864    blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X65Y38         FDPE                                         r  blockdesign_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.898ns  (logic 22.315ns (39.921%)  route 33.583ns (60.079%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.860    44.562    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.686 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          3.125    47.811    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.391 r  blockdesign_i/collision_detection_0/inst/i__carry_i_10__8/CO[3]
                         net (fo=1, routed)           0.000    48.391    blockdesign_i/collision_detection_0/inst/i__carry_i_10__8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.505 r  blockdesign_i/collision_detection_0/inst/i__carry_i_9__7/CO[3]
                         net (fo=1, routed)           0.000    48.505    blockdesign_i/collision_detection_0/inst/i__carry_i_9__7_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.727 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7/O[0]
                         net (fo=4, routed)           1.132    49.859    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7_n_7
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.299    50.158 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16/O
                         net (fo=1, routed)           0.000    50.158    blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    50.615 r  blockdesign_i/collision_detection_0/inst/collision_paddle_l_index3_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           1.171    51.786    blockdesign_i/collision_detection_0/inst/collision_paddle_l_index316_in
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.329    52.115 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.137    53.252    blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    53.376 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.453    54.829    blockdesign_i/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X46Y22         LUT6 (Prop_lut6_I4_O)        0.124    54.953 r  blockdesign_i/position_ball_0/inst/y_dir_i_2/O
                         net (fo=1, routed)           0.821    55.774    blockdesign_i/position_ball_0/inst/y_dir_i_2_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    55.898 r  blockdesign_i/position_ball_0/inst/y_dir_i_1/O
                         net (fo=1, routed)           0.000    55.898    blockdesign_i/position_ball_0/inst/y_dir_i_1_n_0
    SLICE_X46Y21         FDPE                                         r  blockdesign_i/position_ball_0/inst/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.442ns  (logic 22.592ns (40.749%)  route 32.850ns (59.251%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.353    44.055    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.179 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[6]_INST_0/O
                         net (fo=20, routed)          2.500    46.679    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[6]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.064 r  blockdesign_i/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    47.064    blockdesign_i/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.286 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    48.088    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5_n_7
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.299    48.387 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.000    48.387    blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.788 r  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.788    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.016 f  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.264    50.280    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.313    50.593 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.747    51.341    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.116    51.457 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.774    53.230    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.354    53.584 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           1.335    54.920    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    55.252 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    55.442    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X46Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.442ns  (logic 22.592ns (40.749%)  route 32.850ns (59.251%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.353    44.055    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.179 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[6]_INST_0/O
                         net (fo=20, routed)          2.500    46.679    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[6]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.064 r  blockdesign_i/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    47.064    blockdesign_i/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.286 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    48.088    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5_n_7
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.299    48.387 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.000    48.387    blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.788 r  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.788    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.016 f  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.264    50.280    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.313    50.593 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.747    51.341    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.116    51.457 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.774    53.230    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.354    53.584 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           1.335    54.920    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    55.252 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    55.442    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X46Y22         FDPE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.442ns  (logic 22.592ns (40.749%)  route 32.850ns (59.251%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.353    44.055    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.179 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[6]_INST_0/O
                         net (fo=20, routed)          2.500    46.679    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[6]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.064 r  blockdesign_i/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    47.064    blockdesign_i/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.286 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    48.088    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5_n_7
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.299    48.387 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.000    48.387    blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.788 r  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.788    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.016 f  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.264    50.280    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.313    50.593 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.747    51.341    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.116    51.457 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.774    53.230    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.354    53.584 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           1.335    54.920    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    55.252 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    55.442    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X46Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.442ns  (logic 22.592ns (40.749%)  route 32.850ns (59.251%))
  Logic Levels:           48  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=4 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.353    44.055    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.179 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[6]_INST_0/O
                         net (fo=20, routed)          2.500    46.679    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[6]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.064 r  blockdesign_i/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    47.064    blockdesign_i/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.286 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    48.088    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5_n_7
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.299    48.387 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.000    48.387    blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.788 r  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.788    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.016 f  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.264    50.280    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.313    50.593 f  blockdesign_i/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           0.747    51.341    blockdesign_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y27         LUT2 (Prop_lut2_I0_O)        0.116    51.457 f  blockdesign_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=33, routed)          1.774    53.230    blockdesign_i/position_ball_0/inst/collision_ball_edge
    SLICE_X51Y21         LUT4 (Prop_lut4_I2_O)        0.354    53.584 f  blockdesign_i/position_ball_0/inst/angle[3]_i_3/O
                         net (fo=2, routed)           1.335    54.920    blockdesign_i/position_ball_0/inst/angle[3]_i_3_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I5_O)        0.332    55.252 r  blockdesign_i/position_ball_0/inst/angle[3]_i_1/O
                         net (fo=4, routed)           0.190    55.442    blockdesign_i/position_ball_0/inst/angle_0
    SLICE_X46Y22         FDPE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.963ns  (logic 22.217ns (40.422%)  route 32.746ns (59.578%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.860    44.562    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.686 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          3.125    47.811    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.391 r  blockdesign_i/collision_detection_0/inst/i__carry_i_10__8/CO[3]
                         net (fo=1, routed)           0.000    48.391    blockdesign_i/collision_detection_0/inst/i__carry_i_10__8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.505 r  blockdesign_i/collision_detection_0/inst/i__carry_i_9__7/CO[3]
                         net (fo=1, routed)           0.000    48.505    blockdesign_i/collision_detection_0/inst/i__carry_i_9__7_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.727 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7/O[0]
                         net (fo=4, routed)           1.132    49.859    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7_n_7
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.299    50.158 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16/O
                         net (fo=1, routed)           0.000    50.158    blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    50.615 r  blockdesign_i/collision_detection_0/inst/collision_paddle_l_index3_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           1.171    51.786    blockdesign_i/collision_detection_0/inst/collision_paddle_l_index316_in
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.329    52.115 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.137    53.252    blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    53.376 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.437    54.813    blockdesign_i/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X46Y22         LUT5 (Prop_lut5_I1_O)        0.150    54.963 r  blockdesign_i/position_ball_0/inst/angle[2]_i_1/O
                         net (fo=1, routed)           0.000    54.963    blockdesign_i/position_ball_0/inst/angle[2]_i_1_n_0
    SLICE_X46Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.960ns  (logic 22.217ns (40.424%)  route 32.743ns (59.576%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.860    44.562    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.686 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          3.125    47.811    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.391 r  blockdesign_i/collision_detection_0/inst/i__carry_i_10__8/CO[3]
                         net (fo=1, routed)           0.000    48.391    blockdesign_i/collision_detection_0/inst/i__carry_i_10__8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.505 r  blockdesign_i/collision_detection_0/inst/i__carry_i_9__7/CO[3]
                         net (fo=1, routed)           0.000    48.505    blockdesign_i/collision_detection_0/inst/i__carry_i_9__7_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.727 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7/O[0]
                         net (fo=4, routed)           1.132    49.859    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7_n_7
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.299    50.158 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16/O
                         net (fo=1, routed)           0.000    50.158    blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    50.615 r  blockdesign_i/collision_detection_0/inst/collision_paddle_l_index3_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           1.171    51.786    blockdesign_i/collision_detection_0/inst/collision_paddle_l_index316_in
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.329    52.115 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.137    53.252    blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    53.376 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.434    54.810    blockdesign_i/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X46Y22         LUT5 (Prop_lut5_I2_O)        0.150    54.960 r  blockdesign_i/position_ball_0/inst/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    54.960    blockdesign_i/position_ball_0/inst/angle[3]_i_2_n_0
    SLICE_X46Y22         FDPE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.937ns  (logic 22.191ns (40.393%)  route 32.746ns (59.607%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.860    44.562    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.686 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          3.125    47.811    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.391 r  blockdesign_i/collision_detection_0/inst/i__carry_i_10__8/CO[3]
                         net (fo=1, routed)           0.000    48.391    blockdesign_i/collision_detection_0/inst/i__carry_i_10__8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.505 r  blockdesign_i/collision_detection_0/inst/i__carry_i_9__7/CO[3]
                         net (fo=1, routed)           0.000    48.505    blockdesign_i/collision_detection_0/inst/i__carry_i_9__7_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.727 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7/O[0]
                         net (fo=4, routed)           1.132    49.859    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7_n_7
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.299    50.158 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16/O
                         net (fo=1, routed)           0.000    50.158    blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    50.615 r  blockdesign_i/collision_detection_0/inst/collision_paddle_l_index3_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           1.171    51.786    blockdesign_i/collision_detection_0/inst/collision_paddle_l_index316_in
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.329    52.115 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.137    53.252    blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    53.376 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.437    54.813    blockdesign_i/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X46Y22         LUT2 (Prop_lut2_I0_O)        0.124    54.937 r  blockdesign_i/position_ball_0/inst/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    54.937    blockdesign_i/position_ball_0/inst/angle[0]_i_1_n_0
    SLICE_X46Y22         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/position_ball_0/inst/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.934ns  (logic 22.191ns (40.396%)  route 32.743ns (59.604%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=1 LUT3=5 LUT4=4 LUT5=5 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.860    44.562    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.686 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[0]_INST_0/O
                         net (fo=34, routed)          3.125    47.811    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[0]
    SLICE_X29Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    48.391 r  blockdesign_i/collision_detection_0/inst/i__carry_i_10__8/CO[3]
                         net (fo=1, routed)           0.000    48.391    blockdesign_i/collision_detection_0/inst/i__carry_i_10__8_n_0
    SLICE_X29Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.505 r  blockdesign_i/collision_detection_0/inst/i__carry_i_9__7/CO[3]
                         net (fo=1, routed)           0.000    48.505    blockdesign_i/collision_detection_0/inst/i__carry_i_9__7_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.727 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7/O[0]
                         net (fo=4, routed)           1.132    49.859    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5__7_n_7
    SLICE_X28Y9          LUT4 (Prop_lut4_I3_O)        0.299    50.158 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16/O
                         net (fo=1, routed)           0.000    50.158    blockdesign_i/collision_detection_0/inst/i__carry__0_i_4__16_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    50.615 r  blockdesign_i/collision_detection_0/inst/collision_paddle_l_index3_inferred__2/i__carry__0/CO[1]
                         net (fo=2, routed)           1.171    51.786    blockdesign_i/collision_detection_0/inst/collision_paddle_l_index316_in
    SLICE_X35Y15         LUT6 (Prop_lut6_I3_O)        0.329    52.115 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3/O
                         net (fo=1, routed)           1.137    53.252    blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0_i_3_n_0
    SLICE_X48Y13         LUT6 (Prop_lut6_I2_O)        0.124    53.376 r  blockdesign_i/collision_detection_0/inst/collision_paddle_index[1]_INST_0/O
                         net (fo=6, routed)           1.434    54.810    blockdesign_i/position_ball_0/inst/collision_ball_paddle_index[1]
    SLICE_X46Y22         LUT5 (Prop_lut5_I3_O)        0.124    54.934 r  blockdesign_i/position_ball_0/inst/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    54.934    blockdesign_i/position_ball_0/inst/angle[1]_i_1_n_0
    SLICE_X46Y22         FDPE                                         r  blockdesign_i/position_ball_0/inst/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/score_counter_0/inst/score_left_u_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.961ns  (logic 22.066ns (40.893%)  route 31.895ns (59.107%))
  Logic Levels:           47  (CARRY4=24 DSP48E1=2 LDCE=1 LUT1=2 LUT2=2 LUT3=5 LUT4=4 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.353    44.055    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X47Y13         LUT5 (Prop_lut5_I1_O)        0.124    44.179 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[6]_INST_0/O
                         net (fo=20, routed)          2.500    46.679    blockdesign_i/collision_detection_0/inst/paddle_l_pos_y[6]
    SLICE_X32Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    47.064 r  blockdesign_i/collision_detection_0/inst/i__carry_i_5__21/CO[3]
                         net (fo=1, routed)           0.000    47.064    blockdesign_i/collision_detection_0/inst/i__carry_i_5__21_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    47.286 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_5/O[0]
                         net (fo=1, routed)           0.803    48.088    blockdesign_i/collision_detection_0/inst/i__carry__0_i_5_n_7
    SLICE_X33Y17         LUT2 (Prop_lut2_I1_O)        0.299    48.387 r  blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21/O
                         net (fo=1, routed)           0.000    48.387    blockdesign_i/collision_detection_0/inst/i__carry__0_i_1__21_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    48.788 r  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    48.788    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__0_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.016 r  blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           1.264    50.280    blockdesign_i/collision_detection_0/inst/p_1_out_inferred__0/i__carry__1_n_1
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.313    50.593 r  blockdesign_i/collision_detection_0/inst/collision_ball_edge_l_INST_0/O
                         net (fo=4, routed)           1.281    51.875    blockdesign_i/score_counter_0/inst/point_r
    SLICE_X46Y29         LUT6 (Prop_lut6_I1_O)        0.124    51.999 r  blockdesign_i/score_counter_0/inst/score_right_u[3]_i_4/O
                         net (fo=2, routed)           1.009    53.008    blockdesign_i/score_counter_0/inst/game_reset_s3_out
    SLICE_X46Y28         LUT5 (Prop_lut5_I1_O)        0.152    53.160 r  blockdesign_i/score_counter_0/inst/score_right_u[3]_i_1/O
                         net (fo=8, routed)           0.801    53.961    blockdesign_i/score_counter_0/inst/score_right_u
    SLICE_X43Y29         FDRE                                         r  blockdesign_i/score_counter_0/inst/score_left_u_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/inst/game_reset_s_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/inst/game_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y28         FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/inst/game_reset_s_reg/C
    SLICE_X46Y28         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blockdesign_i/score_counter_0/inst/game_reset_s_reg/Q
                         net (fo=1, routed)           0.110     0.274    blockdesign_i/score_counter_0/inst/game_reset_s
    SLICE_X46Y27         FDRE                                         r  blockdesign_i/score_counter_0/inst/game_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/C
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/Q
                         net (fo=7, routed)           0.138     0.302    blockdesign_i/position_ball_0/inst/angle_counter[3]
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.347 r  blockdesign_i/position_ball_0/inst/angle_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.347    blockdesign_i/position_ball_0/inst/angle_counter[3]_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/inst/score_left_u_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=4, routed)           0.167     0.308    blockdesign_i/score_counter_0/inst/score_left_u_reg_n_0_[1]
    SLICE_X43Y29         LUT3 (Prop_lut3_I1_O)        0.042     0.350 r  blockdesign_i/score_counter_0/inst/score_left_u[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    blockdesign_i/score_counter_0/inst/plusOp__0[2]
    SLICE_X43Y29         FDRE                                         r  blockdesign_i/score_counter_0/inst/score_left_u_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=4, routed)           0.167     0.308    blockdesign_i/score_counter_0/inst/score_left_u_reg_n_0_[1]
    SLICE_X43Y29         LUT2 (Prop_lut2_I1_O)        0.045     0.353 r  blockdesign_i/score_counter_0/inst/score_left_u[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    blockdesign_i/score_counter_0/inst/plusOp__0[1]
    SLICE_X43Y29         FDRE                                         r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_dir_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/position_ball_0/inst/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_dir_reg/C
    SLICE_X51Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/x_dir_reg/Q
                         net (fo=3, routed)           0.168     0.309    blockdesign_i/position_ball_0/inst/in
    SLICE_X51Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  blockdesign_i/position_ball_0/inst/x_dir_i_1/O
                         net (fo=1, routed)           0.000     0.354    blockdesign_i/position_ball_0/inst/x_dir_i_1_n_0
    SLICE_X51Y22         FDPE                                         r  blockdesign_i/position_ball_0/inst/x_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/score_counter_0/inst/score_left_u_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/score_counter_0/inst/score_left_u_reg[1]/Q
                         net (fo=4, routed)           0.169     0.310    blockdesign_i/score_counter_0/inst/score_left_u_reg_n_0_[1]
    SLICE_X43Y29         LUT4 (Prop_lut4_I0_O)        0.045     0.355 r  blockdesign_i/score_counter_0/inst/score_left_u[3]_i_2/O
                         net (fo=1, routed)           0.000     0.355    blockdesign_i/score_counter_0/inst/plusOp__0[3]
    SLICE_X43Y29         FDRE                                         r  blockdesign_i/score_counter_0/inst/score_left_u_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    blockdesign_i/controllers/controller_buttons_1/inst/value[0]
    SLICE_X37Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  blockdesign_i/controllers/controller_buttons_1/inst/current_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    blockdesign_i/controllers/controller_buttons_1/inst/current_value[0]_i_1_n_0
    SLICE_X37Y0          FDRE                                         r  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/C
    SLICE_X46Y26         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/Q
                         net (fo=6, routed)           0.161     0.325    blockdesign_i/position_ball_0/inst/angle_counter[6]
    SLICE_X46Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.370 r  blockdesign_i/position_ball_0/inst/angle_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.370    blockdesign_i/position_ball_0/inst/angle_counter[6]_i_1_n_0
    SLICE_X46Y26         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y24         FDCE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/C
    SLICE_X46Y24         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/Q
                         net (fo=8, routed)           0.172     0.336    blockdesign_i/position_ball_0/inst/angle_counter[2]
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.381 r  blockdesign_i/position_ball_0/inst/angle_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.381    blockdesign_i/position_ball_0/inst/angle_counter[2]_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  blockdesign_i/position_ball_0/inst/angle_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_reg/C
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_reg/Q
                         net (fo=4, routed)           0.197     0.338    blockdesign_i/position_ball_0/inst/collision_ball_paddle_r
    SLICE_X48Y22         LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_i_1/O
                         net (fo=1, routed)           0.000     0.383    blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_i_1_n_0
    SLICE_X48Y22         FDRE                                         r  blockdesign_i/position_ball_0/inst/collision_ball_paddle_r_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (100.001%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 fall edge)
                                                      3.367     3.367 f  
    BUFGCTRL_X0Y3        BUFG                         0.000     3.367 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     4.942    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.610 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.271    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.367 f  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     4.965    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     5.053 f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.014     5.067    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                            (clock source 'CLKFBIN_1'  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
                         net (fo=1, routed)           0.005     0.609    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/CLKFBIN
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SerialClkIO_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.322ns  (logic 2.321ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    1.849     7.431 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.431    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.321ns  (logic 2.320ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.672     5.110    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.582 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.583    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     1.848     7.430 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.430    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    1.837     7.426 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.426    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.678     5.116    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.588 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.589    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     1.836     7.425 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.425    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 2.314ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    1.842     7.417 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.417    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.314ns  (logic 2.313ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.664     5.102    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.574 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.575    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     1.841     7.416 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.416    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.301ns  (logic 2.300ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    1.828     7.405 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     7.405    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.300ns  (logic 2.299ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575     1.575    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.598     1.598    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.686 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           1.655     3.342    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.438 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           1.666     5.104    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     5.576 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     5.577    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     1.827     7.404 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     7.404    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.953ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_O)     0.776     2.665 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.665    hdmi_out_data_p[1]
    U4                                                                r  hdmi_out_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.954ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.581     1.711    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerialClk
    OLOGIC_X1Y28         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y28         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.888 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.889    blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/sDataOut
    U4                   OBUFDS (Prop_obufds_I_OB)    0.777     2.666 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.666    hdmi_out_data_n[1]
    V4                                                                r  hdmi_out_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.967ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_O)     0.790     2.678 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.678    hdmi_out_data_p[0]
    W5                                                                r  hdmi_out_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.968ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.580     1.710    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerialClk
    OLOGIC_X1Y26         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y26         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.887 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.888    blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/sDataOut
    W5                   OBUFDS (Prop_obufds_I_OB)    0.791     2.679 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.679    hdmi_out_data_n[0]
    W4                                                                r  hdmi_out_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_O)     0.785     2.680 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.680    hdmi_out_clk_p
    V3                                                                r  hdmi_out_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.587     1.717    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerialClk
    OLOGIC_X1Y38         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y38         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.894 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.895    blockdesign_i/rgb2dvi_0/U0/ClockSerializer/sDataOut
    V3                   OBUFDS (Prop_obufds_I_OB)    0.786     2.681 r  blockdesign_i/rgb2dvi_0/U0/ClockSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.681    hdmi_out_clk_n
    W3                                                                r  hdmi_out_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.974ns (99.897%)  route 0.001ns (0.103%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_O)     0.797     2.689 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/O
                         net (fo=0)                   0.000     2.689    hdmi_out_data_p[2]
    U5                                                                r  hdmi_out_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by SerialClkIO_1  {rise@0.000ns fall@0.673ns period=1.347ns})
  Destination:            hdmi_out_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.976ns  (logic 0.975ns (99.898%)  route 0.001ns (0.102%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.068ns
    Phase Error              (PE):    0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SerialClkIO_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.554     0.554    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.604 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
                         net (fo=1, routed)           0.501     1.105    blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.131 r  blockdesign_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/O
                         net (fo=8, routed)           0.584     1.714    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerialClk
    OLOGIC_X1Y18         OSERDESE2                                    r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     1.891 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/OQ
                         net (fo=1, routed)           0.001     1.892    blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/sDataOut
    U5                   OBUFDS (Prop_obufds_I_OB)    0.798     2.690 r  blockdesign_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/OutputBuffer/OB
                         net (fo=0)                   0.000     2.690    hdmi_out_data_n[2]
    V5                                                                r  hdmi_out_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_blockdesign_clk_wiz_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.033ns  (logic 14.460ns (42.488%)  route 19.573ns (57.512%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          2.089    32.219    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X50Y5          LUT6 (Prop_lut6_I3_O)        0.367    32.586 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.520    33.106    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]_i_1_n_0
    SLICE_X50Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.837ns  (logic 14.460ns (42.735%)  route 19.377ns (57.265%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.582    31.713    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X47Y9          LUT6 (Prop_lut6_I4_O)        0.367    32.080 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.830    32.910    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]_i_1_n_0
    SLICE_X50Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.556ns  (logic 14.460ns (43.093%)  route 19.096ns (56.907%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.752    31.883    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.367    32.250 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.379    32.629    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[10]_i_1_n_0
    SLICE_X46Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.471ns  (logic 14.460ns (43.202%)  route 19.011ns (56.798%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.443    31.573    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X46Y9          LUT6 (Prop_lut6_I4_O)        0.367    31.940 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.604    32.544    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]_i_1_n_0
    SLICE_X49Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.462ns  (logic 14.460ns (43.214%)  route 19.002ns (56.786%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.482    31.613    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X47Y9          LUT6 (Prop_lut6_I3_O)        0.367    31.980 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.555    32.535    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_1_n_0
    SLICE_X48Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.295ns  (logic 14.460ns (43.430%)  route 18.835ns (56.570%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.871    32.001    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.367    32.368 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    32.368    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_1_n_0
    SLICE_X50Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.295ns  (logic 14.460ns (43.430%)  route 18.835ns (56.570%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.871    32.001    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X50Y6          LUT6 (Prop_lut6_I3_O)        0.367    32.368 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    32.368    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]_i_1_n_0
    SLICE_X50Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.282ns  (logic 14.460ns (43.446%)  route 18.822ns (56.554%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.479    31.610    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X46Y9          LUT6 (Prop_lut6_I3_O)        0.367    31.977 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.379    32.356    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]_i_1_n_0
    SLICE_X46Y9          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.236ns  (logic 14.460ns (43.507%)  route 18.776ns (56.493%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.157    31.287    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.367    31.654 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.655    32.309    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]_i_1_n_0
    SLICE_X46Y6          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.028ns  (logic 14.460ns (43.781%)  route 18.568ns (56.219%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.566    -0.927    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X30Y2          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDCE (Prop_fdce_C_Q)         0.518    -0.409 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]/Q
                         net (fo=2, routed)           1.027     0.619    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reg[11]
    DSP48_X0Y0           DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851     4.470 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.472    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1_n_106
    DSP48_X0Y1           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[7])
                                                      1.518     5.990 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__0/P[7]
                         net (fo=30, routed)          3.836     9.826    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm1__1[24]
    SLICE_X32Y8          LUT3 (Prop_lut3_I0_O)        0.124     9.950 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187/O
                         net (fo=1, routed)           0.804    10.754    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_187_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.261 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125/CO[3]
                         net (fo=1, routed)           0.000    11.261    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_125_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.375 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.375    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_90_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.709 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36/O[1]
                         net (fo=2, routed)           0.805    12.515    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_36_n_6
    SLICE_X41Y10         LUT3 (Prop_lut3_I0_O)        0.333    12.848 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40/O
                         net (fo=2, routed)           1.082    13.930    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_40_n_0
    SLICE_X41Y10         LUT4 (Prop_lut4_I3_O)        0.327    14.257 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44/O
                         net (fo=1, routed)           0.000    14.257    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_44_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.658 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    14.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[1]_i_22_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.772 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.772    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_12_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12/O[1]
                         net (fo=2, routed)           0.817    15.923    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_12_n_6
    SLICE_X39Y12         LUT3 (Prop_lut3_I0_O)        0.333    16.256 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3/O
                         net (fo=2, routed)           0.948    17.204    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_3_n_0
    SLICE_X39Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.531 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    17.531    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_7_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.932 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.932    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[5]_i_2_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.155 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2/O[0]
                         net (fo=20, routed)          1.735    19.890    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[9]_i_2_n_7
    SLICE_X45Y9          LUT3 (Prop_lut3_I2_O)        0.328    20.218 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356/O
                         net (fo=4, routed)           0.995    21.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_356_n_0
    SLICE_X44Y7          LUT4 (Prop_lut4_I0_O)        0.327    21.540 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440/O
                         net (fo=1, routed)           0.000    21.540    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_440_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.941 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395/CO[3]
                         net (fo=1, routed)           0.000    21.941    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_395_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.055 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345/CO[3]
                         net (fo=1, routed)           0.000    22.055    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_345_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.277 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282/O[0]
                         net (fo=3, routed)           1.183    23.460    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_282_n_7
    SLICE_X43Y17         LUT3 (Prop_lut3_I1_O)        0.299    23.759 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347/O
                         net (fo=2, routed)           0.963    24.722    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_347_n_0
    SLICE_X45Y15         LUT5 (Prop_lut5_I4_O)        0.152    24.874 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273/O
                         net (fo=2, routed)           1.148    26.022    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_273_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I0_O)        0.326    26.348 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277/O
                         net (fo=1, routed)           0.000    26.348    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_277_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    26.880 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201/CO[3]
                         net (fo=1, routed)           0.000    26.880    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_201_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.994 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134/CO[3]
                         net (fo=1, routed)           0.000    26.994    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_134_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.108 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    27.108    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_50_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.330 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21/O[0]
                         net (fo=3, routed)           1.608    28.938    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_21_n_7
    SLICE_X38Y23         LUT4 (Prop_lut4_I1_O)        0.299    29.237 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98/O
                         net (fo=1, routed)           0.000    29.237    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_98_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    29.750 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35/CO[3]
                         net (fo=1, routed)           0.000    29.750    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_35_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.867 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.009    29.876    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_10_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    30.130 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.603    31.734    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[15]_i_4_n_3
    SLICE_X46Y10         LUT6 (Prop_lut6_I3_O)        0.367    32.101 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    32.101    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]_i_1_n_0
    SLICE_X46Y10         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.777ns  (logic 0.385ns (49.559%)  route 0.392ns (50.441%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.385    -1.147 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.392    -0.755    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm__0
    SLICE_X35Y5          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.898ns  (logic 0.418ns (46.545%)  route 0.480ns (53.455%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.418    -1.114 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.480    -0.634    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable__0
    SLICE_X34Y4          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.007ns  (logic 0.418ns (41.523%)  route 0.589ns (58.477%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.114 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.589    -0.525    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable__0
    SLICE_X12Y16         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.518ns (46.844%)  route 0.588ns (53.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDCE (Prop_fdce_C_Q)         0.418    -1.114 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.588    -0.526    blockdesign_i/controllers/controller_ultrasonic_1/inst/trigger_enable__0
    SLICE_X34Y4          LUT1 (Prop_lut1_I0_O)        0.100    -0.426 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.426    blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg_i_1_n_0
    SLICE_X34Y4          LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.112ns  (logic 0.385ns (34.623%)  route 0.727ns (65.377%))
  Logic Levels:           0  
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.385    -1.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.727    -0.420    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm__0
    SLICE_X10Y15         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.258ns  (logic 0.518ns (41.189%)  route 0.740ns (58.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.114 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.740    -0.374    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable__0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.100    -0.274 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[15]_i_1_n_0
    SLICE_X14Y15         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.373ns  (logic 0.518ns (37.738%)  route 0.855ns (62.262%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.114 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.855    -0.259    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable__0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.100    -0.159 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[14]_i_1_n_0
    SLICE_X14Y15         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.385ns  (logic 0.518ns (37.411%)  route 0.867ns (62.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.114 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.867    -0.247    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable__0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.100    -0.147 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[12]_i_1_n_0
    SLICE_X14Y15         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.393ns  (logic 0.518ns (37.196%)  route 0.875ns (62.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.114 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.875    -0.239    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable__0
    SLICE_X14Y15         LUT6 (Prop_lut6_I5_O)        0.100    -0.139 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[11]_i_1_n_0
    SLICE_X14Y15         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.435ns  (logic 0.518ns (36.107%)  route 0.917ns (63.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.444    -1.532    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.418    -1.114 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.600    -0.514    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable__0
    SLICE_X11Y11         LUT1 (Prop_lut1_I0_O)        0.100    -0.414 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.317    -0.097    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reset_reg_i_1_n_0
    SLICE_X11Y11         LDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  sys_clock (IN)
                         net (fo=0)                   0.000    41.667    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    39.996 f  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clkfbout_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    blockdesign_i/clk_wiz/inst/clkfbout_buf_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_blockdesign_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y3        BUFG                         0.000    20.000 f  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.575    21.575    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333    18.243 f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    19.904    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    20.000 f  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    21.575    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_blockdesign_clk_wiz_0_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.331ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.549     0.549    blockdesign_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    blockdesign_i/clk_wiz_0/inst/clkfbout_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  blockdesign_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    blockdesign_i/clk_wiz_0/inst/clkfbout_buf_blockdesign_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_hdmi_blockdesign_clk_wiz_0_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        48.609ns  (logic 21.900ns (45.053%)  route 26.709ns (54.947%))
  Logic Levels:           45  (CARRY4=23 DSP48E1=2 LDCE=1 LUT1=3 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/G
    SLICE_X14Y13         LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm_reg[8]/Q
                         net (fo=4, routed)           1.661     2.457    blockdesign_i/controllers/controller_ultrasonic_0/inst/distance_mm[8]
    SLICE_X14Y21         LUT1 (Prop_lut1_I0_O)        0.124     2.581 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12/O
                         net (fo=1, routed)           0.000     2.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_12_n_0
    SLICE_X14Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.957 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.957    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_3_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.272 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.680     3.952    blockdesign_i/controllers/controller_ultrasonic_0/inst/A[12]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.976 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value1/P[10]
                         net (fo=26, routed)          3.061    11.037    blockdesign_i/controllers/controller_ultrasonic_0/inst/value1_n_95
    SLICE_X43Y20         LUT3 (Prop_lut3_I1_O)        0.154    11.191 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75/O
                         net (fo=1, routed)           0.499    11.690    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_75_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.799    12.489 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38/O[3]
                         net (fo=3, routed)           1.223    13.712    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_38_n_4
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.306    14.018 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39/O
                         net (fo=2, routed)           1.170    15.188    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_39_n_0
    SLICE_X41Y26         LUT5 (Prop_lut5_I0_O)        0.152    15.340 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14/O
                         net (fo=2, routed)           0.651    15.990    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_14_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.326    16.316 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    16.316    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.866 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.866    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_2_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.980 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.980    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[0]_INST_0_i_1_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.094 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.094    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[4]_INST_0_i_1_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.208 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.208    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.542 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117/O[1]
                         net (fo=9, routed)           1.313    18.855    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_117_n_6
    SLICE_X37Y28         LUT3 (Prop_lut3_I0_O)        0.331    19.186 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112/O
                         net (fo=1, routed)           0.532    19.718    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_112_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    20.446 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54/CO[3]
                         net (fo=1, routed)           0.000    20.446    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_54_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.780 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29/O[1]
                         net (fo=3, routed)           0.839    21.620    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_29_n_6
    SLICE_X38Y31         LUT4 (Prop_lut4_I1_O)        0.303    21.923 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    21.923    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_28_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    22.436 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           1.629    24.065    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_9_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    24.217 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.178    25.395    blockdesign_i/controllers/controller_ultrasonic_0/inst/value[8]_INST_0_i_5_n_0
    SLICE_X45Y19         LUT5 (Prop_lut5_I4_O)        0.326    25.721 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/value[2]_INST_0/O
                         net (fo=1, routed)           1.314    27.035    blockdesign_i/controllers/controller_interconn_0/inst/value_l_2[2]
    SLICE_X47Y14         LUT3 (Prop_lut3_I0_O)        0.152    27.187 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[2]_INST_0/O
                         net (fo=1, routed)           0.846    28.033    blockdesign_i/position_paddles_0/inst/controller_value_l[2]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[2]_P[9])
                                                      3.864    31.897 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[9]
                         net (fo=6, routed)           1.638    33.535    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_96
    SLICE_X36Y10         LUT2 (Prop_lut2_I0_O)        0.124    33.659 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    33.659    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_14_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.209 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.209    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_7_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.323 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.323    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_2_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.636 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.551    36.186    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[1]_INST_0_i_1_n_4
    SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.306    36.492 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    36.492    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_134_n_0
    SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.042 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    37.042    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_117_n_0
    SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.264 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94/O[0]
                         net (fo=2, routed)           1.115    38.379    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_94_n_7
    SLICE_X35Y6          LUT3 (Prop_lut3_I1_O)        0.325    38.704 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57/O
                         net (fo=2, routed)           0.839    39.544    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_57_n_0
    SLICE_X35Y7          LUT4 (Prop_lut4_I3_O)        0.332    39.876 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    39.876    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_61_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.408 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.408    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_31_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.522 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    40.522    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_14_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.856 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3/O[1]
                         net (fo=3, routed)           1.145    42.001    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_3_n_6
    SLICE_X33Y11         LUT4 (Prop_lut4_I1_O)        0.303    42.304 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    42.304    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    42.702 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.489    44.191    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[10]_INST_0_i_2_n_0
    SLICE_X46Y14         LUT5 (Prop_lut5_I1_O)        0.124    44.315 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[3]_INST_0/O
                         net (fo=22, routed)          1.233    45.547    blockdesign_i/paint_paddle_l/inst/rect_pos_y[3]
    SLICE_X50Y15         LUT1 (Prop_lut1_I0_O)        0.124    45.671 r  blockdesign_i/paint_paddle_l/inst/__10_carry_i_7/O
                         net (fo=1, routed)           0.000    45.671    blockdesign_i/paint_paddle_l/inst/__10_carry_i_7_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.279 r  blockdesign_i/paint_paddle_l/inst/__10_carry_i_5/O[3]
                         net (fo=1, routed)           0.808    47.087    blockdesign_i/paint_paddle_l/inst/__10_carry_i_5_n_4
    SLICE_X52Y15         LUT2 (Prop_lut2_I1_O)        0.307    47.394 r  blockdesign_i/paint_paddle_l/inst/__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    47.394    blockdesign_i/paint_paddle_l/inst/__10_carry__0_i_2_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    47.774 r  blockdesign_i/paint_paddle_l/inst/__10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.774    blockdesign_i/paint_paddle_l/inst/__10_carry__0_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    48.003 f  blockdesign_i/paint_paddle_l/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.296    48.299    blockdesign_i/paint_paddle_l/inst/__10_carry__1_n_1
    SLICE_X53Y16         LUT5 (Prop_lut5_I3_O)        0.310    48.609 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    48.609    blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.445     1.445    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        48.368ns  (logic 21.938ns (45.357%)  route 26.430ns (54.643%))
  Logic Levels:           43  (CARRY4=22 DSP48E1=2 LDCE=1 LUT1=1 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/G
    SLICE_X46Y6          LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm_reg[2]/Q
                         net (fo=4, routed)           1.218     2.014    blockdesign_i/controllers/controller_ultrasonic_1/inst/distance_mm[2]
    SLICE_X50Y9          LUT1 (Prop_lut1_I0_O)        0.124     2.138 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_16/O
                         net (fo=1, routed)           0.000     2.138    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_16_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.671 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.671    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_4_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.788 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.788    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_3_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.103 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_i_2/O[3]
                         net (fo=1, routed)           0.744     3.847    blockdesign_i/controllers/controller_ultrasonic_1/inst/A[12]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      4.024     7.871 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value1/P[10]
                         net (fo=26, routed)          2.942    10.813    blockdesign_i/controllers/controller_ultrasonic_1/inst/value1_n_95
    SLICE_X44Y3          LUT3 (Prop_lut3_I2_O)        0.150    10.963 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.541    11.504    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_31_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.213 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.213    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_16_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.435 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_40/O[0]
                         net (fo=3, routed)           1.477    13.912    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_40_n_7
    SLICE_X50Y5          LUT3 (Prop_lut3_I1_O)        0.299    14.211 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_14/O
                         net (fo=2, routed)           0.848    15.059    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_14_n_0
    SLICE_X46Y4          LUT5 (Prop_lut5_I0_O)        0.150    15.209 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_5/O
                         net (fo=2, routed)           0.839    16.048    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_5_n_0
    SLICE_X47Y5          LUT6 (Prop_lut6_I0_O)        0.348    16.396 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    16.396    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_9_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.928 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.928    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[4]_INST_0_i_1_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.042 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.042    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_4_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.156 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_117/CO[3]
                         net (fo=1, routed)           0.000    17.156    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_117_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.490 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_63/O[1]
                         net (fo=8, routed)           1.168    18.658    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_63_n_6
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.329    18.987 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_58/O
                         net (fo=1, routed)           0.638    19.625    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_58_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.839    20.464 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_29/O[3]
                         net (fo=3, routed)           1.328    21.792    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_29_n_4
    SLICE_X48Y4          LUT4 (Prop_lut4_I2_O)        0.306    22.098 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_27/O
                         net (fo=1, routed)           0.000    22.098    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_27_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.648 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9/CO[3]
                         net (fo=2, routed)           0.734    23.382    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_9_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I1_O)        0.116    23.498 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5/O
                         net (fo=9, routed)           1.196    24.695    blockdesign_i/controllers/controller_ultrasonic_1/inst/value[8]_INST_0_i_5_n_0
    SLICE_X44Y0          LUT5 (Prop_lut5_I4_O)        0.328    25.023 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/value[0]_INST_0/O
                         net (fo=1, routed)           0.963    25.986    blockdesign_i/controllers/controller_interconn_0/inst/value_r_2[0]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.152    26.138 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.847    26.985    blockdesign_i/position_paddles_0/inst/controller_value_r[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[13])
                                                      3.864    30.849 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[13]
                         net (fo=6, routed)           1.306    32.155    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_92
    SLICE_X55Y1          LUT2 (Prop_lut2_I0_O)        0.124    32.279 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    32.279    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_10_n_0
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.829 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.829    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_2_n_0
    SLICE_X55Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.943 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.943    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[1]_INST_0_i_1_n_0
    SLICE_X55Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.256 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1/O[3]
                         net (fo=11, routed)          1.516    34.772    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[5]_INST_0_i_1_n_4
    SLICE_X61Y3          LUT2 (Prop_lut2_I1_O)        0.306    35.078 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120/O
                         net (fo=1, routed)           0.000    35.078    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_120_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.628 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94/CO[3]
                         net (fo=1, routed)           0.000    35.628    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_94_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.850 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_62/O[0]
                         net (fo=2, routed)           0.809    36.659    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_62_n_7
    SLICE_X58Y3          LUT3 (Prop_lut3_I1_O)        0.325    36.984 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35/O
                         net (fo=2, routed)           1.157    38.142    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_35_n_0
    SLICE_X58Y4          LUT4 (Prop_lut4_I3_O)        0.332    38.474 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    38.474    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_39_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.006 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.006    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_14_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.245 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3/O[2]
                         net (fo=3, routed)           1.258    40.502    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_3_n_5
    SLICE_X54Y5          LUT4 (Prop_lut4_I2_O)        0.302    40.804 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    40.804    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_11_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    41.184 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2/CO[3]
                         net (fo=11, routed)          1.209    42.394    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0_i_2_n_0
    SLICE_X56Y4          LUT5 (Prop_lut5_I1_O)        0.124    42.518 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[4]_INST_0/O
                         net (fo=23, routed)          1.927    44.445    blockdesign_i/paint_paddle_r/inst/rect_pos_y[4]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    45.119 r  blockdesign_i/paint_paddle_r/inst/__10_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000    45.119    blockdesign_i/paint_paddle_r/inst/__10_carry_i_5_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.453 r  blockdesign_i/paint_paddle_r/inst/__10_carry__0_i_5/O[1]
                         net (fo=1, routed)           0.814    46.267    blockdesign_i/paint_paddle_r/inst/__10_carry__0_i_5_n_6
    SLICE_X57Y13         LUT2 (Prop_lut2_I1_O)        0.303    46.570 r  blockdesign_i/paint_paddle_r/inst/__10_carry__1_i_3/O
                         net (fo=1, routed)           0.000    46.570    blockdesign_i/paint_paddle_r/inst/__10_carry__1_i_3_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    47.106 f  blockdesign_i/paint_paddle_r/inst/__10_carry__1/CO[2]
                         net (fo=1, routed)           0.948    48.055    blockdesign_i/paint_paddle_r/inst/__10_carry__1_n_1
    SLICE_X54Y15         LUT5 (Prop_lut5_I3_O)        0.313    48.368 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000    48.368    blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.446     1.446    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X54Y15         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/y_pos_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 2.600ns (44.179%)  route 3.285ns (55.821%))
  Logic Levels:           6  (CARRY4=3 FDPE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/y_pos_reg[3]/C
    SLICE_X51Y19         FDPE (Prop_fdpe_C_Q)         0.419     0.419 r  blockdesign_i/position_ball_0/inst/y_pos_reg[3]/Q
                         net (fo=62, routed)          1.925     2.344    blockdesign_i/paint_ball/inst/rect_pos_y[3]
    SLICE_X48Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.679     3.023 r  blockdesign_i/paint_ball/inst/__21_carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.023    blockdesign_i/paint_ball/inst/__21_carry_i_5_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.336 r  blockdesign_i/paint_ball/inst/__21_carry__0_i_5/O[3]
                         net (fo=1, routed)           0.802     4.138    blockdesign_i/paint_ball/inst/__21_carry__0_i_5_n_4
    SLICE_X49Y14         LUT2 (Prop_lut2_I1_O)        0.306     4.444 r  blockdesign_i/paint_ball/inst/__21_carry__1_i_2/O
                         net (fo=1, routed)           0.000     4.444    blockdesign_i/paint_ball/inst/__21_carry__1_i_2_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     5.014 f  blockdesign_i/paint_ball/inst/__21_carry__1/CO[2]
                         net (fo=1, routed)           0.558     5.572    blockdesign_i/paint_ball/inst/__21_carry__1_n_1
    SLICE_X53Y16         LUT4 (Prop_lut4_I1_O)        0.313     5.885 r  blockdesign_i/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     5.885    blockdesign_i/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.457     1.457    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         1.445     1.445    blockdesign_i/paint_ball/inst/clk
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/position_ball_0/inst/x_pos_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.472ns (39.673%)  route 0.718ns (60.327%))
  Logic Levels:           5  (CARRY4=2 FDPE=1 LUT4=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDPE                         0.000     0.000 r  blockdesign_i/position_ball_0/inst/x_pos_reg[0]/C
    SLICE_X53Y22         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  blockdesign_i/position_ball_0/inst/x_pos_reg[0]/Q
                         net (fo=10, routed)          0.382     0.523    blockdesign_i/paint_ball/inst/rect_pos_x[0]
    SLICE_X54Y16         LUT4 (Prop_lut4_I1_O)        0.043     0.566 r  blockdesign_i/paint_ball/inst/pxl_value_o3_carry_i_4/O
                         net (fo=1, routed)           0.000     0.566    blockdesign_i/paint_ball/inst/pxl_value_o3_carry_i_4_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.127     0.693 r  blockdesign_i/paint_ball/inst/pxl_value_o3_carry/CO[3]
                         net (fo=1, routed)           0.000     0.693    blockdesign_i/paint_ball/inst/pxl_value_o3_carry_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.738 r  blockdesign_i/paint_ball/inst/pxl_value_o3_carry__0/CO[1]
                         net (fo=1, routed)           0.336     1.074    blockdesign_i/paint_ball/inst/pxl_value_o3_carry__0_n_2
    SLICE_X53Y16         LUT4 (Prop_lut4_I0_O)        0.116     1.190 r  blockdesign_i/paint_ball/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     1.190    blockdesign_i/paint_ball/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.830     0.830    blockdesign_i/paint_ball/inst/clk
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_ball/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_0/inst/current_value_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.755ns  (logic 1.068ns (38.766%)  route 1.687ns (61.234%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDSE=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDSE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_0/inst/current_value_reg[7]/C
    SLICE_X47Y19         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_0/inst/current_value_reg[7]/Q
                         net (fo=5, routed)           0.223     0.364    blockdesign_i/controllers/controller_interconn_0/inst/value_l_1[7]
    SLICE_X46Y18         LUT3 (Prop_lut3_I1_O)        0.045     0.409 r  blockdesign_i/controllers/controller_interconn_0/inst/value_l_o[7]_INST_0/O
                         net (fo=1, routed)           0.473     0.883    blockdesign_i/position_paddles_0/inst/controller_value_l[7]
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_B[7]_P[19])
                                                      0.571     1.454 r  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0/P[19]
                         net (fo=15, routed)          0.487     1.941    blockdesign_i/position_paddles_0/inst/paddle_l_pos_y0_n_86
    SLICE_X46Y14         LUT5 (Prop_lut5_I2_O)        0.045     1.986 f  blockdesign_i/position_paddles_0/inst/paddle_l_pos_y[8]_INST_0/O
                         net (fo=19, routed)          0.371     2.356    blockdesign_i/paint_paddle_l/inst/rect_pos_y[8]
    SLICE_X51Y15         LUT4 (Prop_lut4_I1_O)        0.046     2.402 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.402    blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0_i_2_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.106     2.508 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.133     2.641    blockdesign_i/paint_paddle_l/inst/pxl_value_o2_carry__0_n_2
    SLICE_X53Y16         LUT5 (Prop_lut5_I2_O)        0.114     2.755 r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.755    blockdesign_i/paint_paddle_l/inst/pxl_value_o_i_1_n_0
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.830     0.830    blockdesign_i/paint_paddle_l/inst/clk
    SLICE_X53Y16         FDRE                                         r  blockdesign_i/paint_paddle_l/inst/pxl_value_o_reg/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_hdmi_blockdesign_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.817ns  (logic 1.122ns (39.830%)  route 1.695ns (60.170%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/controllers/controller_buttons_1/inst/current_value_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    blockdesign_i/controllers/controller_interconn_0/inst/value_r_1[0]
    SLICE_X37Y0          LUT3 (Prop_lut3_I1_O)        0.043     0.365 r  blockdesign_i/controllers/controller_interconn_0/inst/value_r_o[0]_INST_0/O
                         net (fo=1, routed)           0.447     0.813    blockdesign_i/position_paddles_0/inst/controller_value_r[0]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_B[0]_P[19])
                                                      0.638     1.451 r  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0/P[19]
                         net (fo=15, routed)          0.264     1.714    blockdesign_i/position_paddles_0/inst/paddle_r_pos_y0_n_86
    SLICE_X57Y4          LUT5 (Prop_lut5_I2_O)        0.045     1.759 f  blockdesign_i/position_paddles_0/inst/paddle_r_pos_y[10]_INST_0/O
                         net (fo=15, routed)          0.419     2.179    blockdesign_i/paint_paddle_r/inst/rect_pos_y[10]
    SLICE_X53Y12         LUT2 (Prop_lut2_I1_O)        0.045     2.224 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.224    blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry__0_i_1_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     2.320 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry__0/CO[1]
                         net (fo=1, routed)           0.383     2.703    blockdesign_i/paint_paddle_r/inst/pxl_value_o2_carry__0_n_2
    SLICE_X54Y15         LUT5 (Prop_lut5_I2_O)        0.114     2.817 r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1/O
                         net (fo=1, routed)           0.000     2.817    blockdesign_i/paint_paddle_r/inst/pxl_value_o_i_1_n_0
    SLICE_X54Y15         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_hdmi_blockdesign_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y3        BUFG                         0.000     0.000 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.817     0.817    blockdesign_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  blockdesign_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    blockdesign_i/clk_wiz_0/inst/clk_hdmi_blockdesign_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  blockdesign_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=416, routed)         0.831     0.831    blockdesign_i/paint_paddle_r/inst/clk
    SLICE_X54Y15         FDRE                                         r  blockdesign_i/paint_paddle_r/inst/pxl_value_o_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_blockdesign_clk_wiz_0

Max Delay           312 Endpoints
Min Delay           312 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.306ns  (logic 1.587ns (15.399%)  route 8.719ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.600    10.306    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y22         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.437    -1.539    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.306ns  (logic 1.587ns (15.399%)  route 8.719ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.600    10.306    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y22         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.437    -1.539    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.306ns  (logic 1.587ns (15.399%)  route 8.719ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.600    10.306    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y22         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.437    -1.539    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.306ns  (logic 1.587ns (15.399%)  route 8.719ns (84.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.600    10.306    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y22         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.437    -1.539    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y22         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.167ns  (logic 1.587ns (15.608%)  route 8.580ns (84.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.462    10.167    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y21         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.439    -1.537    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y21         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.167ns  (logic 1.587ns (15.608%)  route 8.580ns (84.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.462    10.167    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y21         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.439    -1.537    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y21         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.167ns  (logic 1.587ns (15.608%)  route 8.580ns (84.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.462    10.167    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y21         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.439    -1.537    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y21         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.167ns  (logic 1.587ns (15.608%)  route 8.580ns (84.392%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=15, routed)          7.118     8.581    blockdesign_i/controllers/controller_ultrasonic_0/inst/reset
    SLICE_X11Y11         LUT3 (Prop_lut3_I1_O)        0.124     8.705 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter[0]_i_3/O
                         net (fo=32, routed)          1.462    10.167    blockdesign_i/controllers/controller_ultrasonic_0/inst/counter0
    SLICE_X11Y21         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.439    -1.537    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X11Y21         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/counter_reg[27]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.117ns  (logic 1.572ns (15.543%)  route 8.545ns (84.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          7.329     8.778    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.902 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.216    10.117    blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value0
    SLICE_X13Y13         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445    -1.531    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X13Y13         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value_reg[0]/C

Slack:                    inf
  Source:                 controller_switch
                            (input port)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.117ns  (logic 1.572ns (15.543%)  route 8.545ns (84.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  controller_switch (IN)
                         net (fo=0)                   0.000     0.000    controller_switch
    L3                   IBUF (Prop_ibuf_I_O)         1.448     1.448 r  controller_switch_IBUF_inst/O
                         net (fo=32, routed)          7.329     8.778    blockdesign_i/controllers/controller_ultrasonic_0/inst/enable
    SLICE_X15Y19         LUT2 (Prop_lut2_I1_O)        0.124     8.902 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.216    10.117    blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value0
    SLICE_X13Y13         FDCE                                         f  blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         1.445    -1.531    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X13Y13         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/timer_value_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.276ns (76.011%)  route 0.087ns (23.989%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
    SLICE_X35Y5          LDCE (EnToQ_ldce_G_Q)        0.231     0.231 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.087     0.318    blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next
    SLICE_X34Y5          LUT5 (Prop_lut5_I1_O)        0.045     0.363 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    blockdesign_i/controllers/controller_ultrasonic_1/inst/next_state[0]
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.831    -0.840    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.279ns (76.208%)  route 0.087ns (23.792%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/G
    SLICE_X35Y5          LDCE (EnToQ_ldce_G_Q)        0.231     0.231 f  blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.087     0.318    blockdesign_i/controllers/controller_ultrasonic_1/inst/go_to_next
    SLICE_X34Y5          LUT5 (Prop_lut5_I0_O)        0.048     0.366 r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    blockdesign_i/controllers/controller_ultrasonic_1/inst/next_state[1]
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.831    -0.840    blockdesign_i/controllers/controller_ultrasonic_1/inst/clk
    SLICE_X34Y5          FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_1/inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.223ns (60.900%)  route 0.143ns (39.100%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
    SLICE_X10Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.143     0.321    blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next
    SLICE_X10Y16         LUT5 (Prop_lut5_I1_O)        0.045     0.366 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    blockdesign_i/controllers/controller_ultrasonic_0/inst/next_state[0]
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.842    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.218%)  route 0.143ns (38.782%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/G
    SLICE_X10Y15         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next_reg/Q
                         net (fo=2, routed)           0.143     0.321    blockdesign_i/controllers/controller_ultrasonic_0/inst/go_to_next
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.048     0.369 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.369    blockdesign_i/controllers/controller_ultrasonic_0/inst/next_state[1]
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.829    -0.842    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X10Y16         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.277ns (54.033%)  route 0.236ns (45.967%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
    SLICE_X12Y16         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.236     0.470    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.043     0.513 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.513    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[3]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.515ns  (logic 0.279ns (54.211%)  route 0.236ns (45.789%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
    SLICE_X12Y16         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.236     0.470    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.515 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.515    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[2]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.279ns (53.245%)  route 0.245ns (46.755%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
    SLICE_X12Y16         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.245     0.479    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.045     0.524 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.524    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[6]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.826    -0.845    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X14Y19         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.282ns (53.511%)  route 0.245ns (46.489%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
    SLICE_X12Y16         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.245     0.479    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X14Y19         LUT4 (Prop_lut4_I2_O)        0.048     0.527 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.527    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[9]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.826    -0.845    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X14Y19         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.279ns (49.678%)  route 0.283ns (50.322%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
    SLICE_X12Y16         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.283     0.517    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.562 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.562    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[4]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_blockdesign_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.566ns  (logic 0.283ns (50.034%)  route 0.283ns (49.966%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.893ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         LDCE                         0.000     0.000 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/G
    SLICE_X12Y16         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable_reg/Q
                         net (fo=22, routed)          0.283     0.517    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_enable
    SLICE_X14Y17         LUT4 (Prop_lut4_I2_O)        0.049     0.566 r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.566    blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value[5]_i_1_n_0
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_blockdesign_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    blockdesign_i/clk_wiz/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  blockdesign_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    blockdesign_i/clk_wiz/inst/clk_in1_blockdesign_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  blockdesign_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    blockdesign_i/clk_wiz/inst/clk_out1_blockdesign_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  blockdesign_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=227, routed)         0.828    -0.843    blockdesign_i/controllers/controller_ultrasonic_0/inst/clk
    SLICE_X14Y17         FDCE                                         r  blockdesign_i/controllers/controller_ultrasonic_0/inst/trigger_timer_value_reg[5]/C





