#Config file, goal is to match an ASIC
#For infinite size, set value to -1

#Core
#For in order mode, set window_size to 1
1024,lsq_size
1024,window_size   #effectively, ROB size
1024,issueWidth   #num of issuable instrs per cycle
0,cf_mode   #set 1 to create all contexts at once, perfect branch prediction
1,mem_speculate #address alias speculation
1,mem_forward #lsq store to load forwarding
-1,max_active_contexts_BB
5,branch_predictor # 0:none, 1:always_NT, 2:always_T, 3: onebit, 4:twobit, 5:gshare, 6:perfect
6,misprediction_penalty
1024,bht_size # branch history table size (used for onebit, twobit, gshare)
10,gshare_global_hist # number of bits for the global history register

#Cache
0,ideal_cache   #set 1 for always cache hit
32768,cache_size
1,cache_latency
8,cache_assoc
64,cache_linesize
1024,cache_load_ports
1024,cache_store_ports
1,prefetch_distance #distance (in num cachelines) before first prefetch
4,num_prefetched_lines #number of cachelines to prefetch, set to 0 for no prefetching

#L2 Cache
0,use_l2
