#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Aug 25 20:16:03 2020
# Process ID: 7720
# Current directory: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19504 C:\Users\eleni\Documents\GitHub\TFG\Práctica 1\ipgenerator.xpr
# Log file: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/vivado.log
# Journal file: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 778.734 ; gain = 119.617
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd:1]
[Tue Aug 25 20:37:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd:1]
[Tue Aug 25 20:39:01 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
[Tue Aug 25 20:40:24 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
[Tue Aug 25 20:42:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
[Tue Aug 25 20:43:33 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd:1]
[Tue Aug 25 20:47:00 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
[Tue Aug 25 20:50:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:64]
[Tue Aug 25 20:51:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
[Tue Aug 25 20:52:04 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
[Tue Aug 25 20:53:05 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
set_property is_enabled false [get_files  {{C:/Users/eleni/Documents/GitHub/TFG/XDC master/ZYBO_Master.xdc}}]
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd:1]
[Tue Aug 25 20:56:16 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
set_msg_config
ERROR: [Common 17-448] At least one of -id, -string, or -severity must be specified.
ERROR: [Common 17-39] 'set_msg_config' failed due to earlier errors.
report_ip_status -name ip_status 
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd:1]
[Tue Aug 25 21:02:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'my_scomp' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.sim/sim_1/behav/blk_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.sim/sim_1/behav/datos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.sim/sim_1/behav'
"xvlog -m64 --relax -prj my_scomp_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj my_scomp_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/procesador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity procesador
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.srcs/sources_1/new/my_scomp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_scomp
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8d0d21e6b4db4c9d90c7c9084efecc2f --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot my_scomp_behav xil_defaultlib.my_scomp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_signed
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling architecture behavioral of entity xil_defaultlib.procesador [procesador_default]
Compiling architecture rtl of entity xil_defaultlib.my_scomp
Built simulation snapshot my_scomp_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/eleni/Documents/GitHub/TFG/Práctica -notrace
invalid command name "******"
ambiguous command name "******": after append apply array auto_execok auto_import auto_load auto_load_index auto_qualify binary break case catch cd chan clock close close_msg_db cmd concat config_webtalk continue create_msg_db create_property dict encoding eof error eval exec exit expr fblocked fconfigure fcopy file fileevent flush for foreach format get_msg_config get_param get_property gets glob global help history if incr info interp join lappend lassign lindex linsert lint_files list list_param list_property list_property_value llength load load_msg_db lrange lrepeat lreplace lreverse lsearch lset lsort namespace open package pid proc puts pwd read regexp register_proc regsub rename report_environment report_param report_property reset_msg_config reset_msg_count reset_param reset_property return scan seek send_msg_id set set_msg_config set_param set_property socket source split string subst switch tclLog tell time trace unknown unload unregister_proc unset update uplevel upvar variable version vwait webtalk_add_data webtalk_dump_data webtalk_init webtalk_register_client webtalk_terminate webtalk_transmit while
    while executing
"****** Webtalk v2016.2 (64-bit)"
    (file "C:/Users/eleni/Documents/GitHub/TFG/Práctica" line 2)
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 25 21:06:46 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eleni/Documents/GitHub/TFG/Práctica 1/ipgenerator.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "my_scomp_behav -key {Behavioral:sim_1:Functional:my_scomp} -tclbatch {my_scomp.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source my_scomp.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module my_scomp.MEM.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'my_scomp_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1011.246 ; gain = 10.578
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/my_scomp/reloj} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
run 20 ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module my_scomp.MEM.inst.native_mem_module.blk_mem_gen_v8_3_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
run 20 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 25 21:13:36 2020...
