--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3N -n
3 -fastpaths -xml vardisp.twx vardisp.ncd -o vardisp.twr vardisp.pcf -ucf
Nexys3_master.ucf

Design file:              vardisp.ncd
Physical constraint file: vardisp.pcf
Device,package,speed:     xc6slx16,csg324,C,-3N (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
Led0        |        10.100(R)|      SLOW  |         5.349(R)|      FAST  |Clk_BUFGP         |   0.000|
an<0>       |        11.062(R)|      SLOW  |         5.664(R)|      FAST  |Clk_BUFGP         |   0.000|
an<1>       |         9.940(R)|      SLOW  |         5.079(R)|      FAST  |Clk_BUFGP         |   0.000|
an<2>       |         9.629(R)|      SLOW  |         4.919(R)|      FAST  |Clk_BUFGP         |   0.000|
an<3>       |         9.849(R)|      SLOW  |         5.002(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<0>      |        10.215(R)|      SLOW  |         5.041(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<1>      |         9.944(R)|      SLOW  |         4.892(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<3>      |         9.007(R)|      SLOW  |         4.655(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<4>      |         9.009(R)|      SLOW  |         4.657(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<5>      |         9.191(R)|      SLOW  |         4.753(R)|      FAST  |Clk_BUFGP         |   0.000|
seg<6>      |        10.741(R)|      SLOW  |         5.476(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    3.407|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Oct 02 08:32:45 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



