[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 240
LIB: work
FILE: ${SURELOG_DIR}/tests/StandardBlock/dut.sv
n<> u<239> t<Top_level_rule> c<1> l<1:1> el<29:1>
  n<> u<1> t<Null_rule> p<239> s<238> l<1:1>
  n<> u<238> t<Source_text> p<239> c<237> l<1:1> el<28:10>
    n<> u<237> t<Description> p<238> c<236> l<1:1> el<28:10>
      n<> u<236> t<Module_declaration> p<237> c<5> l<1:1> el<28:10>
        n<> u<5> t<Module_ansi_header> p<236> c<2> s<21> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<21> t<Non_port_module_item> p<236> c<20> s<28> l<2:1> el<2:23>
          n<> u<20> t<Module_or_generate_item> p<21> c<19> l<2:1> el<2:23>
            n<> u<19> t<Module_common_item> p<20> c<18> l<2:1> el<2:23>
              n<> u<18> t<Module_or_generate_item_declaration> p<19> c<17> l<2:1> el<2:23>
                n<> u<17> t<Package_or_generate_item_declaration> p<18> c<16> l<2:1> el<2:23>
                  n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:1> el<2:22>
                    n<> u<6> t<Data_type_or_implicit> p<16> s<15> l<2:11> el<2:11>
                    n<> u<15> t<Param_assignment_list> p<16> c<14> l<2:11> el<2:22>
                      n<> u<14> t<Param_assignment> p<15> c<7> l<2:11> el<2:22>
                        n<genblk2> u<7> t<STRING_CONST> p<14> s<13> l<2:11> el<2:18>
                        n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:21> el<2:22>
                          n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:21> el<2:22>
                            n<> u<11> t<Constant_expression> p<12> c<10> l<2:21> el<2:22>
                              n<> u<10> t<Constant_primary> p<11> c<9> l<2:21> el<2:22>
                                n<> u<9> t<Primary_literal> p<10> c<8> l<2:21> el<2:22>
                                  n<0> u<8> t<INT_CONST> p<9> l<2:21> el<2:22>
        n<> u<28> t<Non_port_module_item> p<236> c<27> s<63> l<3:1> el<3:10>
          n<> u<27> t<Module_or_generate_item> p<28> c<26> l<3:1> el<3:10>
            n<> u<26> t<Module_common_item> p<27> c<25> l<3:1> el<3:10>
              n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<3:1> el<3:10>
                n<> u<24> t<Genvar_declaration> p<25> c<23> l<3:1> el<3:10>
                  n<> u<23> t<Identifier_list> p<24> c<22> l<3:8> el<3:9>
                    n<i> u<22> t<STRING_CONST> p<23> l<3:8> el<3:9>
        n<> u<63> t<Non_port_module_item> p<236> c<62> s<98> l<5:1> el<6:14>
          n<> u<62> t<Module_or_generate_item> p<63> c<61> l<5:1> el<6:14>
            n<> u<61> t<Module_common_item> p<62> c<60> l<5:1> el<6:14>
              n<> u<60> t<Conditional_generate_construct> p<61> c<59> l<5:1> el<6:14>
                n<> u<59> t<If_generate_construct> p<60> c<57> l<5:1> el<6:14>
                  n<> u<57> t<IF> p<59> s<32> l<5:1> el<5:3>
                  n<> u<32> t<Constant_expression> p<59> c<31> s<44> l<5:5> el<5:12>
                    n<> u<31> t<Constant_primary> p<32> c<30> l<5:5> el<5:12>
                      n<> u<30> t<Primary_literal> p<31> c<29> l<5:5> el<5:12>
                        n<genblk2> u<29> t<STRING_CONST> p<30> l<5:5> el<5:12>
                  n<> u<44> t<Generate_item> p<59> c<43> s<58> l<5:14> el<5:22>
                    n<> u<43> t<Module_or_generate_item> p<44> c<42> l<5:14> el<5:22>
                      n<> u<42> t<Module_common_item> p<43> c<41> l<5:14> el<5:22>
                        n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<5:14> el<5:22>
                          n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<5:14> el<5:22>
                            n<> u<39> t<Data_declaration> p<40> c<38> l<5:14> el<5:22>
                              n<> u<38> t<Variable_declaration> p<39> c<34> l<5:14> el<5:22>
                                n<> u<34> t<Data_type> p<38> c<33> s<37> l<5:14> el<5:19>
                                  n<> u<33> t<IntVec_TypeLogic> p<34> l<5:14> el<5:19>
                                n<> u<37> t<Variable_decl_assignment_list> p<38> c<36> l<5:20> el<5:21>
                                  n<> u<36> t<Variable_decl_assignment> p<37> c<35> l<5:20> el<5:21>
                                    n<a> u<35> t<STRING_CONST> p<36> l<5:20> el<5:21>
                  n<> u<58> t<ELSE> p<59> s<56> l<6:1> el<6:5>
                  n<> u<56> t<Generate_item> p<59> c<55> l<6:6> el<6:14>
                    n<> u<55> t<Module_or_generate_item> p<56> c<54> l<6:6> el<6:14>
                      n<> u<54> t<Module_common_item> p<55> c<53> l<6:6> el<6:14>
                        n<> u<53> t<Module_or_generate_item_declaration> p<54> c<52> l<6:6> el<6:14>
                          n<> u<52> t<Package_or_generate_item_declaration> p<53> c<51> l<6:6> el<6:14>
                            n<> u<51> t<Data_declaration> p<52> c<50> l<6:6> el<6:14>
                              n<> u<50> t<Variable_declaration> p<51> c<46> l<6:6> el<6:14>
                                n<> u<46> t<Data_type> p<50> c<45> s<49> l<6:6> el<6:11>
                                  n<> u<45> t<IntVec_TypeLogic> p<46> l<6:6> el<6:11>
                                n<> u<49> t<Variable_decl_assignment_list> p<50> c<48> l<6:12> el<6:13>
                                  n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<6:12> el<6:13>
                                    n<b> u<47> t<STRING_CONST> p<48> l<6:12> el<6:13>
        n<> u<98> t<Non_port_module_item> p<236> c<97> s<157> l<9:1> el<10:14>
          n<> u<97> t<Module_or_generate_item> p<98> c<96> l<9:1> el<10:14>
            n<> u<96> t<Module_common_item> p<97> c<95> l<9:1> el<10:14>
              n<> u<95> t<Conditional_generate_construct> p<96> c<94> l<9:1> el<10:14>
                n<> u<94> t<If_generate_construct> p<95> c<92> l<9:1> el<10:14>
                  n<> u<92> t<IF> p<94> s<67> l<9:1> el<9:3>
                  n<> u<67> t<Constant_expression> p<94> c<66> s<79> l<9:5> el<9:12>
                    n<> u<66> t<Constant_primary> p<67> c<65> l<9:5> el<9:12>
                      n<> u<65> t<Primary_literal> p<66> c<64> l<9:5> el<9:12>
                        n<genblk2> u<64> t<STRING_CONST> p<65> l<9:5> el<9:12>
                  n<> u<79> t<Generate_item> p<94> c<78> s<93> l<9:14> el<9:22>
                    n<> u<78> t<Module_or_generate_item> p<79> c<77> l<9:14> el<9:22>
                      n<> u<77> t<Module_common_item> p<78> c<76> l<9:14> el<9:22>
                        n<> u<76> t<Module_or_generate_item_declaration> p<77> c<75> l<9:14> el<9:22>
                          n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<9:14> el<9:22>
                            n<> u<74> t<Data_declaration> p<75> c<73> l<9:14> el<9:22>
                              n<> u<73> t<Variable_declaration> p<74> c<69> l<9:14> el<9:22>
                                n<> u<69> t<Data_type> p<73> c<68> s<72> l<9:14> el<9:19>
                                  n<> u<68> t<IntVec_TypeLogic> p<69> l<9:14> el<9:19>
                                n<> u<72> t<Variable_decl_assignment_list> p<73> c<71> l<9:20> el<9:21>
                                  n<> u<71> t<Variable_decl_assignment> p<72> c<70> l<9:20> el<9:21>
                                    n<a> u<70> t<STRING_CONST> p<71> l<9:20> el<9:21>
                  n<> u<93> t<ELSE> p<94> s<91> l<10:1> el<10:5>
                  n<> u<91> t<Generate_item> p<94> c<90> l<10:6> el<10:14>
                    n<> u<90> t<Module_or_generate_item> p<91> c<89> l<10:6> el<10:14>
                      n<> u<89> t<Module_common_item> p<90> c<88> l<10:6> el<10:14>
                        n<> u<88> t<Module_or_generate_item_declaration> p<89> c<87> l<10:6> el<10:14>
                          n<> u<87> t<Package_or_generate_item_declaration> p<88> c<86> l<10:6> el<10:14>
                            n<> u<86> t<Data_declaration> p<87> c<85> l<10:6> el<10:14>
                              n<> u<85> t<Variable_declaration> p<86> c<81> l<10:6> el<10:14>
                                n<> u<81> t<Data_type> p<85> c<80> s<84> l<10:6> el<10:11>
                                  n<> u<80> t<IntVec_TypeLogic> p<81> l<10:6> el<10:11>
                                n<> u<84> t<Variable_decl_assignment_list> p<85> c<83> l<10:12> el<10:13>
                                  n<> u<83> t<Variable_decl_assignment> p<84> c<82> l<10:12> el<10:13>
                                    n<b> u<82> t<STRING_CONST> p<83> l<10:12> el<10:13>
        n<> u<157> t<Non_port_module_item> p<236> c<156> s<212> l<13:1> el<17:4>
          n<> u<156> t<Module_or_generate_item> p<157> c<155> l<13:1> el<17:4>
            n<> u<155> t<Module_common_item> p<156> c<154> l<13:1> el<17:4>
              n<> u<154> t<Loop_generate_construct> p<155> c<104> l<13:1> el<17:4>
                n<> u<104> t<Genvar_initialization> p<154> c<99> s<114> l<13:6> el<13:11>
                  n<i> u<99> t<STRING_CONST> p<104> s<103> l<13:6> el<13:7>
                  n<> u<103> t<Constant_expression> p<104> c<102> l<13:10> el<13:11>
                    n<> u<102> t<Constant_primary> p<103> c<101> l<13:10> el<13:11>
                      n<> u<101> t<Primary_literal> p<102> c<100> l<13:10> el<13:11>
                        n<0> u<100> t<INT_CONST> p<101> l<13:10> el<13:11>
                n<> u<114> t<Constant_expression> p<154> c<108> s<127> l<13:13> el<13:18>
                  n<> u<108> t<Constant_expression> p<114> c<107> s<113> l<13:13> el<13:14>
                    n<> u<107> t<Constant_primary> p<108> c<106> l<13:13> el<13:14>
                      n<> u<106> t<Primary_literal> p<107> c<105> l<13:13> el<13:14>
                        n<i> u<105> t<STRING_CONST> p<106> l<13:13> el<13:14>
                  n<> u<113> t<BinOp_Less> p<114> s<112> l<13:15> el<13:16>
                  n<> u<112> t<Constant_expression> p<114> c<111> l<13:17> el<13:18>
                    n<> u<111> t<Constant_primary> p<112> c<110> l<13:17> el<13:18>
                      n<> u<110> t<Primary_literal> p<111> c<109> l<13:17> el<13:18>
                        n<1> u<109> t<INT_CONST> p<110> l<13:17> el<13:18>
                n<> u<127> t<Genvar_iteration> p<154> c<115> s<153> l<13:20> el<13:29>
                  n<i> u<115> t<STRING_CONST> p<127> s<116> l<13:20> el<13:21>
                  n<> u<116> t<AssignOp_Assign> p<127> s<126> l<13:22> el<13:23>
                  n<> u<126> t<Constant_expression> p<127> c<120> l<13:24> el<13:29>
                    n<> u<120> t<Constant_expression> p<126> c<119> s<125> l<13:24> el<13:25>
                      n<> u<119> t<Constant_primary> p<120> c<118> l<13:24> el<13:25>
                        n<> u<118> t<Primary_literal> p<119> c<117> l<13:24> el<13:25>
                          n<i> u<117> t<STRING_CONST> p<118> l<13:24> el<13:25>
                    n<> u<125> t<BinOp_Plus> p<126> s<124> l<13:26> el<13:27>
                    n<> u<124> t<Constant_expression> p<126> c<123> l<13:28> el<13:29>
                      n<> u<123> t<Constant_primary> p<124> c<122> l<13:28> el<13:29>
                        n<> u<122> t<Primary_literal> p<123> c<121> l<13:28> el<13:29>
                          n<1> u<121> t<INT_CONST> p<122> l<13:28> el<13:29>
                n<> u<153> t<Generate_item> p<154> c<152> l<13:31> el<17:4>
                  n<> u<152> t<Generate_begin_end_block> p<153> c<128> l<13:31> el<17:4>
                    n<g1> u<128> t<STRING_CONST> p<152> s<150> l<13:39> el<13:41>
                    n<> u<150> t<Generate_item> p<152> c<149> s<151> l<16:1> el<16:16>
                      n<> u<149> t<Module_or_generate_item> p<150> c<148> l<16:1> el<16:16>
                        n<> u<148> t<Module_common_item> p<149> c<147> l<16:1> el<16:16>
                          n<> u<147> t<Conditional_generate_construct> p<148> c<146> l<16:1> el<16:16>
                            n<> u<146> t<If_generate_construct> p<147> c<145> l<16:1> el<16:16>
                              n<> u<145> t<IF> p<146> s<132> l<16:1> el<16:3>
                              n<> u<132> t<Constant_expression> p<146> c<131> s<144> l<16:5> el<16:6>
                                n<> u<131> t<Constant_primary> p<132> c<130> l<16:5> el<16:6>
                                  n<> u<130> t<Primary_literal> p<131> c<129> l<16:5> el<16:6>
                                    n<1> u<129> t<INT_CONST> p<130> l<16:5> el<16:6>
                              n<> u<144> t<Generate_item> p<146> c<143> l<16:8> el<16:16>
                                n<> u<143> t<Module_or_generate_item> p<144> c<142> l<16:8> el<16:16>
                                  n<> u<142> t<Module_common_item> p<143> c<141> l<16:8> el<16:16>
                                    n<> u<141> t<Module_or_generate_item_declaration> p<142> c<140> l<16:8> el<16:16>
                                      n<> u<140> t<Package_or_generate_item_declaration> p<141> c<139> l<16:8> el<16:16>
                                        n<> u<139> t<Data_declaration> p<140> c<138> l<16:8> el<16:16>
                                          n<> u<138> t<Variable_declaration> p<139> c<134> l<16:8> el<16:16>
                                            n<> u<134> t<Data_type> p<138> c<133> s<137> l<16:8> el<16:13>
                                              n<> u<133> t<IntVec_TypeLogic> p<134> l<16:8> el<16:13>
                                            n<> u<137> t<Variable_decl_assignment_list> p<138> c<136> l<16:14> el<16:15>
                                              n<> u<136> t<Variable_decl_assignment> p<137> c<135> l<16:14> el<16:15>
                                                n<a> u<135> t<STRING_CONST> p<136> l<16:14> el<16:15>
                    n<> u<151> t<END> p<152> l<17:1> el<17:4>
        n<> u<212> t<Non_port_module_item> p<236> c<211> s<234> l<22:1> el<25:16>
          n<> u<211> t<Module_or_generate_item> p<212> c<210> l<22:1> el<25:16>
            n<> u<210> t<Module_common_item> p<211> c<209> l<22:1> el<25:16>
              n<> u<209> t<Loop_generate_construct> p<210> c<163> l<22:1> el<25:16>
                n<> u<163> t<Genvar_initialization> p<209> c<158> s<173> l<22:6> el<22:11>
                  n<i> u<158> t<STRING_CONST> p<163> s<162> l<22:6> el<22:7>
                  n<> u<162> t<Constant_expression> p<163> c<161> l<22:10> el<22:11>
                    n<> u<161> t<Constant_primary> p<162> c<160> l<22:10> el<22:11>
                      n<> u<160> t<Primary_literal> p<161> c<159> l<22:10> el<22:11>
                        n<0> u<159> t<INT_CONST> p<160> l<22:10> el<22:11>
                n<> u<173> t<Constant_expression> p<209> c<167> s<186> l<22:13> el<22:18>
                  n<> u<167> t<Constant_expression> p<173> c<166> s<172> l<22:13> el<22:14>
                    n<> u<166> t<Constant_primary> p<167> c<165> l<22:13> el<22:14>
                      n<> u<165> t<Primary_literal> p<166> c<164> l<22:13> el<22:14>
                        n<i> u<164> t<STRING_CONST> p<165> l<22:13> el<22:14>
                  n<> u<172> t<BinOp_Less> p<173> s<171> l<22:15> el<22:16>
                  n<> u<171> t<Constant_expression> p<173> c<170> l<22:17> el<22:18>
                    n<> u<170> t<Constant_primary> p<171> c<169> l<22:17> el<22:18>
                      n<> u<169> t<Primary_literal> p<170> c<168> l<22:17> el<22:18>
                        n<1> u<168> t<INT_CONST> p<169> l<22:17> el<22:18>
                n<> u<186> t<Genvar_iteration> p<209> c<174> s<208> l<22:20> el<22:29>
                  n<i> u<174> t<STRING_CONST> p<186> s<175> l<22:20> el<22:21>
                  n<> u<175> t<AssignOp_Assign> p<186> s<185> l<22:22> el<22:23>
                  n<> u<185> t<Constant_expression> p<186> c<179> l<22:24> el<22:29>
                    n<> u<179> t<Constant_expression> p<185> c<178> s<184> l<22:24> el<22:25>
                      n<> u<178> t<Constant_primary> p<179> c<177> l<22:24> el<22:25>
                        n<> u<177> t<Primary_literal> p<178> c<176> l<22:24> el<22:25>
                          n<i> u<176> t<STRING_CONST> p<177> l<22:24> el<22:25>
                    n<> u<184> t<BinOp_Plus> p<185> s<183> l<22:26> el<22:27>
                    n<> u<183> t<Constant_expression> p<185> c<182> l<22:28> el<22:29>
                      n<> u<182> t<Constant_primary> p<183> c<181> l<22:28> el<22:29>
                        n<> u<181> t<Primary_literal> p<182> c<180> l<22:28> el<22:29>
                          n<1> u<180> t<INT_CONST> p<181> l<22:28> el<22:29>
                n<> u<208> t<Generate_item> p<209> c<207> l<25:1> el<25:16>
                  n<> u<207> t<Module_or_generate_item> p<208> c<206> l<25:1> el<25:16>
                    n<> u<206> t<Module_common_item> p<207> c<205> l<25:1> el<25:16>
                      n<> u<205> t<Conditional_generate_construct> p<206> c<204> l<25:1> el<25:16>
                        n<> u<204> t<If_generate_construct> p<205> c<203> l<25:1> el<25:16>
                          n<> u<203> t<IF> p<204> s<190> l<25:1> el<25:3>
                          n<> u<190> t<Constant_expression> p<204> c<189> s<202> l<25:5> el<25:6>
                            n<> u<189> t<Constant_primary> p<190> c<188> l<25:5> el<25:6>
                              n<> u<188> t<Primary_literal> p<189> c<187> l<25:5> el<25:6>
                                n<1> u<187> t<INT_CONST> p<188> l<25:5> el<25:6>
                          n<> u<202> t<Generate_item> p<204> c<201> l<25:8> el<25:16>
                            n<> u<201> t<Module_or_generate_item> p<202> c<200> l<25:8> el<25:16>
                              n<> u<200> t<Module_common_item> p<201> c<199> l<25:8> el<25:16>
                                n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<25:8> el<25:16>
                                  n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<25:8> el<25:16>
                                    n<> u<197> t<Data_declaration> p<198> c<196> l<25:8> el<25:16>
                                      n<> u<196> t<Variable_declaration> p<197> c<192> l<25:8> el<25:16>
                                        n<> u<192> t<Data_type> p<196> c<191> s<195> l<25:8> el<25:13>
                                          n<> u<191> t<IntVec_TypeLogic> p<192> l<25:8> el<25:13>
                                        n<> u<195> t<Variable_decl_assignment_list> p<196> c<194> l<25:14> el<25:15>
                                          n<> u<194> t<Variable_decl_assignment> p<195> c<193> l<25:14> el<25:15>
                                            n<a> u<193> t<STRING_CONST> p<194> l<25:14> el<25:15>
        n<> u<234> t<Non_port_module_item> p<236> c<233> s<235> l<27:1> el<27:16>
          n<> u<233> t<Module_or_generate_item> p<234> c<232> l<27:1> el<27:16>
            n<> u<232> t<Module_common_item> p<233> c<231> l<27:1> el<27:16>
              n<> u<231> t<Conditional_generate_construct> p<232> c<230> l<27:1> el<27:16>
                n<> u<230> t<If_generate_construct> p<231> c<229> l<27:1> el<27:16>
                  n<> u<229> t<IF> p<230> s<216> l<27:1> el<27:3>
                  n<> u<216> t<Constant_expression> p<230> c<215> s<228> l<27:5> el<27:6>
                    n<> u<215> t<Constant_primary> p<216> c<214> l<27:5> el<27:6>
                      n<> u<214> t<Primary_literal> p<215> c<213> l<27:5> el<27:6>
                        n<1> u<213> t<INT_CONST> p<214> l<27:5> el<27:6>
                  n<> u<228> t<Generate_item> p<230> c<227> l<27:8> el<27:16>
                    n<> u<227> t<Module_or_generate_item> p<228> c<226> l<27:8> el<27:16>
                      n<> u<226> t<Module_common_item> p<227> c<225> l<27:8> el<27:16>
                        n<> u<225> t<Module_or_generate_item_declaration> p<226> c<224> l<27:8> el<27:16>
                          n<> u<224> t<Package_or_generate_item_declaration> p<225> c<223> l<27:8> el<27:16>
                            n<> u<223> t<Data_declaration> p<224> c<222> l<27:8> el<27:16>
                              n<> u<222> t<Variable_declaration> p<223> c<218> l<27:8> el<27:16>
                                n<> u<218> t<Data_type> p<222> c<217> s<221> l<27:8> el<27:13>
                                  n<> u<217> t<IntVec_TypeLogic> p<218> l<27:8> el<27:13>
                                n<> u<221> t<Variable_decl_assignment_list> p<222> c<220> l<27:14> el<27:15>
                                  n<> u<220> t<Variable_decl_assignment> p<221> c<219> l<27:14> el<27:15>
                                    n<a> u<219> t<STRING_CONST> p<220> l<27:14> el<27:15>
        n<> u<235> t<ENDMODULE> p<236> l<28:1> el<28:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/StandardBlock/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                            11
Begin                                                  9
Constant                                              10
Design                                                 1
GenFor                                                 2
GenIf                                                  3
GenIfElse                                              2
GenVar                                                 1
Identifier                                             2
LogicNet                                               7
LogicTypespec                                          7
Module                                                 1
ModuleTypespec                                         1
Operation                                              4
ParamAssign                                            1
Parameter                                              1
RefObj                                                 8
RefTypespec                                            7
RefVar                                                 2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/StandardBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/StandardBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:work@top
  |vpiGenVar:
  \_GenVar: (work@top.i), line:3:8, endln:3:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiName:i
    |vpiFullName:work@top.i
  |vpiParameter:
  \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |UINT:0
    |vpiName:genblk2
    |vpiFullName:work@top.genblk2
  |vpiParamAssign:
  \_ParamAssign: , line:2:11, endln:2:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiRhs:
    \_Constant: , line:2:21, endln:2:22
      |vpiParent:
      \_ParamAssign: , line:2:11, endln:2:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
  |vpiInternalScope:
  \_Begin: (work@top), line:5:14, endln:5:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@top), line:5:14, endln:5:22
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@top.a), line:5:20, endln:5:21
      |vpiParent:
      \_Begin: (work@top), line:5:14, endln:5:22
      |vpiTypespec:
      \_RefTypespec: (work@top.a), line:5:14, endln:5:19
        |vpiParent:
        \_LogicNet: (work@top.a), line:5:20, endln:5:21
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiSigned:1
    |vpiStmt:
    \_Assignment: , line:5:20, endln:5:21
      |vpiParent:
      \_Begin: (work@top), line:5:14, endln:5:22
      |vpiOpType:82
      |vpiBlocking:1
  |vpiInternalScope:
  \_Begin: (work@top), line:6:6, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@top), line:6:6, endln:6:14
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@top.b), line:6:12, endln:6:13
      |vpiParent:
      \_Begin: (work@top), line:6:6, endln:6:14
      |vpiTypespec:
      \_RefTypespec: (work@top.b), line:6:6, endln:6:11
        |vpiParent:
        \_LogicNet: (work@top.b), line:6:12, endln:6:13
        |vpiFullName:work@top.b
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiSigned:1
    |vpiStmt:
    \_Assignment: , line:6:12, endln:6:13
      |vpiParent:
      \_Begin: (work@top), line:6:6, endln:6:14
      |vpiOpType:82
      |vpiBlocking:1
  |vpiInternalScope:
  \_Begin: (work@top), line:9:14, endln:9:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@top), line:9:14, endln:9:22
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@top.a), line:9:20, endln:9:21
      |vpiParent:
      \_Begin: (work@top), line:9:14, endln:9:22
      |vpiTypespec:
      \_RefTypespec: (work@top.a), line:9:14, endln:9:19
        |vpiParent:
        \_LogicNet: (work@top.a), line:9:20, endln:9:21
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiSigned:1
    |vpiStmt:
    \_Assignment: , line:9:20, endln:9:21
      |vpiParent:
      \_Begin: (work@top), line:9:14, endln:9:22
      |vpiOpType:82
      |vpiBlocking:1
  |vpiInternalScope:
  \_Begin: (work@top), line:10:6, endln:10:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@top), line:10:6, endln:10:14
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@top.b), line:10:12, endln:10:13
      |vpiParent:
      \_Begin: (work@top), line:10:6, endln:10:14
      |vpiTypespec:
      \_RefTypespec: (work@top.b), line:10:6, endln:10:11
        |vpiParent:
        \_LogicNet: (work@top.b), line:10:12, endln:10:13
        |vpiFullName:work@top.b
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:b
      |vpiFullName:work@top.b
      |vpiSigned:1
    |vpiStmt:
    \_Assignment: , line:10:12, endln:10:13
      |vpiParent:
      \_Begin: (work@top), line:10:6, endln:10:14
      |vpiOpType:82
      |vpiBlocking:1
  |vpiInternalScope:
  \_Begin: (work@top), line:27:8, endln:27:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiTypedef:
    \_LogicTypespec: 
      |vpiParent:
      \_Begin: (work@top), line:27:8, endln:27:16
    |vpiImportTypespec:
    \_LogicTypespec: 
    |vpiImportTypespec:
    \_LogicNet: (work@top.a), line:27:14, endln:27:15
      |vpiParent:
      \_Begin: (work@top), line:27:8, endln:27:16
      |vpiTypespec:
      \_RefTypespec: (work@top.a), line:27:8, endln:27:13
        |vpiParent:
        \_LogicNet: (work@top.a), line:27:14, endln:27:15
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicTypespec: 
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiSigned:1
    |vpiStmt:
    \_Assignment: , line:27:14, endln:27:15
      |vpiParent:
      \_Begin: (work@top), line:27:8, endln:27:16
      |vpiOpType:82
      |vpiBlocking:1
  |vpiInternalScope:
  \_GenFor: (work@top), line:13:1, endln:17:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:13:6, endln:13:7
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top.g1), line:13:31, endln:17:4
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiName:
      \_Identifier: (g1)
        |vpiParent:
        \_Begin: (work@top.g1), line:13:31, endln:17:4
        |vpiName:g1
      |vpiFullName:work@top.g1
      |vpiInternalScope:
      \_Begin: (work@top.g1), line:16:8, endln:16:16
        |vpiParent:
        \_Begin: (work@top.g1), line:13:31, endln:17:4
        |vpiFullName:work@top.g1
        |vpiTypedef:
        \_LogicTypespec: 
          |vpiParent:
          \_Begin: (work@top.g1), line:16:8, endln:16:16
        |vpiImportTypespec:
        \_LogicTypespec: 
        |vpiImportTypespec:
        \_LogicNet: (work@top.g1.a), line:16:14, endln:16:15
          |vpiParent:
          \_Begin: (work@top.g1), line:16:8, endln:16:16
          |vpiTypespec:
          \_RefTypespec: (work@top.g1.a), line:16:8, endln:16:13
            |vpiParent:
            \_LogicNet: (work@top.g1.a), line:16:14, endln:16:15
            |vpiFullName:work@top.g1.a
            |vpiActual:
            \_LogicTypespec: 
          |vpiName:a
          |vpiFullName:work@top.g1.a
          |vpiSigned:1
        |vpiStmt:
        \_Assignment: , line:16:14, endln:16:15
          |vpiParent:
          \_Begin: (work@top.g1), line:16:8, endln:16:16
          |vpiOpType:82
          |vpiBlocking:1
      |vpiStmt:
      \_GenIf: , line:16:1, endln:16:16
        |vpiParent:
        \_Begin: (work@top.g1), line:13:31, endln:17:4
        |vpiCondition:
        \_Constant: , line:16:5, endln:16:6
          |vpiParent:
          \_GenIf: , line:16:1, endln:16:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@top.g1), line:16:8, endln:16:16
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:13:6, endln:13:7
    |vpiForInitStmt:
    \_Assignment: , line:13:6, endln:13:11
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiRhs:
      \_Constant: , line:13:10, endln:13:11
        |vpiParent:
        \_Assignment: , line:13:6, endln:13:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:13:6, endln:13:7
    |vpiCondition:
    \_Operation: , line:13:13, endln:13:18
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:13:13, endln:13:14
        |vpiParent:
        \_Operation: , line:13:13, endln:13:18
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_GenVar: (work@top.i), line:3:8, endln:3:9
      |vpiOperand:
      \_Constant: , line:13:17, endln:13:18
        |vpiParent:
        \_Operation: , line:13:13, endln:13:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_Assignment: , line:13:20, endln:13:29
      |vpiParent:
      \_GenFor: (work@top), line:13:1, endln:17:4
      |vpiOpType:82
      |vpiRhs:
      \_Operation: , line:13:24, endln:13:29
        |vpiParent:
        \_Assignment: , line:13:20, endln:13:29
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.i), line:13:24, endln:13:25
          |vpiParent:
          \_Operation: , line:13:24, endln:13:29
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_GenVar: (work@top.i), line:3:8, endln:3:9
        |vpiOperand:
        \_Constant: , line:13:28, endln:13:29
          |vpiParent:
          \_Operation: , line:13:24, endln:13:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:13:20, endln:13:21
        |vpiParent:
        \_Assignment: , line:13:20, endln:13:29
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_GenVar: (work@top.i), line:3:8, endln:3:9
    |vpiStmt:
    \_Begin: (work@top.g1), line:13:31, endln:17:4
  |vpiInternalScope:
  \_GenFor: (work@top), line:22:1, endln:25:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiFullName:work@top
    |vpiVariables:
    \_RefVar: (work@top.i), line:22:6, endln:22:7
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiName:i
      |vpiFullName:work@top.i
    |vpiInternalScope:
    \_Begin: (work@top), line:25:1, endln:25:16
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiFullName:work@top
      |vpiInternalScope:
      \_Begin: (work@top), line:25:8, endln:25:16
        |vpiParent:
        \_Begin: (work@top), line:25:1, endln:25:16
        |vpiFullName:work@top
        |vpiTypedef:
        \_LogicTypespec: 
          |vpiParent:
          \_Begin: (work@top), line:25:8, endln:25:16
        |vpiImportTypespec:
        \_LogicTypespec: 
        |vpiImportTypespec:
        \_LogicNet: (work@top.a), line:25:14, endln:25:15
          |vpiParent:
          \_Begin: (work@top), line:25:8, endln:25:16
          |vpiTypespec:
          \_RefTypespec: (work@top.a), line:25:8, endln:25:13
            |vpiParent:
            \_LogicNet: (work@top.a), line:25:14, endln:25:15
            |vpiFullName:work@top.a
            |vpiActual:
            \_LogicTypespec: 
          |vpiName:a
          |vpiFullName:work@top.a
          |vpiSigned:1
        |vpiStmt:
        \_Assignment: , line:25:14, endln:25:15
          |vpiParent:
          \_Begin: (work@top), line:25:8, endln:25:16
          |vpiOpType:82
          |vpiBlocking:1
      |vpiStmt:
      \_GenIf: , line:25:1, endln:25:16
        |vpiParent:
        \_Begin: (work@top), line:25:1, endln:25:16
        |vpiCondition:
        \_Constant: , line:25:5, endln:25:6
          |vpiParent:
          \_GenIf: , line:25:1, endln:25:16
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_Begin: (work@top), line:25:8, endln:25:16
    |vpiImportTypespec:
    \_RefVar: (work@top.i), line:22:6, endln:22:7
    |vpiForInitStmt:
    \_Assignment: , line:22:6, endln:22:11
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiRhs:
      \_Constant: , line:22:10, endln:22:11
        |vpiParent:
        \_Assignment: , line:22:6, endln:22:11
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@top.i), line:22:6, endln:22:7
    |vpiCondition:
    \_Operation: , line:22:13, endln:22:18
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@top.i), line:22:13, endln:22:14
        |vpiParent:
        \_Operation: , line:22:13, endln:22:18
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_GenVar: (work@top.i), line:3:8, endln:3:9
      |vpiOperand:
      \_Constant: , line:22:17, endln:22:18
        |vpiParent:
        \_Operation: , line:22:13, endln:22:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_Assignment: , line:22:20, endln:22:29
      |vpiParent:
      \_GenFor: (work@top), line:22:1, endln:25:16
      |vpiOpType:82
      |vpiRhs:
      \_Operation: , line:22:24, endln:22:29
        |vpiParent:
        \_Assignment: , line:22:20, endln:22:29
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@top.i), line:22:24, endln:22:25
          |vpiParent:
          \_Operation: , line:22:24, endln:22:29
          |vpiName:i
          |vpiFullName:work@top.i
          |vpiActual:
          \_GenVar: (work@top.i), line:3:8, endln:3:9
        |vpiOperand:
        \_Constant: , line:22:28, endln:22:29
          |vpiParent:
          \_Operation: , line:22:24, endln:22:29
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiLhs:
      \_RefObj: (work@top.i), line:22:20, endln:22:21
        |vpiParent:
        \_Assignment: , line:22:20, endln:22:29
        |vpiName:i
        |vpiFullName:work@top.i
        |vpiActual:
        \_GenVar: (work@top.i), line:3:8, endln:3:9
    |vpiStmt:
    \_Begin: (work@top), line:25:1, endln:25:16
  |vpiDefName:work@top
  |vpiGenStmt:
  \_GenIfElse: , line:5:1, endln:6:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_RefObj: (work@top.genblk2), line:5:5, endln:5:12
      |vpiParent:
      \_GenIfElse: , line:5:1, endln:6:14
      |vpiName:genblk2
      |vpiFullName:work@top.genblk2
      |vpiActual:
      \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiStmt:
    \_Begin: (work@top), line:5:14, endln:5:22
    |vpiElseStmt:
    \_Begin: (work@top), line:6:6, endln:6:14
  |vpiGenStmt:
  \_GenIfElse: , line:9:1, endln:10:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_RefObj: (work@top.genblk2), line:9:5, endln:9:12
      |vpiParent:
      \_GenIfElse: , line:9:1, endln:10:14
      |vpiName:genblk2
      |vpiFullName:work@top.genblk2
      |vpiActual:
      \_Parameter: (work@top.genblk2), line:2:11, endln:2:22
    |vpiStmt:
    \_Begin: (work@top), line:9:14, endln:9:22
    |vpiElseStmt:
    \_Begin: (work@top), line:10:6, endln:10:14
  |vpiGenStmt:
  \_GenIf: , line:27:1, endln:27:16
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
    |vpiCondition:
    \_Constant: , line:27:5, endln:27:6
      |vpiParent:
      \_GenIf: , line:27:1, endln:27:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:27:8, endln:27:16
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/StandardBlock/dut.sv, line:1:1, endln:28:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
