// Seed: 384275321
module module_0 (
    input supply0 id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3
);
  supply0 id_5 = -1;
  logic   id_6;
  localparam id_7 = "";
  wire id_8;
  ;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd22,
    parameter id_2 = 32'd54,
    parameter id_7 = 32'd35,
    parameter id_8 = 32'd21
) (
    input  uwire id_0,
    input  wor   _id_1,
    input  wire  _id_2,
    output wand  id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0
  );
  logic [7:0][id_1 : id_2] id_5;
  logic id_6;
  logic _id_7;
  assign id_5[-1] = id_0;
  logic _id_8;
  wire [{  -1  ==  1  ,  id_7  ,  id_8  } : ""] id_9;
  always @(id_6 or posedge id_5[-1 :-1] or negedge id_9) begin : LABEL_0
    $signed(61);
    ;
  end
endmodule
