{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 15:26:24 2023 " "Info: Processing started: Mon Mar 13 15:26:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v " "Warning: Entity \"mux\" obtained from \"C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 D_flip_flop " "Info: Found entity 2: D_flip_flop" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Info: Found entity 3: mux" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(8) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(8): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(9) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(9): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(10) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(10): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(11) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(11): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(12) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(12): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(13): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "LFSR.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at LFSR.v(14): instance has no name" {  } { { "LFSR.v" "" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR " "Info: Elaborating entity \"LFSR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:comb_4 " "Info: Elaborating entity \"mux\" for hierarchy \"mux:comb_4\"" {  } { { "LFSR.v" "comb_4" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flip_flop D_flip_flop:comb_5 " "Info: Elaborating entity \"D_flip_flop\" for hierarchy \"D_flip_flop:comb_5\"" {  } { { "LFSR.v" "comb_5" { Text "C:/Users/wilso/Documents/courses/1112/Digital Circuit/Lab4/Lab4-1/LFSR.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Info: Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 15:26:25 2023 " "Info: Processing ended: Mon Mar 13 15:26:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
