<p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16155451/WhatsApp%20Image%202018-11-20%20at%2011.56.30%20AM.jpeg?api=v2"></span></p><p>To run the multi clock topology test in the current Symphony DV env.</p><p>1.Set up the env.</p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16168786/How+to+run+Symphony+simulations" data-linked-resource-id="16168786" data-linked-resource-version="24" data-linked-resource-type="page">How to run Symphony simulations:</a></p><p>2.runsim -c top_multiclk_11x8 -l all //runs all the tests related to the config.</p><p><span class="legacy-color-text-blue5">How to fix TACHL problems:</span></p><p>3. You can do a stand alone TACHL build by following the below instructions:</p><p>The design is located at:</p><p style="margin-left: 30.0px;">$WORK_TOP/tb/top/jcodd_multi_width_cfg1_ni</p><p>Create a regression area: In that area type the command:</p><p style="margin-left: 30.0px;">./hw/rtl/lib/bringup/run_multiwidth_mc</p><p>This will create the RTL and put it in a directory at the same level called:</p><p style="margin-left: 30.0px;">multi_width_cfg1_mc</p><p>To do a quick lint check on the code type the following:</p><p style="margin-left: 30.0px;">cd multi_width_cfg1_mc</p><p style="margin-left: 30.0px;">verilator --lint-only ./gen_wrapper.v -I. --error-limit 0 -Wall -Wno-UNUSED</p>