
---------- Begin Simulation Statistics ----------
final_tick                                74889097500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188849                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692896                       # Number of bytes of host memory used
host_op_rate                                   220324                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   529.52                       # Real time elapsed on the host
host_tick_rate                              141427270                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     116666631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074889                       # Number of seconds simulated
sim_ticks                                 74889097500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.987887                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16665914                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             16667933                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               630                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16667555                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              94                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               81                       # Number of indirect misses.
system.cpu.branchPred.lookups                16668674                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 418755014                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99996996                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               401                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16666880                       # Number of branches committed
system.cpu.commit.bw_lim_events                   151                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3745                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000016                       # Number of instructions committed
system.cpu.commit.committedOps              116666644                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    119803165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.973819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.934155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     80565643     67.25%     67.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21528278     17.97%     85.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1291      0.00%     85.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2083595      1.74%     86.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3125048      2.61%     89.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1736127      1.45%     91.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      7638260      6.38%     97.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3124772      2.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          151      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    119803165                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  172                       # Number of function calls committed.
system.cpu.commit.int_insts                  99999944                       # Number of committed integer instructions.
system.cpu.commit.loads                      16666767                       # Number of loads committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         83332777     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16666767     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16666975     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         116666644                       # Class of committed instruction
system.cpu.commit.refs                       33333742                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     116666631                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.198226                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.198226                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              77777094                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   233                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16665988                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              116672985                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3133402                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  34726407                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    439                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2368                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               4166536                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    16668674                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33335394                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     119793781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   243                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          368                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      100010431                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles             9                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1338                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.139111                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               8920                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16666288                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.834654                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          119803878                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.973911                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.297451                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 69452269     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 17013818     14.20%     72.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   348867      0.29%     72.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 32988924     27.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            119803878                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           18679                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  419                       # Number of branch mispredicts detected at execute
system.cpu.iew.branch_mispredict_rate        0.002514                       # Percentage of branch mispredicts
system.cpu.iew.branch_percentage            13.559556                       # Percentage of branches executed
system.cpu.iew.exec_branches                 16667151                       # Number of branches executed
system.cpu.iew.exec_nop                            34                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.025835                       # Inst execution rate
system.cpu.iew.exec_refs                     39583875                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16667142                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     551                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16667746                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16667521                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           116671012                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              22916733                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               650                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             122918118                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    90                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    439                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    94                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       1041585                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               40                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          977                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          543                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          357                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             62                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 110762901                       # num instructions consuming a value
system.cpu.iew.wb_count                     116668409                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.680246                       # average fanout of values written-back
system.cpu.iew.wb_producers                  75346047                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.973677                       # insts written-back per cycle
system.cpu.iew.wb_sent                      116668512                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                156249030                       # number of integer regfile reads
system.cpu.int_regfile_writes                66668077                       # number of integer regfile writes
system.cpu.ipc                               0.834567                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.834567                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83334398     67.80%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   55      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             37      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     67.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22916977     18.64%     86.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16667240     13.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              122918770                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    32291855                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.262709                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                27082119     83.87%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                1      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5208656     16.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1078      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155210624                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          397933503                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    116668409                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         116675339                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  116670873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 122918770                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 105                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               232                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10410                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     119803878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.026000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.276748                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            67370860     56.23%     56.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9315882      7.78%     64.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17137429     14.30%     78.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24590799     20.53%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1388907      1.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       119803878                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.025840                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               114                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               62                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16667746                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16667521                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33336329                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                        119822557                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                27089783                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             166663159                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     13                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5217945                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents              49294581                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             533353907                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              116671621                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           166669273                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  36808367                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               45823606                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    439                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   539                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              50684480                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6083                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        150003127                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2864                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 70                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8333408                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              322                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    236473247                       # The number of ROB reads
system.cpu.rob.rob_writes                   233341511                       # The number of ROB writes
system.cpu.timesIdled                             294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      250                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     182                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1041255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2083380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                498                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1041145                       # Transaction distribution
system.membus.trans_dist::WritebackClean          110                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1041627                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1041627                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            385                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           113                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      3124708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3125505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    133309952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               133336320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1042125                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000016                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004039                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1042108    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      17      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1042125                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7172935125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2050750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5498359250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       66671360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66696000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66633280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66633280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1041740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1042125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1041145                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1041145                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            329020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         890267906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             890596926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       329020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           329020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      889759421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            889759421                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      889759421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           329020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        890267906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1780356346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1041238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1041740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000055530000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3077419                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             978002                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1042125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1041238                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1041238                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             65162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             65025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             65024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            65035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            65040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65155                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10494267625                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5210615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30034073875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10070.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28820.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   968654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  963138                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1041238                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1041912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       151549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    879.803311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   755.294920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.953952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8681      5.73%      5.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4148      2.74%      8.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4121      2.72%     11.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3438      2.27%     13.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4004      2.64%     16.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3998      2.64%     18.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4356      2.87%     21.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5162      3.41%     25.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       113641     74.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       151549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.028192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.016310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      2.896859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          65015    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.014319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.013507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.167662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            64542     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.03%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              455      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66695872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66638016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66696000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             66639232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       890.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       889.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    890.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    889.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74889090000                       # Total gap between requests
system.mem_ctrls.avgGap                      35946.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     66671360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66638016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 327310.660941000096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 890267905.819001197815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 889822660.768478274345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1041740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1041238                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10223500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30023850375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1858841661375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26554.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28820.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1785222.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            541040640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            287569920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3717919380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2717203140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5911607520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23691381390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8806776480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45673498470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.881812                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22432271125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2500680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49956146375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            541026360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            287558535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3722838840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2717960040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5911607520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23692165140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8806116480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        45679272915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        609.958918                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22428683875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2500680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49959733625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     33334935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33334935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33334935                       # number of overall hits
system.cpu.icache.overall_hits::total        33334935                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          457                       # number of overall misses
system.cpu.icache.overall_misses::total           457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25174990                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25174990                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25174990                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25174990                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33335392                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33335392                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33335392                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33335392                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55087.505470                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55087.505470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55087.505470                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55087.505470                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6262                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                97                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.556701                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           27                       # number of writebacks
system.cpu.icache.writebacks::total                27                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           72                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     22324867                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22324867                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     22324867                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22324867                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 57986.667532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57986.667532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 57986.667532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57986.667532                       # average overall mshr miss latency
system.cpu.icache.replacements                     27                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33334935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33334935                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25174990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25174990                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33335392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33335392                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55087.505470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55087.505470                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     22324867                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22324867                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 57986.667532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57986.667532                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.817588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33335320                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86585.246753                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.817588                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.659800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659800                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         133341953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        133341953                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     25001085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25001085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     25001096                       # number of overall hits
system.cpu.dcache.overall_hits::total        25001096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8332954                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8332954                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8332967                       # number of overall misses
system.cpu.dcache.overall_misses::total       8332967                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 491240992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 491240992500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 491240992500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 491240992500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33334039                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33334039                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33334063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33334063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.249983                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.249983                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.249984                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.249984                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58951.602577                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58951.602577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58951.510608                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58951.510608                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     79088251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1041586                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.930601                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041228                       # number of writebacks
system.cpu.dcache.writebacks::total           1041228                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      7291226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7291226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      7291226                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7291226                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1041736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1041736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  63277430250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63277430250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  63277900875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  63277900875                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60742.756506                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60742.756506                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60742.741803                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60742.741803                       # average overall mshr miss latency
system.cpu.dcache.replacements                1041228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16666984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16666984                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           174                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10695750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10695750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16667158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16667158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61469.827586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61469.827586                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           73                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6502000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64376.237624                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64376.237624                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8334101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8334101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      8332780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8332780                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 491230296750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 491230296750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.499960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58951.549993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58951.549993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      7291153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7291153                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  63270928250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  63270928250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60742.404191                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60742.404191                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            11                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.541667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.541667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       470625                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       470625                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 58828.125000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 58828.125000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       305625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       305625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       244625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       244625                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 61156.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61156.250000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74889097500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.811103                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26042907                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1041740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.999431                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.811103                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134378296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134378296                       # Number of data accesses

---------- End Simulation Statistics   ----------
