# CUSTOM-PROCESSOR-WITH-MUL
# Custom Single-Cycle Processor with Multi-Cycle Multiplication

## ğŸ“Œ Project Overview
This project implements a **custom processor** from scratch as part of a **Computer System Architecture (CSA)** course.  
It supports **R-type, I-type, branch, load/store instructions** in **single-cycle**, plus a **multi-cycle multiplication instruction**.

---

## ğŸ§  Key Features
- Single-cycle execution for standard instructions  
- Multi-cycle multiplication instruction  
- Supports R-type, I-type, branch, load/store  
- Modular and readable Verilog/SystemVerilog design  
- Simulation-ready and FPGA-friendly  

---

## ğŸ§© Supported Instructions

### ğŸ”¹ R-Type Instructions
- Arithmetic operations: ADD, SUB, AND, OR, etc.  
- Register-to-register execution  

### ğŸ”¹ I-Type Instructions
- Immediate arithmetic/logical operations  
- Address calculation for memory access  

### ğŸ”¹ Branch Instructions
- Conditional branch instructions  
- PC update logic within the same cycle  

### ğŸ”¹ Load Word (LW)
- Memory read operation  
- Writes data to register  

### ğŸ”¹ Store Word (SW)
- Memory write operation  
- Single-cycle execution  

### ğŸ”¹ Multi-Cycle Multiplication
- Complex operation implemented using multiple cycles  
- Internal control logic and state machine  

---

## ğŸ—ï¸ Processor Architecture
- Program Counter (PC)  
- Instruction Memory  
- Register File  
- ALU  
- Data Memory  
- Control Unit  
- Multiplier Control Logic  

---

## ğŸ› ï¸ Technologies Used
- SystemVerilog / Verilog  
- Vivado (simulation and synthesis)  
- GitHub for version control  

---

> âš ï¸ Vivado-generated files like `.xpr`, `.runs`, `.cache` are intentionally excluded.

---

## â–¶ï¸ How to Run (Simulation)
1. Open **Vivado**  
2. Create a new RTL project  
3. Add all files from `src/`  
4. Add testbench from `testbench/`  
5. Run behavioral simulation  

---

## ğŸ¯ Learning Outcomes
- Understand single-cycle vs multi-cycle execution  
- Design processor datapath and control logic  
- Integrate instruction execution in hardware  
- Learn trade-offs between performance and complexity  

---

## ğŸ‘¤ Author
**Ayesha Zafar**  
Computer Engineering, NUST â€“ EME Campus




