// Seed: 2166857474
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri0 id_2,
    input  tri0 id_3,
    input  wand id_4,
    input  tri1 id_5,
    output tri0 id_6
);
  parameter id_8 = 1 + -1 ? 1 : "" >= -1;
  wire id_9;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd68
) (
    output wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output wire id_3,
    input  wand _id_4,
    input  tri  id_5,
    output tri  id_6,
    output tri  id_7
);
  logic [-1 : id_4] id_9;
  ;
  logic id_10;
  wire  id_11;
  ;
  wire id_12;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_1,
      id_2,
      id_1,
      id_7
  );
  wire id_13;
  parameter id_14 = -1 == 1;
  parameter id_15 = 1;
  wire id_16;
  logic [-1 : 1 'b0] id_17;
  ;
endmodule
