Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,1
design__inferred_latch__count,0
design__instance__count,2405
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003771534829866141
power__switching__total,0.00012003210576949641
power__leakage__total,0.0000013107053291605553
power__total,0.0004984962870366871
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2538994086840981
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.47311855772255057
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11325810054823925
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.706030587311327
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.113258
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.947630
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.27985300979805156
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.7798529820424751
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6184375964159335
timing__setup__ws__corner:nom_slow_1p08V_125C,13.260429574166176
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.618438
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.437952
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25478314623669357
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.5883370623875414
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28825828651060115
timing__setup__ws__corner:nom_typ_1p20V_25C,14.177963204765433
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288258
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.038435
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.27985300979805156
clock__skew__worst_setup,0.47311855772255057
timing__hold__ws,0.11325810054823925
timing__setup__ws,13.260429574166176
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113258
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.437952
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,581
design__instance__area__stdcell,9218.97
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.318538
design__instance__utilization__stdcell,0.318538
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,23
design__instance__area__class:inverter,127.008
design__instance__count__class:sequential_cell,66
design__instance__area__class:sequential_cell,3293.14
design__instance__count__class:multi_input_combinational_cell,362
design__instance__area__class:multi_input_combinational_cell,3579.81
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,111
design__instance__area__class:timing_repair_buffer,1934.15
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,10031.3
design__violations,0
design__instance__count__class:clock_buffer,16
design__instance__area__class:clock_buffer,263.088
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,92
global_route__vias,3572
global_route__wirelength,18062
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,593
route__net__special,2
route__drc_errors__iter:0,132
route__wirelength__iter:0,11008
route__drc_errors__iter:1,30
route__wirelength__iter:1,10935
route__drc_errors__iter:2,22
route__wirelength__iter:2,10922
route__drc_errors__iter:3,0
route__wirelength__iter:3,10916
route__drc_errors,0
route__wirelength,10916
route__vias,3209
route__vias__singlecut,3209
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,240.655
design__instance__count__class:fill_cell,1824
design__instance__area__class:fill_cell,19722.5
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19964
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19991
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000358135
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000317596
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000763224
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000317596
design_powergrid__voltage__worst,0.000317596
design_powergrid__voltage__worst__net:VPWR,1.19964
design_powergrid__drop__worst,0.000358135
design_powergrid__drop__worst__net:VPWR,0.000358135
design_powergrid__voltage__worst__net:VGND,0.000317596
design_powergrid__drop__worst__net:VGND,0.000317596
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000086199999999999994616979581696369905330357141792774200439453125
ir__drop__worst,0.0003579999999999999740589451402428267101640813052654266357421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
