{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654102976553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654102976562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 01 12:02:56 2022 " "Processing started: Wed Jun 01 12:02:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654102976562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102976562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102976562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654102977264 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654102977264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arqrelojlento " "Found design unit 1: relojlento-arqrelojlento" {  } { { "relojlento.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/relojlento.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987120 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102987120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987123 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/vga_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102987123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-arqgen25mhz " "Found design unit 1: gen25mhz-arqgen25mhz" {  } { { "gen25mhz.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/gen25mhz.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987129 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102987129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arq_top " "Found design unit 1: top-arq_top" {  } { { "top.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987132 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102987132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dibuja.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dibuja.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dibuja-behavior " "Found design unit 1: Dibuja-behavior" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dibuja " "Found entity 1: Dibuja" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654102987138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102987138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654102987174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u0 A:arqrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arqrelojlento\" for hierarchy \"relojlento:u0\"" {  } { { "top.vhd" "u0" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/top.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654102987183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gen25mhz gen25mhz:u1 A:arqgen25mhz " "Elaborating entity \"gen25mhz\" using architecture \"A:arqgen25mhz\" for hierarchy \"gen25mhz:u1\"" {  } { { "top.vhd" "u1" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/top.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654102987189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:u2 A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:u2\"" {  } { { "top.vhd" "u2" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/top.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654102987194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Dibuja Dibuja:u3 A:behavior " "Elaborating entity \"Dibuja\" using architecture \"A:behavior\" for hierarchy \"Dibuja:u3\"" {  } { { "top.vhd" "u3" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/top.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654102987207 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changeit Dibuja.vhd(41) " "VHDL Process Statement warning at Dibuja.vhd(41): signal \"changeit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987208 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(41) " "VHDL Process Statement warning at Dibuja.vhd(41): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987208 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(42) " "VHDL Process Statement warning at Dibuja.vhd(42): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987208 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changeit Dibuja.vhd(43) " "VHDL Process Statement warning at Dibuja.vhd(43): signal \"changeit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987208 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(43) " "VHDL Process Statement warning at Dibuja.vhd(43): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987208 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "changeit Dibuja.vhd(45) " "VHDL Process Statement warning at Dibuja.vhd(45): signal \"changeit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987208 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(45) " "VHDL Process Statement warning at Dibuja.vhd(45): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(46) " "VHDL Process Statement warning at Dibuja.vhd(46): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(48) " "VHDL Process Statement warning at Dibuja.vhd(48): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y Dibuja.vhd(49) " "VHDL Process Statement warning at Dibuja.vhd(49): signal \"y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x Dibuja.vhd(49) " "VHDL Process Statement warning at Dibuja.vhd(49): signal \"x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(57) " "VHDL Process Statement warning at Dibuja.vhd(57): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(61) " "VHDL Process Statement warning at Dibuja.vhd(61): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(67) " "VHDL Process Statement warning at Dibuja.vhd(67): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(71) " "VHDL Process Statement warning at Dibuja.vhd(71): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987209 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(75) " "VHDL Process Statement warning at Dibuja.vhd(75): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(79) " "VHDL Process Statement warning at Dibuja.vhd(79): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(84) " "VHDL Process Statement warning at Dibuja.vhd(84): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(88) " "VHDL Process Statement warning at Dibuja.vhd(88): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(92) " "VHDL Process Statement warning at Dibuja.vhd(92): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(96) " "VHDL Process Statement warning at Dibuja.vhd(96): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(100) " "VHDL Process Statement warning at Dibuja.vhd(100): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(104) " "VHDL Process Statement warning at Dibuja.vhd(104): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(108) " "VHDL Process Statement warning at Dibuja.vhd(108): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987210 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(113) " "VHDL Process Statement warning at Dibuja.vhd(113): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(117) " "VHDL Process Statement warning at Dibuja.vhd(117): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(121) " "VHDL Process Statement warning at Dibuja.vhd(121): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(125) " "VHDL Process Statement warning at Dibuja.vhd(125): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(133) " "VHDL Process Statement warning at Dibuja.vhd(133): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(138) " "VHDL Process Statement warning at Dibuja.vhd(138): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(142) " "VHDL Process Statement warning at Dibuja.vhd(142): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(147) " "VHDL Process Statement warning at Dibuja.vhd(147): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987211 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(152) " "VHDL Process Statement warning at Dibuja.vhd(152): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(156) " "VHDL Process Statement warning at Dibuja.vhd(156): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(162) " "VHDL Process Statement warning at Dibuja.vhd(162): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(170) " "VHDL Process Statement warning at Dibuja.vhd(170): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(178) " "VHDL Process Statement warning at Dibuja.vhd(178): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(182) " "VHDL Process Statement warning at Dibuja.vhd(182): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(186) " "VHDL Process Statement warning at Dibuja.vhd(186): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ganador Dibuja.vhd(190) " "VHDL Process Statement warning at Dibuja.vhd(190): signal \"ganador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987212 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(249) " "VHDL Process Statement warning at Dibuja.vhd(249): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987213 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(253) " "VHDL Process Statement warning at Dibuja.vhd(253): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987213 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(257) " "VHDL Process Statement warning at Dibuja.vhd(257): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987213 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(261) " "VHDL Process Statement warning at Dibuja.vhd(261): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987213 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(265) " "VHDL Process Statement warning at Dibuja.vhd(265): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987213 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(269) " "VHDL Process Statement warning at Dibuja.vhd(269): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987213 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(273) " "VHDL Process Statement warning at Dibuja.vhd(273): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(277) " "VHDL Process Statement warning at Dibuja.vhd(277): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(281) " "VHDL Process Statement warning at Dibuja.vhd(281): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(285) " "VHDL Process Statement warning at Dibuja.vhd(285): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(289) " "VHDL Process Statement warning at Dibuja.vhd(289): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(293) " "VHDL Process Statement warning at Dibuja.vhd(293): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(297) " "VHDL Process Statement warning at Dibuja.vhd(297): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(301) " "VHDL Process Statement warning at Dibuja.vhd(301): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(305) " "VHDL Process Statement warning at Dibuja.vhd(305): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(309) " "VHDL Process Statement warning at Dibuja.vhd(309): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(313) " "VHDL Process Statement warning at Dibuja.vhd(313): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987214 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vidas Dibuja.vhd(317) " "VHDL Process Statement warning at Dibuja.vhd(317): signal \"vidas\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987215 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb1 Dibuja.vhd(420) " "VHDL Process Statement warning at Dibuja.vhd(420): signal \"bomb1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987215 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb2 Dibuja.vhd(427) " "VHDL Process Statement warning at Dibuja.vhd(427): signal \"bomb2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987215 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb3 Dibuja.vhd(434) " "VHDL Process Statement warning at Dibuja.vhd(434): signal \"bomb3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987216 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb4 Dibuja.vhd(442) " "VHDL Process Statement warning at Dibuja.vhd(442): signal \"bomb4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987216 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb5 Dibuja.vhd(449) " "VHDL Process Statement warning at Dibuja.vhd(449): signal \"bomb5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987216 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb6 Dibuja.vhd(456) " "VHDL Process Statement warning at Dibuja.vhd(456): signal \"bomb6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987216 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bomb7 Dibuja.vhd(464) " "VHDL Process Statement warning at Dibuja.vhd(464): signal \"bomb7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987216 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nivel Dibuja.vhd(484) " "VHDL Process Statement warning at Dibuja.vhd(484): signal \"nivel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 484 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654102987217 "|top|Dibuja:u3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nivel Dibuja.vhd(39) " "VHDL Process Statement warning at Dibuja.vhd(39): inferring latch(es) for signal or variable \"nivel\", which holds its previous value in one or more paths through the process" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654102987218 "|top|Dibuja:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nivel Dibuja.vhd(39) " "Inferred latch for \"nivel\" at Dibuja.vhd(39)" {  } { { "Dibuja.vhd" "" { Text "D:/dlap-/Videos/VLSI/ProyectoFinal/OtroProyecto/Proyecto_VLSI/Dibuja.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102987236 "|top|Dibuja:u3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654102989321 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654102990495 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654102990495 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "965 " "Implemented 965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654102990555 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654102990555 ""} { "Info" "ICUT_CUT_TM_LCELLS" "947 " "Implemented 947 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654102990555 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654102990555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654102990570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 01 12:03:10 2022 " "Processing ended: Wed Jun 01 12:03:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654102990570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654102990570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654102990570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654102990570 ""}
