C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis"   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\synlog\report\aes_main_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  aes_main  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\scratchproject.prs"  -multisrs  -ovm  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.vm"   -freq 100.000   -tcl  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\designer\aes_main\synthesis.fdc"  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\synwork\aes_main_prem.srd"  -sap  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.sap"  -otap  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.tap"  -omap  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.map"  -devicelib  C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\syntmp\aes_main.plg"  -osyn  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.srm"  -prjdir  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\"  -prjname  aes_main_syn  -log  "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\synlog\aes_main_fpga_mapper.srr"  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis" -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\synlog\report\aes_main_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module aes_main -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\scratchproject.prs" -multisrs -ovm "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.vm" -freq 100.000 -tcl "C:\Users\Jiabin Lin\Desktop\Module4_Libero\designer\aes_main\synthesis.fdc" "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\synwork\aes_main_prem.srd" -sap "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.sap" -otap "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.tap" -omap "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.map" -devicelib ..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\syntmp\aes_main.plg" -osyn "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\aes_main.srm" -prjdir "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\" -prjname aes_main_syn -log "C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\synlog\aes_main_fpga_mapper.srr" -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:262
file:..\scratchproject.prs|io:o|time:1639071346|size:2789|exec:0|csum:
file:..\aes_main.vm|io:o|time:1639080263|size:2218|exec:0|csum:
file:..\..\designer\aes_main\synthesis.fdc|io:i|time:1639079984|size:54|exec:0|csum:C91E4BA45FF95E97F67CFAF89CA0B639
file:..\synwork\aes_main_prem.srd|io:i|time:1639079998|size:418258|exec:0|csum:83EA81251DB430544A1B64C2407F9592
file:..\aes_main.sap|io:o|time:1639080001|size:15104|exec:0|csum:
file:..\aes_main.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\aes_main.map|io:o|time:1639080263|size:28|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:"C:\Users\Jiabin Lin\Desktop\Module4_Libero\synthesis\syntmp\aes_main.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\aes_main.srm|io:o|time:1639080263|size:3298|exec:0|csum:
file:..\synlog\aes_main_fpga_mapper.srr|io:o|time:1639080263|size:118598|exec:0|csum:
file:..\..\..\..\..\..\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
