`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB 
// Engineer: Wu Yuzhang
// 
// Design Name: RISCV-Pipline CPU
// Module Name: WBSegReg
// Target Devices: Nexys4
// Tool Versions: Vivado 2017.4.1
// Description: Write Back Segment Register
//////////////////////////////////////////////////////////////////////////////////
//åŠŸèƒ½è¯´æ˜
    //WBSegRegæ˜¯Write Backæ®µå¯„å­˜å™¨ï¼?
    //ç±»ä¼¼äºIDSegReg.Vä¸­å¯¹Bramçš„è°ƒç”¨å’Œæ‹“å±•ï¼Œå®ƒåŒæ—¶åŒ…å«äº†ä¸€ä¸ªåŒæ­¥è¯»å†™çš„Bram
    //ï¼ˆæ­¤å¤„ä½ å¯ä»¥è°ƒç”¨æˆ‘ä»¬æä¾›çš„InstructionRamï¼Œå®ƒå°†ä¼šè‡ªåŠ¨ç»¼åˆä¸ºblock memoryï¼Œä½ ä¹Ÿå¯ä»¥æ›¿ä»£æ?§çš„è°ƒç”¨xilinxçš„bram ipæ ¸ï¼‰ã€?
    //åŒæ­¥è¯»memory ç›¸å½“äº? å¼‚æ­¥è¯»memory çš„è¾“å‡ºå¤–æ¥Dè§¦å‘å™¨ï¼Œéœ?è¦æ—¶é’Ÿä¸Šå‡æ²¿æ‰èƒ½è¯»å–æ•°æ®ã€?
    //æ­¤æ—¶å¦‚æœå†é?šè¿‡æ®µå¯„å­˜å™¨ç¼“å­˜ï¼Œé‚£ä¹ˆéœ€è¦ä¸¤ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿æ‰èƒ½å°†æ•°æ®ä¼ é€’åˆ°Exæ®?
    //å› æ­¤åœ¨æ®µå¯„å­˜å™¨æ¨¡å—ä¸­è°ƒç”¨è¯¥åŒæ­¥memoryï¼Œç›´æ¥å°†è¾“å‡ºä¼ é?’åˆ°WBæ®µç»„åˆé?»è¾‘
    //è°ƒç”¨memæ¨¡å—åè¾“å‡ºä¸ºRD_rawï¼Œé?šè¿‡assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );
    //ä»è?Œå®ç°RDæ®µå¯„å­˜å™¨stallå’ŒclearåŠŸèƒ½
//å®éªŒè¦æ±‚  
    //ä½ éœ€è¦è¡¥å…¨WBSegRegæ¨¡å—ï¼Œéœ€è¡¥å…¨çš„ç‰‡æ®µæˆªå–å¦‚ä¸?
    //DataRam DataRamInst (
    //    .clk    (???),                      //è¯·å®Œå–„ä»£ç ?
    //    .wea    (???),                      //è¯·å®Œå–„ä»£ç ?
    //    .addra  (???),                      //è¯·å®Œå–„ä»£ç ?
    //    .dina   (???),                      //è¯·å®Œå–„ä»£ç ?
    //    .douta  ( RD_raw         ),
    //    .web    ( WE2            ),
    //    .addrb  ( A2[31:2]       ),
    //    .dinb   ( WD2            ),
    //    .doutb  ( RD2            )
    //);   
//æ³¨æ„äº‹é¡¹
    //è¾“å…¥åˆ°DataRamçš„addraæ˜¯å­—åœ°å€ï¼Œä¸€ä¸ªå­—32bit
    //è¯·é…åˆDataExtæ¨¡å—å®ç°éå­—å¯¹é½å­—èŠ‚load
    //è¯·é?šè¿‡è¡¥å…¨ä»£ç å®ç°éå­—å¯¹é½store


module WBSegReg(
    input wire clk,
    input wire rst,
    input wire en,
    input wire clear,
    //Data Memory Access
    input wire [31:0] A,
    input wire [31:0] WD,
    input wire [3:0] WE,
    output wire [31:0] RD,
    output reg [1:0] LoadedBytesSelect,
    //Data Memory Debug
    input wire [31:0] A2,
    input wire [31:0] WD2,
    input wire [3:0] WE2,
    output wire [31:0] RD2,
    //input control signals
    input wire [31:0] ResultM,
    output reg [31:0] ResultW, 
    input wire [4:0] RdM,
    output reg [4:0] RdW,
    //output constrol signals
    input wire [2:0] RegWriteM,
    output reg [2:0] RegWriteW,
    input wire MemToRegM,
    output reg MemToRegW,
    //csr
    input wire [31:0]   csr_Alu_outMEM,
    output  reg [31:0] csr_WB,
    input wire [4:0] csr_dest_MEM,
    output reg [4:0]  csr_dest_WB,
    input wire  csr_write_enMEM,
    output reg csr_write_enWB,
    //Cache
    output wire CacheMiss
    );
    
    //
    initial begin
        LoadedBytesSelect = 2'b00;
        RegWriteW         =  1'b0;
        MemToRegW         =  1'b0;
        ResultW           =     0;
        RdW               =  5'b0;
        //CSR
        csr_WB=32'b0;   
        csr_dest_WB=5'b0;     
        csr_write_enWB=1'b0;
    end
    //

    wire [31:0] RD_raw;

    
    always@(posedge clk)
        if(en) begin
            LoadedBytesSelect <= clear ? 2'b00 : A[1:0];
            RegWriteW         <= clear ?  1'b0 : RegWriteM;
            MemToRegW         <= clear ?  1'b0 : MemToRegM;
            ResultW           <= clear ?     0 : ResultM;
            RdW               <= clear ?  5'b0 : RdM;
            //csr
            csr_WB<=clear? 32'b0:csr_Alu_outMEM;   
            csr_dest_WB<=clear? 5'b0:csr_dest_MEM;     
            csr_write_enWB<=clear?1'b0:csr_write_enMEM;
        end
    
reg [31:0] hit_count = 0, miss_count = 0;  // counter for cache miss and hit times
reg [31:0] last_addr = 0;   // 
wire cache_rd_wr = (|WE) | MemToRegM;
always @ (posedge clk or posedge rst) begin
    if(rst) begin
        last_addr  <= 0;
    end else begin
        if( cache_rd_wr ) begin
            last_addr <= A;
        end
    end
end

always @ (posedge clk or posedge rst) begin
    if(rst) begin
        hit_count  <= 0;
        miss_count <= 0;
    end else begin
        if( cache_rd_wr & (last_addr!=A) ) begin
            if(CacheMiss)
                miss_count <= miss_count+1;
            else
                hit_count  <= hit_count +1;
        end
    end
end
    
cache #(
    .LINE_ADDR_LEN  ( 3             ),
    .SET_ADDR_LEN   ( 3             ),
    .TAG_ADDR_LEN   ( 7             ),
    .WAY_CNT        ( 3             )
) cache_test_instance (
    .clk            ( clk           ),
    .rst            ( rst           ),
    .miss           ( CacheMiss     ),
    .addr           ( A             ),
    .rd_req         ( MemToRegM     ),
    .rd_data        ( RD_raw        ),
    .wr_req         ( |WE           ),
    .wr_data        ( WD            )
);
    
    
    
    
    reg stall_ff= 1'b0;
    reg clear_ff= 1'b0;
    reg [31:0] RD_old=32'b0;
    always @ (posedge clk)
    begin
        stall_ff<=~en;
        clear_ff<=clear;
        RD_old<=RD_raw;
    end    
    assign RD = stall_ff ? RD_old : (clear_ff ? 32'b0 : RD_raw );

endmodule