#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Dec 26 16:15:23 2022
# Process ID: 194340
# Current directory: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent430580 D:\Study\LOONGSON\cpu_project\cpu_design_proj\cpu_design\CPU_CDE\mycpu_verify\run_vivado\mycpu_prj1\mycpu_prj1.xpr
# Log file: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/vivado.log
# Journal file: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/soft/Vivado2020.2/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_7s_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_7s_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_plus_pll.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/mmcm_pll_drp_func_us_plus_mmcm.vh'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/doc/clk_wiz_v6_0_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'clk_pll' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/misc/blk_mem_gen_v8_4.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/doc/blk_mem_gen_v8_4_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'data_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.mif'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.mif'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/simulation/blk_mem_gen_v8_4.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/summary.log'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/misc/blk_mem_gen_v8_4.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/doc/blk_mem_gen_v8_4_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'inst_ram' generated file not found 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1089.930 ; gain = 0.000
update_compile_order -fileset sources_1
reset_project
generate_target all [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_pll'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_pll'...
export_ip_user_files -of_objects [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xci] -directory D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
generate_target all [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram.xci] -directory D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
generate_target all [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1089.930 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/sim_scripts -ip_user_files_dir D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files -ipstatic_source_dir D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/modelsim} {questa=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/questa} {riviera=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/riviera} {activehdl=D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.cache/compile_simlib/activehdl}] -force -quiet
launch_run {clk_pll_synth_1 data_ram_synth_1 inst_ram_synth_1}
[Mon Dec 26 16:16:56 2022] Launched clk_pll_synth_1, data_ram_synth_1, inst_ram_synth_1...
Run output will be captured here:
clk_pll_synth_1: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/runme.log
data_ram_synth_1: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/runme.log
inst_ram_synth_1: D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/runme.log
wait_on_run clk_pll_synth_1

[Mon Dec 26 16:16:56 2022] Waiting for clk_pll_synth_1 to finish...
[Mon Dec 26 16:17:01 2022] Waiting for clk_pll_synth_1 to finish...
[Mon Dec 26 16:17:06 2022] Waiting for clk_pll_synth_1 to finish...
[Mon Dec 26 16:17:11 2022] Waiting for clk_pll_synth_1 to finish...
[Mon Dec 26 16:17:21 2022] Waiting for clk_pll_synth_1 to finish...
[Mon Dec 26 16:17:31 2022] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 434564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.016 ; gain = 66.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1225.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1257.254 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.477 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.477 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.578 ; gain = 202.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1313.348 ; gain = 176.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1313.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1334.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.336 ; gain = 229.488
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_pll, cache-ID = 2538332621801fd0
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:17:29 2022...
[Mon Dec 26 16:17:31 2022] clk_pll_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 1089.930 ; gain = 0.000
wait_on_run clk_pll_synth_1
wait_on_run data_ram_synth_1

[Mon Dec 26 16:17:31 2022] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 434564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.016 ; gain = 66.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1225.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1257.254 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.477 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.477 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.578 ; gain = 202.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1313.348 ; gain = 176.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1313.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1334.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.336 ; gain = 229.488
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_pll, cache-ID = 2538332621801fd0
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:17:29 2022...
[Mon Dec 26 16:17:31 2022] clk_pll_synth_1 finished
[Mon Dec 26 16:17:31 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:17:37 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:17:42 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:17:47 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:17:57 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:18:07 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:18:17 2022] Waiting for data_ram_synth_1 to finish...
[Mon Dec 26 16:18:27 2022] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 433776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.211 ; gain = 81.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194002 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1529.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT5     |    16|
|2     |LUT6     |   128|
|3     |MUXF7    |    64|
|4     |MUXF8    |    32|
|5     |RAMB36E1 |    64|
|6     |FDRE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1529.559 ; gain = 440.648
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP data_ram, cache-ID = a3737b3db4938b62
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:18:28 2022...
[Mon Dec 26 16:18:32 2022] data_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1089.930 ; gain = 0.000
wait_on_run clk_pll_synth_1
wait_on_run data_ram_synth_1
wait_on_run inst_ram_synth_1

[Mon Dec 26 16:18:32 2022] Waiting for clk_pll_synth_1 to finish...

*** Running vivado
    with args -log clk_pll.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_pll.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clk_pll.tcl -notrace
Command: synth_design -top clk_pll -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 434564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1171.016 ; gain = 66.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_pll' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
INFO: [Synth 8-6157] synthesizing module 'clk_pll_clk_wiz' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:32983]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 9 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:61526]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/soft/Vivado2020.2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll_clk_wiz' (4#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_pll' (5#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1225.648 ; gain = 120.801
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1225.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'inst'
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_pll_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_pll_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1257.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1257.254 ; gain = 0.020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1257.254 ; gain = 152.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.477 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1288.477 ; gain = 183.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1307.578 ; gain = 202.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1313.348 ; gain = 176.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1313.348 ; gain = 208.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1313.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1334.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1334.336 ; gain = 229.488
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP clk_pll, cache-ID = 2538332621801fd0
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/clk_pll_synth_1/clk_pll.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_pll_utilization_synth.rpt -pb clk_pll_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:17:29 2022...
[Mon Dec 26 16:18:32 2022] clk_pll_synth_1 finished
[Mon Dec 26 16:18:32 2022] Waiting for data_ram_synth_1 to finish...

*** Running vivado
    with args -log data_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source data_ram.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source data_ram.tcl -notrace
Command: synth_design -top data_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 433776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.211 ; gain = 81.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'data_ram' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: data_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 65536 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 65536 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 64 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194002 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'data_ram' (11#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/synth/data_ram.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/data_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1529.559 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT5     |    16|
|2     |LUT6     |   128|
|3     |MUXF7    |    64|
|4     |MUXF8    |    32|
|5     |RAMB36E1 |    64|
|6     |FDRE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1529.559 ; gain = 440.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1529.559 ; gain = 440.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1529.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1529.559 ; gain = 440.648
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP data_ram, cache-ID = a3737b3db4938b62
INFO: [Coretcl 2-1174] Renamed 133 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/data_ram_synth_1/data_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file data_ram_utilization_synth.rpt -pb data_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:18:28 2022...
[Mon Dec 26 16:18:32 2022] data_ram_synth_1 finished
[Mon Dec 26 16:18:32 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:18:37 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:18:42 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:18:47 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:18:57 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:19:07 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:19:17 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:19:27 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:19:47 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:20:07 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:20:27 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:20:47 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:21:27 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:22:07 2022] Waiting for inst_ram_synth_1 to finish...
[Mon Dec 26 16:22:47 2022] Waiting for inst_ram_synth_1 to finish...

*** Running vivado
    with args -log inst_ram.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source inst_ram.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source inst_ram.tcl -notrace
Command: synth_design -top inst_ram -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 424788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1169.793 ; gain = 80.809
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'inst_ram' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: inst_ram.mif - type: string 
	Parameter C_INIT_FILE bound to: inst_ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 262144 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 262144 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 18 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 256 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.194003 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'd:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'inst_ram' (11#1) [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/synth/inst_ram.vhd:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:37 ; elapsed = 00:03:43 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:39 ; elapsed = 00:03:44 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:39 ; elapsed = 00:03:44 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2707.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [d:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/inst_ram_ooc.xdc] for cell 'U0'
Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2707.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.308 . Memory (MB): peak = 2707.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:49 ; elapsed = 00:03:55 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:55 ; elapsed = 00:04:01 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:01 ; elapsed = 00:04:07 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:07 ; elapsed = 00:04:14 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:07 ; elapsed = 00:04:14 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:08 ; elapsed = 00:04:15 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:11 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT3     |     4|
|2     |LUT5     |    64|
|3     |LUT6     |   544|
|4     |MUXF7    |   256|
|5     |MUXF8    |   128|
|6     |RAMB36E1 |   256|
|174   |FDRE     |    13|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:12 ; elapsed = 00:04:18 . Memory (MB): peak = 2707.156 ; gain = 1618.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:04:12 . Memory (MB): peak = 2707.156 ; gain = 1618.172
Synthesis Optimization Complete : Time (s): cpu = 00:04:12 ; elapsed = 00:04:19 . Memory (MB): peak = 2707.156 ; gain = 1618.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2707.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 640 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2707.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:19 ; elapsed = 00:04:27 . Memory (MB): peak = 2707.156 ; gain = 1618.172
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP inst_ram, cache-ID = 90f4c53741e65c2f
INFO: [Coretcl 2-1174] Renamed 517 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.runs/inst_ram_synth_1/inst_ram.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file inst_ram_utilization_synth.rpt -pb inst_ram_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:23:09 2022...
[Mon Dec 26 16:23:12 2022] inst_ram_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:04:40 . Memory (MB): peak = 1089.930 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/proj_7_2/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" into library blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_4
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_4
INFO: [VRFC 10-311] analyzing module write_netlist_v8_4
INFO: [VRFC 10-311] analyzing module read_netlist_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_4
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2458] undeclared symbol fs_to_ds_ex, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:89]
INFO: [VRFC 10-2458] undeclared symbol overflow_inst, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:90]
INFO: [VRFC 10-2458] undeclared symbol overflow, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:198]
WARNING: [VRFC 10-3380] identifier 'lo' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:124]
WARNING: [VRFC 10-3380] identifier 'hi' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:125]
WARNING: [VRFC 10-3380] identifier 'es_wait_mem' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:138]
WARNING: [VRFC 10-3380] identifier 'es_data_ok' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:139]
WARNING: [VRFC 10-3380] identifier 'es_data' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:140]
WARNING: [VRFC 10-3380] identifier 'div_ready_i' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:166]
WARNING: [VRFC 10-3380] identifier 'div_ready_i' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:167]
WARNING: [VRFC 10-3380] identifier 'es_mem_re' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:168]
WARNING: [VRFC 10-3380] identifier 'es_addr_ok_r' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/EXE_stage.v:391]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2458] undeclared symbol ds_badvaddr, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:60]
WARNING: [VRFC 10-2938] 'ds_badvaddr' is already implicitly declared on line 60 [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:222]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:447]
WARNING: [VRFC 10-3380] identifier 'branch_stall' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:89]
WARNING: [VRFC 10-3380] identifier 'rs_wait' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:92]
WARNING: [VRFC 10-3380] identifier 'rt_wait' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:93]
WARNING: [VRFC 10-3380] identifier 'rs_wait' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:97]
WARNING: [VRFC 10-3380] identifier 'inst_beq' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:99]
WARNING: [VRFC 10-3380] identifier 'inst_bgez' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:100]
WARNING: [VRFC 10-3380] identifier 'inst_bgezal' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:101]
WARNING: [VRFC 10-3380] identifier 'ds_is_bd' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:236]
WARNING: [VRFC 10-3380] identifier 'mem_control' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/ID_stage.v:241]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
WARNING: [VRFC 10-3676] redeclaration of ansi port 'fs_allowin' is not allowed [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/IF_stage.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v:179]
WARNING: [VRFC 10-3380] identifier 'ms_data_ok' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/MEM_stage.v:118]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2458] undeclared symbol cp0_addr, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v:59]
WARNING: [VRFC 10-2938] 'cp0_addr' is already implicitly declared on line 59 [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v:106]
WARNING: [VRFC 10-3380] identifier 'cp0_rdata' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/WB_stage.v:100]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
WARNING: [VRFC 10-3380] identifier 'is_doing' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v:88]
WARNING: [VRFC 10-3380] identifier 'is_doing' is used before its declaration [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/BRIDGE/bridge_1x2.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/CONFREG/confreg.v:171]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol fs_inst_unable, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:141]
INFO: [VRFC 10-2458] undeclared symbol fs_valid, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:144]
INFO: [VRFC 10-2458] undeclared symbol ms_inst_unable, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:232]
INFO: [VRFC 10-2458] undeclared symbol to_ws_ex, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:283]
WARNING: [VRFC 10-2938] 'to_ws_ex' is already implicitly declared on line 283 [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/mycpu_top.v:287]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/pre_if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/soc_sram_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_sram_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/ram_wrap/sram_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_wrap
INFO: [VRFC 10-2458] undeclared symbol addr_and, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/ram_wrap/sram_wrap.v:64]
INFO: [VRFC 10-2458] undeclared symbol data_and, assumed default net type wire [D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/ram_wrap/sram_wrap.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/rtl/myCPU/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
"xvhdl --incr --relax -prj tb_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
"xelab -wto f15e9bfb5a9b4535b613f06853ed1e9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/soft/Vivado2020.2/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f15e9bfb5a9b4535b613f06853ed1e9d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pre_if_stage
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.sram_wrap
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_sram_lite_top(SIMULATION=1'b...
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 124. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/mycpu_prj1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/run_vivado/mycpu_prj1/tb_top_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.930 ; gain = 0.000
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc_lite.data_ram.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1163.555 ; gain = 73.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:36 . Memory (MB): peak = 1163.555 ; gain = 73.625
run all
==============================================================
Test begin!
        [  22000 ns] Test is running, debug_wb_pc = 0xbfc0853c
        [  32000 ns] Test is running, debug_wb_pc = 0xbfc08864
        [  42000 ns] Test is running, debug_wb_pc = 0xbfc08bc0
        [  52000 ns] Test is running, debug_wb_pc = 0xbfc08f38
----[  60315 ns] Number 8'd01 Functional Test Point PASS!!!
        [  62000 ns] Test is running, debug_wb_pc = 0xbfc58a0c
        [  72000 ns] Test is running, debug_wb_pc = 0xbfc58d6c
        [  82000 ns] Test is running, debug_wb_pc = 0xbfc59090
        [  92000 ns] Test is running, debug_wb_pc = 0xbfc59398
        [ 102000 ns] Test is running, debug_wb_pc = 0xbfc596cc
        [ 112000 ns] Test is running, debug_wb_pc = 0xbfc599ac
        [ 122000 ns] Test is running, debug_wb_pc = 0xbfc59c98
        [ 132000 ns] Test is running, debug_wb_pc = 0xbfc59fa4
        [ 142000 ns] Test is running, debug_wb_pc = 0xbfc5a284
        [ 152000 ns] Test is running, debug_wb_pc = 0xbfc5a5cc
        [ 162000 ns] Test is running, debug_wb_pc = 0xbfc5a8d4
        [ 172000 ns] Test is running, debug_wb_pc = 0xbfc5abe0
        [ 182000 ns] Test is running, debug_wb_pc = 0xbfc5af24
        [ 192000 ns] Test is running, debug_wb_pc = 0xbfc5b210
----[ 199135 ns] Number 8'd02 Functional Test Point PASS!!!
        [ 202000 ns] Test is running, debug_wb_pc = 0xbfc95e74
        [ 212000 ns] Test is running, debug_wb_pc = 0xbfc96190
        [ 222000 ns] Test is running, debug_wb_pc = 0xbfc964a0
        [ 232000 ns] Test is running, debug_wb_pc = 0xbfc967d8
        [ 242000 ns] Test is running, debug_wb_pc = 0xbfc96b24
        [ 252000 ns] Test is running, debug_wb_pc = 0xbfc96e80
        [ 262000 ns] Test is running, debug_wb_pc = 0xbfc97170
        [ 272000 ns] Test is running, debug_wb_pc = 0xbfc974a8
        [ 282000 ns] Test is running, debug_wb_pc = 0xbfc977e0
        [ 292000 ns] Test is running, debug_wb_pc = 0xbfc97b14
        [ 302000 ns] Test is running, debug_wb_pc = 0xbfc97e9c
----[ 304045 ns] Number 8'd03 Functional Test Point PASS!!!
        [ 312000 ns] Test is running, debug_wb_pc = 0xbfc9bfd4
        [ 322000 ns] Test is running, debug_wb_pc = 0xbfc9c2fc
        [ 332000 ns] Test is running, debug_wb_pc = 0xbfc9c698
        [ 342000 ns] Test is running, debug_wb_pc = 0xbfc9c9b4
        [ 352000 ns] Test is running, debug_wb_pc = 0xbfc9cca0
        [ 362000 ns] Test is running, debug_wb_pc = 0xbfc9d004
        [ 372000 ns] Test is running, debug_wb_pc = 0xbfc9d384
        [ 382000 ns] Test is running, debug_wb_pc = 0xbfc9d66c
        [ 392000 ns] Test is running, debug_wb_pc = 0xbfc9d984
        [ 402000 ns] Test is running, debug_wb_pc = 0xbfc9dccc
        [ 412000 ns] Test is running, debug_wb_pc = 0xbfc9dfc8
        [ 422000 ns] Test is running, debug_wb_pc = 0xbfc9e318
        [ 432000 ns] Test is running, debug_wb_pc = 0xbfc9e670
----[ 439015 ns] Number 8'd04 Functional Test Point PASS!!!
        [ 442000 ns] Test is running, debug_wb_pc = 0xbfc38d1c
        [ 452000 ns] Test is running, debug_wb_pc = 0xbfc39054
        [ 462000 ns] Test is running, debug_wb_pc = 0xbfc3937c
        [ 472000 ns] Test is running, debug_wb_pc = 0xbfc39694
        [ 482000 ns] Test is running, debug_wb_pc = 0xbfc399b4
        [ 492000 ns] Test is running, debug_wb_pc = 0xbfc39cc0
        [ 502000 ns] Test is running, debug_wb_pc = 0xbfc39fd8
        [ 512000 ns] Test is running, debug_wb_pc = 0xbfc3a2f8
        [ 522000 ns] Test is running, debug_wb_pc = 0xbfc3a644
        [ 532000 ns] Test is running, debug_wb_pc = 0xbfc3a9a4
        [ 542000 ns] Test is running, debug_wb_pc = 0xbfc3ace8
        [ 552000 ns] Test is running, debug_wb_pc = 0xbfc3b040
        [ 562000 ns] Test is running, debug_wb_pc = 0xbfc3b330
        [ 572000 ns] Test is running, debug_wb_pc = 0xbfc3b67c
----[ 573245 ns] Number 8'd05 Functional Test Point PASS!!!
        [ 582000 ns] Test is running, debug_wb_pc = 0xbfc61a58
        [ 592000 ns] Test is running, debug_wb_pc = 0xbfc61d64
        [ 602000 ns] Test is running, debug_wb_pc = 0xbfc62084
        [ 612000 ns] Test is running, debug_wb_pc = 0xbfc623b8
        [ 622000 ns] Test is running, debug_wb_pc = 0xbfc626ec
        [ 632000 ns] Test is running, debug_wb_pc = 0xbfc629d4
        [ 642000 ns] Test is running, debug_wb_pc = 0xbfc62cbc
        [ 652000 ns] Test is running, debug_wb_pc = 0xbfc63038
        [ 662000 ns] Test is running, debug_wb_pc = 0xbfc6331c
        [ 672000 ns] Test is running, debug_wb_pc = 0xbfc63648
        [ 682000 ns] Test is running, debug_wb_pc = 0xbfc6397c
        [ 692000 ns] Test is running, debug_wb_pc = 0xbfc63d1c
        [ 702000 ns] Test is running, debug_wb_pc = 0xbfc64050
----[ 707865 ns] Number 8'd06 Functional Test Point PASS!!!
        [ 712000 ns] Test is running, debug_wb_pc = 0xbfc3bcec
        [ 722000 ns] Test is running, debug_wb_pc = 0xbfc3c008
        [ 732000 ns] Test is running, debug_wb_pc = 0xbfc3c330
        [ 742000 ns] Test is running, debug_wb_pc = 0xbfc3c654
        [ 752000 ns] Test is running, debug_wb_pc = 0xbfc3c958
        [ 762000 ns] Test is running, debug_wb_pc = 0xbfc3cc88
        [ 772000 ns] Test is running, debug_wb_pc = 0xbfc3cfc8
        [ 782000 ns] Test is running, debug_wb_pc = 0xbfc3d310
        [ 792000 ns] Test is running, debug_wb_pc = 0xbfc3d5d8
        [ 802000 ns] Test is running, debug_wb_pc = 0xbfc3d8e8
        [ 812000 ns] Test is running, debug_wb_pc = 0xbfc3dc0c
        [ 822000 ns] Test is running, debug_wb_pc = 0xbfc3df3c
        [ 832000 ns] Test is running, debug_wb_pc = 0xbfc3e214
        [ 842000 ns] Test is running, debug_wb_pc = 0xbfc3e57c
----[ 845665 ns] Number 8'd07 Functional Test Point PASS!!!
        [ 852000 ns] Test is running, debug_wb_pc = 0xbfc7e788
        [ 862000 ns] Test is running, debug_wb_pc = 0xbfc7eac0
        [ 872000 ns] Test is running, debug_wb_pc = 0xbfc7edfc
        [ 882000 ns] Test is running, debug_wb_pc = 0xbfc7f154
        [ 892000 ns] Test is running, debug_wb_pc = 0xbfc7f45c
        [ 902000 ns] Test is running, debug_wb_pc = 0xbfc7f790
        [ 912000 ns] Test is running, debug_wb_pc = 0xbfc7fab8
        [ 922000 ns] Test is running, debug_wb_pc = 0xbfc7fda8
        [ 932000 ns] Test is running, debug_wb_pc = 0xbfc800f8
        [ 942000 ns] Test is running, debug_wb_pc = 0xbfc80448
        [ 952000 ns] Test is running, debug_wb_pc = 0xbfc80748
        [ 962000 ns] Test is running, debug_wb_pc = 0xbfc80a3c
        [ 972000 ns] Test is running, debug_wb_pc = 0xbfc80d08
        [ 982000 ns] Test is running, debug_wb_pc = 0xbfc80ff8
----[ 983205 ns] Number 8'd08 Functional Test Point PASS!!!
        [ 992000 ns] Test is running, debug_wb_pc = 0xbfc40d44
        [1002000 ns] Test is running, debug_wb_pc = 0xbfc4107c
        [1012000 ns] Test is running, debug_wb_pc = 0xbfc41384
        [1022000 ns] Test is running, debug_wb_pc = 0xbfc4169c
        [1032000 ns] Test is running, debug_wb_pc = 0xbfc419c0
        [1042000 ns] Test is running, debug_wb_pc = 0xbfc41cf4
        [1052000 ns] Test is running, debug_wb_pc = 0xbfc42054
        [1062000 ns] Test is running, debug_wb_pc = 0xbfc4239c
        [1072000 ns] Test is running, debug_wb_pc = 0xbfc426e8
        [1082000 ns] Test is running, debug_wb_pc = 0xbfc429fc
        [1092000 ns] Test is running, debug_wb_pc = 0xbfc42d44
        [1102000 ns] Test is running, debug_wb_pc = 0xbfc43048
        [1112000 ns] Test is running, debug_wb_pc = 0xbfc433a0
----[1117555 ns] Number 8'd09 Functional Test Point PASS!!!
        [1122000 ns] Test is running, debug_wb_pc = 0xbfc55d58
        [1132000 ns] Test is running, debug_wb_pc = 0xbfc56028
        [1142000 ns] Test is running, debug_wb_pc = 0xbfc56358
        [1152000 ns] Test is running, debug_wb_pc = 0xbfc56670
        [1162000 ns] Test is running, debug_wb_pc = 0xbfc56990
        [1172000 ns] Test is running, debug_wb_pc = 0xbfc56cd0
        [1182000 ns] Test is running, debug_wb_pc = 0xbfc57008
        [1192000 ns] Test is running, debug_wb_pc = 0xbfc5731c
        [1202000 ns] Test is running, debug_wb_pc = 0xbfc57630
        [1212000 ns] Test is running, debug_wb_pc = 0xbfc57910
        [1222000 ns] Test is running, debug_wb_pc = 0xbfc57bb4
        [1232000 ns] Test is running, debug_wb_pc = 0xbfc57eb8
        [1242000 ns] Test is running, debug_wb_pc = 0xbfc581e0
        [1252000 ns] Test is running, debug_wb_pc = 0xbfc58500
----[1257925 ns] Number 8'd10 Functional Test Point PASS!!!
        [1262000 ns] Test is running, debug_wb_pc = 0xbfc6431c
        [1272000 ns] Test is running, debug_wb_pc = 0xbfc64638
        [1282000 ns] Test is running, debug_wb_pc = 0xbfc64994
        [1292000 ns] Test is running, debug_wb_pc = 0xbfc64c80
        [1302000 ns] Test is running, debug_wb_pc = 0xbfc64fcc
        [1312000 ns] Test is running, debug_wb_pc = 0xbfc652ec
        [1322000 ns] Test is running, debug_wb_pc = 0xbfc655cc
        [1332000 ns] Test is running, debug_wb_pc = 0xbfc658e4
        [1342000 ns] Test is running, debug_wb_pc = 0xbfc65c3c
        [1352000 ns] Test is running, debug_wb_pc = 0xbfc65f78
        [1362000 ns] Test is running, debug_wb_pc = 0xbfc662a8
----[1364135 ns] Number 8'd11 Functional Test Point PASS!!!
        [1372000 ns] Test is running, debug_wb_pc = 0xbfc36d70
        [1382000 ns] Test is running, debug_wb_pc = 0xbfc37078
        [1392000 ns] Test is running, debug_wb_pc = 0xbfc3738c
        [1402000 ns] Test is running, debug_wb_pc = 0xbfc376a8
        [1412000 ns] Test is running, debug_wb_pc = 0xbfc379b8
        [1422000 ns] Test is running, debug_wb_pc = 0xbfc37cc0
        [1432000 ns] Test is running, debug_wb_pc = 0xbfc38024
        [1442000 ns] Test is running, debug_wb_pc = 0xbfc38360
        [1452000 ns] Test is running, debug_wb_pc = 0xbfc38670
        [1462000 ns] Test is running, debug_wb_pc = 0xbfc389ac
----[1470725 ns] Number 8'd12 Functional Test Point PASS!!!
        [1472000 ns] Test is running, debug_wb_pc = 0xbfc0e400
        [1482000 ns] Test is running, debug_wb_pc = 0xbfc0e75c
        [1492000 ns] Test is running, debug_wb_pc = 0xbfc0ea78
        [1502000 ns] Test is running, debug_wb_pc = 0xbfc0ed70
        [1512000 ns] Test is running, debug_wb_pc = 0xbfc0f088
        [1522000 ns] Test is running, debug_wb_pc = 0xbfc0f3c0
        [1532000 ns] Test is running, debug_wb_pc = 0xbfc0f710
        [1542000 ns] Test is running, debug_wb_pc = 0xbfc0fa58
        [1552000 ns] Test is running, debug_wb_pc = 0xbfc0fd60
        [1562000 ns] Test is running, debug_wb_pc = 0xbfc1004c
        [1572000 ns] Test is running, debug_wb_pc = 0xbfc10388
----[1577145 ns] Number 8'd13 Functional Test Point PASS!!!
        [1582000 ns] Test is running, debug_wb_pc = 0xbfc325bc
        [1592000 ns] Test is running, debug_wb_pc = 0xbfc32948
        [1602000 ns] Test is running, debug_wb_pc = 0xbfc32c4c
        [1612000 ns] Test is running, debug_wb_pc = 0xbfc32f90
        [1622000 ns] Test is running, debug_wb_pc = 0xbfc33260
        [1632000 ns] Test is running, debug_wb_pc = 0xbfc33540
----[1633565 ns] Number 8'd14 Functional Test Point PASS!!!
        [1642000 ns] Test is running, debug_wb_pc = 0xbfc2dd34
        [1652000 ns] Test is running, debug_wb_pc = 0xbfc2e030
        [1662000 ns] Test is running, debug_wb_pc = 0xbfc2e374
        [1672000 ns] Test is running, debug_wb_pc = 0xbfc2e690
        [1682000 ns] Test is running, debug_wb_pc = 0xbfc2e9dc
        [1692000 ns] Test is running, debug_wb_pc = 0xbfc2ece4
----[1693195 ns] Number 8'd15 Functional Test Point PASS!!!
        [1702000 ns] Test is running, debug_wb_pc = 0xbfc89478
        [1712000 ns] Test is running, debug_wb_pc = 0xbfc898f0
        [1722000 ns] Test is running, debug_wb_pc = 0xbfc89ddc
        [1732000 ns] Test is running, debug_wb_pc = 0xbfc8a25c
        [1742000 ns] Test is running, debug_wb_pc = 0xbfc8a774
        [1752000 ns] Test is running, debug_wb_pc = 0xbfc8ac6c
        [1762000 ns] Test is running, debug_wb_pc = 0xbfc8b110
        [1772000 ns] Test is running, debug_wb_pc = 0xbfc8b594
        [1782000 ns] Test is running, debug_wb_pc = 0xbfc8ba3c
        [1792000 ns] Test is running, debug_wb_pc = 0xbfc8bf1c
        [1802000 ns] Test is running, debug_wb_pc = 0xbfc8c300
        [1812000 ns] Test is running, debug_wb_pc = 0xbfc8c6d8
        [1822000 ns] Test is running, debug_wb_pc = 0xbfc8cae8
        [1832000 ns] Test is running, debug_wb_pc = 0xbfc8cebc
        [1842000 ns] Test is running, debug_wb_pc = 0xbfc8d2a4
        [1852000 ns] Test is running, debug_wb_pc = 0xbfc8d6bc
        [1862000 ns] Test is running, debug_wb_pc = 0xbfc8da88
        [1872000 ns] Test is running, debug_wb_pc = 0xbfc8de10
        [1882000 ns] Test is running, debug_wb_pc = 0xbfc8e258
        [1892000 ns] Test is running, debug_wb_pc = 0xbfc8e650
        [1902000 ns] Test is running, debug_wb_pc = 0xbfc8ea50
        [1912000 ns] Test is running, debug_wb_pc = 0xbfc8ee10
        [1922000 ns] Test is running, debug_wb_pc = 0xbfc8f2ac
        [1932000 ns] Test is running, debug_wb_pc = 0xbfc8f7a8
        [1942000 ns] Test is running, debug_wb_pc = 0xbfc8fc28
        [1952000 ns] Test is running, debug_wb_pc = 0xbfc900d8
        [1962000 ns] Test is running, debug_wb_pc = 0xbfc90600
        [1972000 ns] Test is running, debug_wb_pc = 0xbfc90ac0
        [1982000 ns] Test is running, debug_wb_pc = 0xbfc90fc8
        [1992000 ns] Test is running, debug_wb_pc = 0xbfc9144c
        [2002000 ns] Test is running, debug_wb_pc = 0xbfc9195c
----[2011375 ns] Number 8'd16 Functional Test Point PASS!!!
        [2012000 ns] Test is running, debug_wb_pc = 0xbfc00d6c
        [2022000 ns] Test is running, debug_wb_pc = 0xbfc9efb0
        [2032000 ns] Test is running, debug_wb_pc = 0xbfc9f3dc
        [2042000 ns] Test is running, debug_wb_pc = 0xbfc9f7e0
        [2052000 ns] Test is running, debug_wb_pc = 0xbfc9fb68
        [2062000 ns] Test is running, debug_wb_pc = 0xbfc9fef4
        [2072000 ns] Test is running, debug_wb_pc = 0xbfca0250
        [2082000 ns] Test is running, debug_wb_pc = 0xbfca06d0
        [2092000 ns] Test is running, debug_wb_pc = 0xbfca0aa8
        [2102000 ns] Test is running, debug_wb_pc = 0xbfca0ea0
        [2112000 ns] Test is running, debug_wb_pc = 0xbfca128c
        [2122000 ns] Test is running, debug_wb_pc = 0xbfca16c8
        [2132000 ns] Test is running, debug_wb_pc = 0xbfca1ac8
        [2142000 ns] Test is running, debug_wb_pc = 0xbfca1f80
        [2152000 ns] Test is running, debug_wb_pc = 0xbfca2468
        [2162000 ns] Test is running, debug_wb_pc = 0xbfca2914
        [2172000 ns] Test is running, debug_wb_pc = 0xbfca2e10
        [2182000 ns] Test is running, debug_wb_pc = 0xbfca32e8
        [2192000 ns] Test is running, debug_wb_pc = 0xbfca3800
        [2202000 ns] Test is running, debug_wb_pc = 0xbfca3cfc
        [2212000 ns] Test is running, debug_wb_pc = 0xbfca41f0
        [2222000 ns] Test is running, debug_wb_pc = 0xbfca4698
        [2232000 ns] Test is running, debug_wb_pc = 0xbfca4ae4
        [2242000 ns] Test is running, debug_wb_pc = 0xbfca4ee0
        [2252000 ns] Test is running, debug_wb_pc = 0xbfca52f0
        [2262000 ns] Test is running, debug_wb_pc = 0xbfca56d0
        [2272000 ns] Test is running, debug_wb_pc = 0xbfca5a74
        [2282000 ns] Test is running, debug_wb_pc = 0xbfca5ebc
        [2292000 ns] Test is running, debug_wb_pc = 0xbfca62b4
        [2302000 ns] Test is running, debug_wb_pc = 0xbfca6694
        [2312000 ns] Test is running, debug_wb_pc = 0xbfca6b14
        [2322000 ns] Test is running, debug_wb_pc = 0xbfca6ee4
        [2332000 ns] Test is running, debug_wb_pc = 0xbfca72e8
        [2342000 ns] Test is running, debug_wb_pc = 0xbfca771c
----[2346555 ns] Number 8'd17 Functional Test Point PASS!!!
        [2352000 ns] Test is running, debug_wb_pc = 0xbfc697ac
        [2362000 ns] Test is running, debug_wb_pc = 0xbfc69b1c
        [2372000 ns] Test is running, debug_wb_pc = 0xbfc69ec8
        [2382000 ns] Test is running, debug_wb_pc = 0xbfc6a294
        [2392000 ns] Test is running, debug_wb_pc = 0xbfc6a61c
        [2402000 ns] Test is running, debug_wb_pc = 0xbfc6a9f4
        [2412000 ns] Test is running, debug_wb_pc = 0xbfc6adb8
        [2422000 ns] Test is running, debug_wb_pc = 0xbfc6b1c0
        [2432000 ns] Test is running, debug_wb_pc = 0xbfc6b5b8
        [2442000 ns] Test is running, debug_wb_pc = 0xbfc6b954
        [2452000 ns] Test is running, debug_wb_pc = 0xbfc6bd74
        [2462000 ns] Test is running, debug_wb_pc = 0xbfc6c1b4
        [2472000 ns] Test is running, debug_wb_pc = 0xbfc6c588
        [2482000 ns] Test is running, debug_wb_pc = 0xbfc6c920
        [2492000 ns] Test is running, debug_wb_pc = 0xbfc6cc58
        [2502000 ns] Test is running, debug_wb_pc = 0xbfc6d034
        [2512000 ns] Test is running, debug_wb_pc = 0xbfc6d39c
        [2522000 ns] Test is running, debug_wb_pc = 0xbfc6d77c
        [2532000 ns] Test is running, debug_wb_pc = 0xbfc6db6c
        [2542000 ns] Test is running, debug_wb_pc = 0xbfc6df84
        [2552000 ns] Test is running, debug_wb_pc = 0xbfc6e2c4
        [2562000 ns] Test is running, debug_wb_pc = 0xbfc6e688
        [2572000 ns] Test is running, debug_wb_pc = 0xbfc6ea3c
        [2582000 ns] Test is running, debug_wb_pc = 0xbfc6ee04
        [2592000 ns] Test is running, debug_wb_pc = 0xbfc6f1dc
        [2602000 ns] Test is running, debug_wb_pc = 0xbfc6f5c4
        [2612000 ns] Test is running, debug_wb_pc = 0xbfc6f904
        [2622000 ns] Test is running, debug_wb_pc = 0xbfc6fd48
----[2630455 ns] Number 8'd18 Functional Test Point PASS!!!
        [2632000 ns] Test is running, debug_wb_pc = 0xbfc16e6c
        [2642000 ns] Test is running, debug_wb_pc = 0xbfc171d8
        [2652000 ns] Test is running, debug_wb_pc = 0xbfc17624
        [2662000 ns] Test is running, debug_wb_pc = 0xbfc17a08
        [2672000 ns] Test is running, debug_wb_pc = 0xbfc17df0
        [2682000 ns] Test is running, debug_wb_pc = 0xbfc18188
        [2692000 ns] Test is running, debug_wb_pc = 0xbfc18588
        [2702000 ns] Test is running, debug_wb_pc = 0xbfc18930
        [2712000 ns] Test is running, debug_wb_pc = 0xbfc18d30
        [2722000 ns] Test is running, debug_wb_pc = 0xbfc19140
        [2732000 ns] Test is running, debug_wb_pc = 0xbfc1952c
        [2742000 ns] Test is running, debug_wb_pc = 0xbfc19928
        [2752000 ns] Test is running, debug_wb_pc = 0xbfc19cec
        [2762000 ns] Test is running, debug_wb_pc = 0xbfc1a0f4
        [2772000 ns] Test is running, debug_wb_pc = 0xbfc1a4ec
        [2782000 ns] Test is running, debug_wb_pc = 0xbfc1a914
        [2792000 ns] Test is running, debug_wb_pc = 0xbfc1acec
        [2802000 ns] Test is running, debug_wb_pc = 0xbfc1b0d0
        [2812000 ns] Test is running, debug_wb_pc = 0xbfc1b4e4
        [2822000 ns] Test is running, debug_wb_pc = 0xbfc1b8f4
        [2832000 ns] Test is running, debug_wb_pc = 0xbfc1bd00
        [2842000 ns] Test is running, debug_wb_pc = 0xbfc1c0d4
        [2852000 ns] Test is running, debug_wb_pc = 0xbfc1c4cc
        [2862000 ns] Test is running, debug_wb_pc = 0xbfc1c8fc
----[2869665 ns] Number 8'd19 Functional Test Point PASS!!!
        [2872000 ns] Test is running, debug_wb_pc = 0xbfc1e350
----[2879445 ns] Number 8'd20 Functional Test Point PASS!!!
        [2882000 ns] Test is running, debug_wb_pc = 0xbfc33e0c
----[2888165 ns] Number 8'd21 Functional Test Point PASS!!!
        [2892000 ns] Test is running, debug_wb_pc = 0xbfc458c4
----[2894485 ns] Number 8'd22 Functional Test Point PASS!!!
        [2902000 ns] Test is running, debug_wb_pc = 0xbfc1e800
----[2902245 ns] Number 8'd23 Functional Test Point PASS!!!
        [2912000 ns] Test is running, debug_wb_pc = 0xbfc34aac
        [2922000 ns] Test is running, debug_wb_pc = 0xbfc34e0c
        [2932000 ns] Test is running, debug_wb_pc = 0xbfc35100
        [2942000 ns] Test is running, debug_wb_pc = 0xbfc35440
        [2952000 ns] Test is running, debug_wb_pc = 0xbfc35780
        [2962000 ns] Test is running, debug_wb_pc = 0xbfc35a9c
        [2972000 ns] Test is running, debug_wb_pc = 0xbfc35dd0
        [2982000 ns] Test is running, debug_wb_pc = 0xbfc36118
        [2992000 ns] Test is running, debug_wb_pc = 0xbfc3643c
        [3002000 ns] Test is running, debug_wb_pc = 0xbfc367a4
        [3012000 ns] Test is running, debug_wb_pc = 0xbfc36ac4
----[3013465 ns] Number 8'd24 Functional Test Point PASS!!!
        [3022000 ns] Test is running, debug_wb_pc = 0xbfc14d04
        [3032000 ns] Test is running, debug_wb_pc = 0xbfc14fec
        [3042000 ns] Test is running, debug_wb_pc = 0xbfc15304
        [3052000 ns] Test is running, debug_wb_pc = 0xbfc1564c
        [3062000 ns] Test is running, debug_wb_pc = 0xbfc159d8
        [3072000 ns] Test is running, debug_wb_pc = 0xbfc15cbc
        [3082000 ns] Test is running, debug_wb_pc = 0xbfc15ffc
        [3092000 ns] Test is running, debug_wb_pc = 0xbfc1632c
        [3102000 ns] Test is running, debug_wb_pc = 0xbfc16698
        [3112000 ns] Test is running, debug_wb_pc = 0xbfc169b8
----[3118525 ns] Number 8'd25 Functional Test Point PASS!!!
        [3122000 ns] Test is running, debug_wb_pc = 0xbfc10598
        [3132000 ns] Test is running, debug_wb_pc = 0xbfc108d8
        [3142000 ns] Test is running, debug_wb_pc = 0xbfc10b88
        [3152000 ns] Test is running, debug_wb_pc = 0xbfc10ee4
        [3162000 ns] Test is running, debug_wb_pc = 0xbfc11238
        [3172000 ns] Test is running, debug_wb_pc = 0xbfc11530
        [3182000 ns] Test is running, debug_wb_pc = 0xbfc11884
        [3192000 ns] Test is running, debug_wb_pc = 0xbfc11b5c
        [3202000 ns] Test is running, debug_wb_pc = 0xbfc11eac
        [3212000 ns] Test is running, debug_wb_pc = 0xbfc121d4
        [3222000 ns] Test is running, debug_wb_pc = 0xbfc124e8
----[3230125 ns] Number 8'd26 Functional Test Point PASS!!!
        [3232000 ns] Test is running, debug_wb_pc = 0xbfc2f380
        [3242000 ns] Test is running, debug_wb_pc = 0xbfc2f6d8
        [3252000 ns] Test is running, debug_wb_pc = 0xbfc2fa10
        [3262000 ns] Test is running, debug_wb_pc = 0xbfc2fd48
        [3272000 ns] Test is running, debug_wb_pc = 0xbfc30084
        [3282000 ns] Test is running, debug_wb_pc = 0xbfc303e8
        [3292000 ns] Test is running, debug_wb_pc = 0xbfc30740
        [3302000 ns] Test is running, debug_wb_pc = 0xbfc30a6c
        [3312000 ns] Test is running, debug_wb_pc = 0xbfc30d64
        [3322000 ns] Test is running, debug_wb_pc = 0xbfc310a8
        [3332000 ns] Test is running, debug_wb_pc = 0xbfc3142c
----[3332545 ns] Number 8'd27 Functional Test Point PASS!!!
        [3342000 ns] Test is running, debug_wb_pc = 0xbfc0b700
        [3352000 ns] Test is running, debug_wb_pc = 0xbfc0ba2c
        [3362000 ns] Test is running, debug_wb_pc = 0xbfc0bd48
        [3372000 ns] Test is running, debug_wb_pc = 0xbfc0c04c
        [3382000 ns] Test is running, debug_wb_pc = 0xbfc0c378
        [3392000 ns] Test is running, debug_wb_pc = 0xbfc0c704
        [3402000 ns] Test is running, debug_wb_pc = 0xbfc0c9d4
        [3412000 ns] Test is running, debug_wb_pc = 0xbfc0cd18
        [3422000 ns] Test is running, debug_wb_pc = 0xbfc0d01c
        [3432000 ns] Test is running, debug_wb_pc = 0xbfc0d374
----[3438335 ns] Number 8'd28 Functional Test Point PASS!!!
        [3442000 ns] Test is running, debug_wb_pc = 0xbfc45af8
        [3452000 ns] Test is running, debug_wb_pc = 0xbfc45e5c
        [3462000 ns] Test is running, debug_wb_pc = 0xbfc4615c
        [3472000 ns] Test is running, debug_wb_pc = 0xbfc4648c
        [3482000 ns] Test is running, debug_wb_pc = 0xbfc467e4
        [3492000 ns] Test is running, debug_wb_pc = 0xbfc46b38
        [3502000 ns] Test is running, debug_wb_pc = 0xbfc46e64
        [3512000 ns] Test is running, debug_wb_pc = 0xbfc471ec
        [3522000 ns] Test is running, debug_wb_pc = 0xbfc4752c
        [3532000 ns] Test is running, debug_wb_pc = 0xbfc477e8
        [3542000 ns] Test is running, debug_wb_pc = 0xbfc47b24
----[3542095 ns] Number 8'd29 Functional Test Point PASS!!!
        [3552000 ns] Test is running, debug_wb_pc = 0xbfc3e988
        [3562000 ns] Test is running, debug_wb_pc = 0xbfc3ec80
        [3572000 ns] Test is running, debug_wb_pc = 0xbfc3efa8
        [3582000 ns] Test is running, debug_wb_pc = 0xbfc3f320
        [3592000 ns] Test is running, debug_wb_pc = 0xbfc3f630
        [3602000 ns] Test is running, debug_wb_pc = 0xbfc3f96c
        [3612000 ns] Test is running, debug_wb_pc = 0xbfc3fc54
        [3622000 ns] Test is running, debug_wb_pc = 0xbfc3ff2c
        [3632000 ns] Test is running, debug_wb_pc = 0xbfc40260
        [3642000 ns] Test is running, debug_wb_pc = 0xbfc4055c
----[3648885 ns] Number 8'd30 Functional Test Point PASS!!!
        [3652000 ns] Test is running, debug_wb_pc = 0xbfc093d0
        [3662000 ns] Test is running, debug_wb_pc = 0xbfc096ec
        [3672000 ns] Test is running, debug_wb_pc = 0xbfc09a44
        [3682000 ns] Test is running, debug_wb_pc = 0xbfc09d40
        [3692000 ns] Test is running, debug_wb_pc = 0xbfc0a08c
        [3702000 ns] Test is running, debug_wb_pc = 0xbfc0a39c
        [3712000 ns] Test is running, debug_wb_pc = 0xbfc0a6a4
        [3722000 ns] Test is running, debug_wb_pc = 0xbfc0a9b0
        [3732000 ns] Test is running, debug_wb_pc = 0xbfc0acf8
        [3742000 ns] Test is running, debug_wb_pc = 0xbfc0aff8
        [3752000 ns] Test is running, debug_wb_pc = 0xbfc0b2a0
----[3756665 ns] Number 8'd31 Functional Test Point PASS!!!
        [3762000 ns] Test is running, debug_wb_pc = 0xbfc66470
        [3772000 ns] Test is running, debug_wb_pc = 0xbfc66778
        [3782000 ns] Test is running, debug_wb_pc = 0xbfc66a94
        [3792000 ns] Test is running, debug_wb_pc = 0xbfc66e14
        [3802000 ns] Test is running, debug_wb_pc = 0xbfc67158
        [3812000 ns] Test is running, debug_wb_pc = 0xbfc6748c
        [3822000 ns] Test is running, debug_wb_pc = 0xbfc677b8
        [3832000 ns] Test is running, debug_wb_pc = 0xbfc67a88
        [3842000 ns] Test is running, debug_wb_pc = 0xbfc67d9c
        [3852000 ns] Test is running, debug_wb_pc = 0xbfc680e8
        [3862000 ns] Test is running, debug_wb_pc = 0xbfc68414
        [3872000 ns] Test is running, debug_wb_pc = 0xbfc68718
        [3882000 ns] Test is running, debug_wb_pc = 0xbfc68a44
        [3892000 ns] Test is running, debug_wb_pc = 0xbfc68d58
----[3893645 ns] Number 8'd32 Functional Test Point PASS!!!
        [3902000 ns] Test is running, debug_wb_pc = 0xbfc86848
        [3912000 ns] Test is running, debug_wb_pc = 0xbfc86b98
        [3922000 ns] Test is running, debug_wb_pc = 0xbfc86eac
        [3932000 ns] Test is running, debug_wb_pc = 0xbfc87188
        [3942000 ns] Test is running, debug_wb_pc = 0xbfc874f0
        [3952000 ns] Test is running, debug_wb_pc = 0xbfc87878
        [3962000 ns] Test is running, debug_wb_pc = 0xbfc87b9c
        [3972000 ns] Test is running, debug_wb_pc = 0xbfc87e84
        [3982000 ns] Test is running, debug_wb_pc = 0xbfc881ac
        [3992000 ns] Test is running, debug_wb_pc = 0xbfc8848c
        [4002000 ns] Test is running, debug_wb_pc = 0xbfc887a8
        [4012000 ns] Test is running, debug_wb_pc = 0xbfc88a84
        [4022000 ns] Test is running, debug_wb_pc = 0xbfc88dd4
----[4030255 ns] Number 8'd33 Functional Test Point PASS!!!
        [4032000 ns] Test is running, debug_wb_pc = 0xbfc7b8a8
        [4042000 ns] Test is running, debug_wb_pc = 0xbfc7bbd0
        [4052000 ns] Test is running, debug_wb_pc = 0xbfc7bebc
        [4062000 ns] Test is running, debug_wb_pc = 0xbfc7c1fc
        [4072000 ns] Test is running, debug_wb_pc = 0xbfc7c524
        [4082000 ns] Test is running, debug_wb_pc = 0xbfc7c868
        [4092000 ns] Test is running, debug_wb_pc = 0xbfc7cb8c
        [4102000 ns] Test is running, debug_wb_pc = 0xbfc7ced4
        [4112000 ns] Test is running, debug_wb_pc = 0xbfc7d22c
        [4122000 ns] Test is running, debug_wb_pc = 0xbfc7d538
        [4132000 ns] Test is running, debug_wb_pc = 0xbfc7d8a8
        [4142000 ns] Test is running, debug_wb_pc = 0xbfc7dbac
        [4152000 ns] Test is running, debug_wb_pc = 0xbfc7ded8
        [4162000 ns] Test is running, debug_wb_pc = 0xbfc7e204
----[4164525 ns] Number 8'd34 Functional Test Point PASS!!!
        [4172000 ns] Test is running, debug_wb_pc = 0xbfc0665c
        [4182000 ns] Test is running, debug_wb_pc = 0xbfc068b8
        [4192000 ns] Test is running, debug_wb_pc = 0xbfc06b04
        [4202000 ns] Test is running, debug_wb_pc = 0xbfc06d70
        [4212000 ns] Test is running, debug_wb_pc = 0xbfc06fac
        [4222000 ns] Test is running, debug_wb_pc = 0xbfc07214
        [4232000 ns] Test is running, debug_wb_pc = 0xbfc07460
        [4242000 ns] Test is running, debug_wb_pc = 0xbfc076c0
        [4252000 ns] Test is running, debug_wb_pc = 0xbfc0792c
        [4262000 ns] Test is running, debug_wb_pc = 0xbfc07b80
        [4272000 ns] Test is running, debug_wb_pc = 0xbfc07dd0
----[4280135 ns] Number 8'd35 Functional Test Point PASS!!!
        [4282000 ns] Test is running, debug_wb_pc = 0xbfc9343c
        [4292000 ns] Test is running, debug_wb_pc = 0xbfc9368c
        [4302000 ns] Test is running, debug_wb_pc = 0xbfc938b0
        [4312000 ns] Test is running, debug_wb_pc = 0xbfc93ad0
        [4322000 ns] Test is running, debug_wb_pc = 0xbfc93ce0
        [4332000 ns] Test is running, debug_wb_pc = 0xbfc93f14
        [4342000 ns] Test is running, debug_wb_pc = 0xbfc94170
        [4352000 ns] Test is running, debug_wb_pc = 0xbfc943bc
        [4362000 ns] Test is running, debug_wb_pc = 0xbfc945f8
        [4372000 ns] Test is running, debug_wb_pc = 0xbfc94844
        [4382000 ns] Test is running, debug_wb_pc = 0xbfc94aac
        [4392000 ns] Test is running, debug_wb_pc = 0xbfc94cec
        [4402000 ns] Test is running, debug_wb_pc = 0xbfc94f44
        [4412000 ns] Test is running, debug_wb_pc = 0xbfc951ac
        [4422000 ns] Test is running, debug_wb_pc = 0xbfc95410
        [4432000 ns] Test is running, debug_wb_pc = 0xbfc9567c
        [4442000 ns] Test is running, debug_wb_pc = 0xbfc958dc
----[4451185 ns] Number 8'd36 Functional Test Point PASS!!!
        [4452000 ns] Test is running, debug_wb_pc = 0xbfc00d68
        [4462000 ns] Test is running, debug_wb_pc = 0xbfc4a1e0
        [4472000 ns] Test is running, debug_wb_pc = 0xbfc4a4b0
        [4482000 ns] Test is running, debug_wb_pc = 0xbfc4a79c
        [4492000 ns] Test is running, debug_wb_pc = 0xbfc4aaa0
        [4502000 ns] Test is running, debug_wb_pc = 0xbfc4adc4
        [4512000 ns] Test is running, debug_wb_pc = 0xbfc4b0cc
        [4522000 ns] Test is running, debug_wb_pc = 0xbfc4b42c
        [4532000 ns] Test is running, debug_wb_pc = 0xbfc4b76c
        [4542000 ns] Test is running, debug_wb_pc = 0xbfc4bad4
        [4552000 ns] Test is running, debug_wb_pc = 0xbfc4be34
        [4562000 ns] Test is running, debug_wb_pc = 0xbfc4c0fc
----[4568715 ns] Number 8'd37 Functional Test Point PASS!!!
        [4572000 ns] Test is running, debug_wb_pc = 0xbfc12aa0
        [4582000 ns] Test is running, debug_wb_pc = 0xbfc12e50
        [4592000 ns] Test is running, debug_wb_pc = 0xbfc13194
        [4602000 ns] Test is running, debug_wb_pc = 0xbfc134c0
        [4612000 ns] Test is running, debug_wb_pc = 0xbfc13800
        [4622000 ns] Test is running, debug_wb_pc = 0xbfc13b44
        [4632000 ns] Test is running, debug_wb_pc = 0xbfc13e3c
        [4642000 ns] Test is running, debug_wb_pc = 0xbfc1419c
        [4652000 ns] Test is running, debug_wb_pc = 0xbfc14530
        [4662000 ns] Test is running, debug_wb_pc = 0xbfc14884
----[4669315 ns] Number 8'd38 Functional Test Point PASS!!!
        [4672000 ns] Test is running, debug_wb_pc = 0xbfc0d604
        [4682000 ns] Test is running, debug_wb_pc = 0xbfc0d910
        [4692000 ns] Test is running, debug_wb_pc = 0xbfc0dc3c
        [4702000 ns] Test is running, debug_wb_pc = 0xbfc0df30
        [4712000 ns] Test is running, debug_wb_pc = 0xbfc0e208
----[4718515 ns] Number 8'd39 Functional Test Point PASS!!!
        [4722000 ns] Test is running, debug_wb_pc = 0xbfc4896c
        [4732000 ns] Test is running, debug_wb_pc = 0xbfc48c74
        [4742000 ns] Test is running, debug_wb_pc = 0xbfc48f78
        [4752000 ns] Test is running, debug_wb_pc = 0xbfc492d0
        [4762000 ns] Test is running, debug_wb_pc = 0xbfc495a8
----[4767025 ns] Number 8'd40 Functional Test Point PASS!!!
        [4772000 ns] Test is running, debug_wb_pc = 0xbfc47c54
        [4782000 ns] Test is running, debug_wb_pc = 0xbfc47f48
        [4792000 ns] Test is running, debug_wb_pc = 0xbfc482c0
        [4802000 ns] Test is running, debug_wb_pc = 0xbfc4858c
----[4811655 ns] Number 8'd41 Functional Test Point PASS!!!
        [4812000 ns] Test is running, debug_wb_pc = 0xbfc00d68
        [4822000 ns] Test is running, debug_wb_pc = 0xbfc338d0
        [4832000 ns] Test is running, debug_wb_pc = 0xbfc33bec
----[4836545 ns] Number 8'd42 Functional Test Point PASS!!!
        [4842000 ns] Test is running, debug_wb_pc = 0xbfc5cab8
        [4852000 ns] Test is running, debug_wb_pc = 0xbfc5cee0
        [4862000 ns] Test is running, debug_wb_pc = 0xbfc5d2a4
        [4872000 ns] Test is running, debug_wb_pc = 0xbfc5d700
        [4882000 ns] Test is running, debug_wb_pc = 0xbfc5daf8
        [4892000 ns] Test is running, debug_wb_pc = 0xbfc5de88
        [4902000 ns] Test is running, debug_wb_pc = 0xbfc5e2d0
        [4912000 ns] Test is running, debug_wb_pc = 0xbfc5e6d8
        [4922000 ns] Test is running, debug_wb_pc = 0xbfc5eb24
        [4932000 ns] Test is running, debug_wb_pc = 0xbfc5ef5c
        [4942000 ns] Test is running, debug_wb_pc = 0xbfc5f3c0
        [4952000 ns] Test is running, debug_wb_pc = 0xbfc5f7e4
----[4957665 ns] Number 8'd43 Functional Test Point PASS!!!
        [4962000 ns] Test is running, debug_wb_pc = 0xbfc21148
        [4972000 ns] Test is running, debug_wb_pc = 0xbfc21508
        [4982000 ns] Test is running, debug_wb_pc = 0xbfc219bc
        [4992000 ns] Test is running, debug_wb_pc = 0xbfc21e30
        [5002000 ns] Test is running, debug_wb_pc = 0xbfc22280
        [5012000 ns] Test is running, debug_wb_pc = 0xbfc225f8
        [5022000 ns] Test is running, debug_wb_pc = 0xbfc22a00
        [5032000 ns] Test is running, debug_wb_pc = 0xbfc22ebc
        [5042000 ns] Test is running, debug_wb_pc = 0xbfc232fc
        [5052000 ns] Test is running, debug_wb_pc = 0xbfc2377c
        [5062000 ns] Test is running, debug_wb_pc = 0xbfc23c18
        [5072000 ns] Test is running, debug_wb_pc = 0xbfc24058
        [5082000 ns] Test is running, debug_wb_pc = 0xbfc24580
        [5092000 ns] Test is running, debug_wb_pc = 0xbfc249c4
        [5102000 ns] Test is running, debug_wb_pc = 0xbfc24e48
        [5112000 ns] Test is running, debug_wb_pc = 0xbfc252a8
        [5122000 ns] Test is running, debug_wb_pc = 0xbfc2577c
        [5132000 ns] Test is running, debug_wb_pc = 0xbfc25c0c
        [5142000 ns] Test is running, debug_wb_pc = 0xbfc260cc
----[5151125 ns] Number 8'd44 Functional Test Point PASS!!!
        [5152000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [5162000 ns] Test is running, debug_wb_pc = 0xbfc4e1a4
        [5172000 ns] Test is running, debug_wb_pc = 0xbfc4e668
        [5182000 ns] Test is running, debug_wb_pc = 0xbfc4ea64
        [5192000 ns] Test is running, debug_wb_pc = 0xbfc4eed4
        [5202000 ns] Test is running, debug_wb_pc = 0xbfc4f3f8
        [5212000 ns] Test is running, debug_wb_pc = 0xbfc4f870
        [5222000 ns] Test is running, debug_wb_pc = 0xbfc4fd10
        [5232000 ns] Test is running, debug_wb_pc = 0xbfc50140
        [5242000 ns] Test is running, debug_wb_pc = 0xbfc50580
        [5252000 ns] Test is running, debug_wb_pc = 0xbfc509c0
        [5262000 ns] Test is running, debug_wb_pc = 0xbfc50dec
        [5272000 ns] Test is running, debug_wb_pc = 0xbfc511b4
        [5282000 ns] Test is running, debug_wb_pc = 0xbfc51644
        [5292000 ns] Test is running, debug_wb_pc = 0xbfc51ac0
        [5302000 ns] Test is running, debug_wb_pc = 0xbfc51f34
        [5312000 ns] Test is running, debug_wb_pc = 0xbfc523a4
        [5322000 ns] Test is running, debug_wb_pc = 0xbfc52890
        [5332000 ns] Test is running, debug_wb_pc = 0xbfc52d0c
        [5342000 ns] Test is running, debug_wb_pc = 0xbfc531e0
----[5342315 ns] Number 8'd45 Functional Test Point PASS!!!
        [5352000 ns] Test is running, debug_wb_pc = 0xbfc70478
        [5362000 ns] Test is running, debug_wb_pc = 0xbfc70908
        [5372000 ns] Test is running, debug_wb_pc = 0xbfc70d84
        [5382000 ns] Test is running, debug_wb_pc = 0xbfc71230
        [5392000 ns] Test is running, debug_wb_pc = 0xbfc716a4
        [5402000 ns] Test is running, debug_wb_pc = 0xbfc71b78
        [5412000 ns] Test is running, debug_wb_pc = 0xbfc72048
        [5422000 ns] Test is running, debug_wb_pc = 0xbfc724f8
        [5432000 ns] Test is running, debug_wb_pc = 0xbfc729ac
        [5442000 ns] Test is running, debug_wb_pc = 0xbfc72e14
        [5452000 ns] Test is running, debug_wb_pc = 0xbfc7326c
        [5462000 ns] Test is running, debug_wb_pc = 0xbfc736e8
        [5472000 ns] Test is running, debug_wb_pc = 0xbfc73b78
        [5482000 ns] Test is running, debug_wb_pc = 0xbfc73fc0
        [5492000 ns] Test is running, debug_wb_pc = 0xbfc744b8
        [5502000 ns] Test is running, debug_wb_pc = 0xbfc749b4
        [5512000 ns] Test is running, debug_wb_pc = 0xbfc74df8
        [5522000 ns] Test is running, debug_wb_pc = 0xbfc7528c
----[5528795 ns] Number 8'd46 Functional Test Point PASS!!!
        [5532000 ns] Test is running, debug_wb_pc = 0xbfc982c0
        [5542000 ns] Test is running, debug_wb_pc = 0xbfc986b8
        [5552000 ns] Test is running, debug_wb_pc = 0xbfc98acc
        [5562000 ns] Test is running, debug_wb_pc = 0xbfc98ed0
        [5572000 ns] Test is running, debug_wb_pc = 0xbfc9930c
        [5582000 ns] Test is running, debug_wb_pc = 0xbfc99718
        [5592000 ns] Test is running, debug_wb_pc = 0xbfc99b78
        [5602000 ns] Test is running, debug_wb_pc = 0xbfc99f98
        [5612000 ns] Test is running, debug_wb_pc = 0xbfc9a3e4
        [5622000 ns] Test is running, debug_wb_pc = 0xbfc9a7b0
        [5632000 ns] Test is running, debug_wb_pc = 0xbfc9abe8
        [5642000 ns] Test is running, debug_wb_pc = 0xbfc9b054
        [5652000 ns] Test is running, debug_wb_pc = 0xbfc9b478
        [5662000 ns] Test is running, debug_wb_pc = 0xbfc9b85c
        [5672000 ns] Test is running, debug_wb_pc = 0xbfc9bcd8
----[5675585 ns] Number 8'd47 Functional Test Point PASS!!!
        [5682000 ns] Test is running, debug_wb_pc = 0xbfc00fa0
        [5692000 ns] Test is running, debug_wb_pc = 0xbfc013b4
        [5702000 ns] Test is running, debug_wb_pc = 0xbfc01788
        [5712000 ns] Test is running, debug_wb_pc = 0xbfc01b7c
        [5722000 ns] Test is running, debug_wb_pc = 0xbfc01f14
        [5732000 ns] Test is running, debug_wb_pc = 0xbfc022dc
        [5742000 ns] Test is running, debug_wb_pc = 0xbfc026c8
        [5752000 ns] Test is running, debug_wb_pc = 0xbfc02a80
        [5762000 ns] Test is running, debug_wb_pc = 0xbfc02ee8
        [5772000 ns] Test is running, debug_wb_pc = 0xbfc03334
        [5782000 ns] Test is running, debug_wb_pc = 0xbfc036f0
        [5792000 ns] Test is running, debug_wb_pc = 0xbfc03b00
        [5802000 ns] Test is running, debug_wb_pc = 0xbfc03f34
        [5812000 ns] Test is running, debug_wb_pc = 0xbfc04380
        [5822000 ns] Test is running, debug_wb_pc = 0xbfc04774
        [5832000 ns] Test is running, debug_wb_pc = 0xbfc04b64
        [5842000 ns] Test is running, debug_wb_pc = 0xbfc04fbc
        [5852000 ns] Test is running, debug_wb_pc = 0xbfc053bc
        [5862000 ns] Test is running, debug_wb_pc = 0xbfc057b0
        [5872000 ns] Test is running, debug_wb_pc = 0xbfc05b78
        [5882000 ns] Test is running, debug_wb_pc = 0xbfc05fc8
        [5892000 ns] Test is running, debug_wb_pc = 0xbfc0641c
----[5893335 ns] Number 8'd48 Functional Test Point PASS!!!
        [5902000 ns] Test is running, debug_wb_pc = 0xbfc75874
        [5912000 ns] Test is running, debug_wb_pc = 0xbfc75c50
        [5922000 ns] Test is running, debug_wb_pc = 0xbfc76010
        [5932000 ns] Test is running, debug_wb_pc = 0xbfc76458
        [5942000 ns] Test is running, debug_wb_pc = 0xbfc7683c
        [5952000 ns] Test is running, debug_wb_pc = 0xbfc76ccc
        [5962000 ns] Test is running, debug_wb_pc = 0xbfc770ec
        [5972000 ns] Test is running, debug_wb_pc = 0xbfc774ac
        [5982000 ns] Test is running, debug_wb_pc = 0xbfc77904
        [5992000 ns] Test is running, debug_wb_pc = 0xbfc77d10
        [6002000 ns] Test is running, debug_wb_pc = 0xbfc780ec
        [6012000 ns] Test is running, debug_wb_pc = 0xbfc784e8
        [6022000 ns] Test is running, debug_wb_pc = 0xbfc7894c
        [6032000 ns] Test is running, debug_wb_pc = 0xbfc78d24
        [6042000 ns] Test is running, debug_wb_pc = 0xbfc791b0
        [6052000 ns] Test is running, debug_wb_pc = 0xbfc795b0
        [6062000 ns] Test is running, debug_wb_pc = 0xbfc79980
        [6072000 ns] Test is running, debug_wb_pc = 0xbfc79df4
        [6082000 ns] Test is running, debug_wb_pc = 0xbfc7a190
        [6092000 ns] Test is running, debug_wb_pc = 0xbfc7a57c
        [6102000 ns] Test is running, debug_wb_pc = 0xbfc7a998
        [6112000 ns] Test is running, debug_wb_pc = 0xbfc7ada8
----[6120655 ns] Number 8'd49 Functional Test Point PASS!!!
        [6122000 ns] Test is running, debug_wb_pc = 0xbfc264d0
        [6132000 ns] Test is running, debug_wb_pc = 0xbfc26840
        [6142000 ns] Test is running, debug_wb_pc = 0xbfc26bc0
        [6152000 ns] Test is running, debug_wb_pc = 0xbfc26f64
        [6162000 ns] Test is running, debug_wb_pc = 0xbfc2732c
        [6172000 ns] Test is running, debug_wb_pc = 0xbfc27674
        [6182000 ns] Test is running, debug_wb_pc = 0xbfc27a48
        [6192000 ns] Test is running, debug_wb_pc = 0xbfc27da4
        [6202000 ns] Test is running, debug_wb_pc = 0xbfc28114
        [6212000 ns] Test is running, debug_wb_pc = 0xbfc28460
        [6222000 ns] Test is running, debug_wb_pc = 0xbfc287e4
        [6232000 ns] Test is running, debug_wb_pc = 0xbfc28b68
        [6242000 ns] Test is running, debug_wb_pc = 0xbfc28ecc
        [6252000 ns] Test is running, debug_wb_pc = 0xbfc29264
        [6262000 ns] Test is running, debug_wb_pc = 0xbfc295b0
        [6272000 ns] Test is running, debug_wb_pc = 0xbfc29924
        [6282000 ns] Test is running, debug_wb_pc = 0xbfc29cc8
        [6292000 ns] Test is running, debug_wb_pc = 0xbfc2a028
        [6302000 ns] Test is running, debug_wb_pc = 0xbfc2a414
        [6312000 ns] Test is running, debug_wb_pc = 0xbfc2a7b0
        [6322000 ns] Test is running, debug_wb_pc = 0xbfc2ab18
        [6332000 ns] Test is running, debug_wb_pc = 0xbfc2ae9c
        [6342000 ns] Test is running, debug_wb_pc = 0xbfc2b1ec
        [6352000 ns] Test is running, debug_wb_pc = 0xbfc2b548
        [6362000 ns] Test is running, debug_wb_pc = 0xbfc2b8b8
----[6371765 ns] Number 8'd50 Functional Test Point PASS!!!
        [6372000 ns] Test is running, debug_wb_pc = 0xbfc00a24
----[6379195 ns] Number 8'd51 Functional Test Point PASS!!!
        [6382000 ns] Test is running, debug_wb_pc = 0xbfc5b50c
        [6392000 ns] Test is running, debug_wb_pc = 0xbfc5b874
----[6400525 ns] Number 8'd52 Functional Test Point PASS!!!
        [6402000 ns] Test is running, debug_wb_pc = 0xbfc00d90
        [6412000 ns] Test is running, debug_wb_pc = 0xbfc49ad8
        [6422000 ns] Test is running, debug_wb_pc = 0xbfc49de8
----[6424965 ns] Number 8'd53 Functional Test Point PASS!!!
        [6432000 ns] Test is running, debug_wb_pc = 0xbfc31670
        [6442000 ns] Test is running, debug_wb_pc = 0xbfc319f4
----[6447615 ns] Number 8'd54 Functional Test Point PASS!!!
        [6452000 ns] Test is running, debug_wb_pc = 0xbfc7b1e0
        [6462000 ns] Test is running, debug_wb_pc = 0xbfc7b598
----[6471705 ns] Number 8'd55 Functional Test Point PASS!!!
        [6472000 ns] Test is running, debug_wb_pc = 0xbfc00d5c
        [6482000 ns] Test is running, debug_wb_pc = 0xbfc5c38c
        [6492000 ns] Test is running, debug_wb_pc = 0xbfc5c708
----[6498435 ns] Number 8'd56 Functional Test Point PASS!!!
        [6502000 ns] Test is running, debug_wb_pc = 0xbfc34118
        [6512000 ns] Test is running, debug_wb_pc = 0xbfc3451c
----[6521155 ns] Number 8'd57 Functional Test Point PASS!!!
        [6522000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [6532000 ns] Test is running, debug_wb_pc = 0xbfc32280
----[6538395 ns] Number 8'd58 Functional Test Point PASS!!!
        [6542000 ns] Test is running, debug_wb_pc = 0xbfc1ea38
        [6552000 ns] Test is running, debug_wb_pc = 0xbfc1ed5c
        [6562000 ns] Test is running, debug_wb_pc = 0xbfc1f028
        [6572000 ns] Test is running, debug_wb_pc = 0xbfc1f328
        [6582000 ns] Test is running, debug_wb_pc = 0xbfc1f654
        [6592000 ns] Test is running, debug_wb_pc = 0xbfc1f9a8
        [6602000 ns] Test is running, debug_wb_pc = 0xbfc1fc7c
        [6612000 ns] Test is running, debug_wb_pc = 0xbfc1ff98
        [6622000 ns] Test is running, debug_wb_pc = 0xbfc202dc
        [6632000 ns] Test is running, debug_wb_pc = 0xbfc20608
        [6642000 ns] Test is running, debug_wb_pc = 0xbfc208e8
        [6652000 ns] Test is running, debug_wb_pc = 0xbfc20bec
        [6662000 ns] Test is running, debug_wb_pc = 0xbfc20ee4
----[6664905 ns] Number 8'd59 Functional Test Point PASS!!!
        [6672000 ns] Test is running, debug_wb_pc = 0xbfc83d40
        [6682000 ns] Test is running, debug_wb_pc = 0xbfc84070
        [6692000 ns] Test is running, debug_wb_pc = 0xbfc843f8
        [6702000 ns] Test is running, debug_wb_pc = 0xbfc846cc
        [6712000 ns] Test is running, debug_wb_pc = 0xbfc84a10
        [6722000 ns] Test is running, debug_wb_pc = 0xbfc84d04
        [6732000 ns] Test is running, debug_wb_pc = 0xbfc85034
        [6742000 ns] Test is running, debug_wb_pc = 0xbfc85330
        [6752000 ns] Test is running, debug_wb_pc = 0xbfc8566c
        [6762000 ns] Test is running, debug_wb_pc = 0xbfc8593c
        [6772000 ns] Test is running, debug_wb_pc = 0xbfc85c00
        [6782000 ns] Test is running, debug_wb_pc = 0xbfc85f10
        [6792000 ns] Test is running, debug_wb_pc = 0xbfc861d8
----[6801965 ns] Number 8'd60 Functional Test Point PASS!!!
        [6802000 ns] Test is running, debug_wb_pc = 0xbfc864ac
        [6812000 ns] Test is running, debug_wb_pc = 0xbfc2bf28
        [6822000 ns] Test is running, debug_wb_pc = 0xbfc2c250
        [6832000 ns] Test is running, debug_wb_pc = 0xbfc2c530
        [6842000 ns] Test is running, debug_wb_pc = 0xbfc2c878
        [6852000 ns] Test is running, debug_wb_pc = 0xbfc2cb6c
        [6862000 ns] Test is running, debug_wb_pc = 0xbfc2ce90
        [6872000 ns] Test is running, debug_wb_pc = 0xbfc2d1d8
        [6882000 ns] Test is running, debug_wb_pc = 0xbfc2d4d4
        [6892000 ns] Test is running, debug_wb_pc = 0xbfc2d800
----[6901635 ns] Number 8'd61 Functional Test Point PASS!!!
        [6902000 ns] Test is running, debug_wb_pc = 0xbfc00d54
        [6912000 ns] Test is running, debug_wb_pc = 0xbfc4380c
        [6922000 ns] Test is running, debug_wb_pc = 0xbfc43b1c
        [6932000 ns] Test is running, debug_wb_pc = 0xbfc43e04
        [6942000 ns] Test is running, debug_wb_pc = 0xbfc44100
        [6952000 ns] Test is running, debug_wb_pc = 0xbfc4442c
        [6962000 ns] Test is running, debug_wb_pc = 0xbfc44734
        [6972000 ns] Test is running, debug_wb_pc = 0xbfc44a54
        [6982000 ns] Test is running, debug_wb_pc = 0xbfc44d2c
        [6992000 ns] Test is running, debug_wb_pc = 0xbfc4505c
        [7002000 ns] Test is running, debug_wb_pc = 0xbfc4535c
        [7012000 ns] Test is running, debug_wb_pc = 0xbfc45660
----[7017135 ns] Number 8'd62 Functional Test Point PASS!!!
        [7022000 ns] Test is running, debug_wb_pc = 0xbfc1cd54
        [7032000 ns] Test is running, debug_wb_pc = 0xbfc1d024
        [7042000 ns] Test is running, debug_wb_pc = 0xbfc1d324
        [7052000 ns] Test is running, debug_wb_pc = 0xbfc1d60c
        [7062000 ns] Test is running, debug_wb_pc = 0xbfc1d944
        [7072000 ns] Test is running, debug_wb_pc = 0xbfc1dc68
        [7082000 ns] Test is running, debug_wb_pc = 0xbfc1df7c
----[7083035 ns] Number 8'd63 Functional Test Point PASS!!!
        [7092000 ns] Test is running, debug_wb_pc = 0xbfc5ff64
        [7102000 ns] Test is running, debug_wb_pc = 0xbfc60298
        [7112000 ns] Test is running, debug_wb_pc = 0xbfc60618
        [7122000 ns] Test is running, debug_wb_pc = 0xbfc60904
        [7132000 ns] Test is running, debug_wb_pc = 0xbfc60c10
        [7142000 ns] Test is running, debug_wb_pc = 0xbfc60f3c
----[7149295 ns] Number 8'd64 Functional Test Point PASS!!!
        [7152000 ns] Test is running, debug_wb_pc = 0xbfc532a0
        [7162000 ns] Test is running, debug_wb_pc = 0xbfc53584
        [7172000 ns] Test is running, debug_wb_pc = 0xbfc53870
        [7182000 ns] Test is running, debug_wb_pc = 0xbfc53bcc
        [7192000 ns] Test is running, debug_wb_pc = 0xbfc53edc
        [7202000 ns] Test is running, debug_wb_pc = 0xbfc541c4
        [7212000 ns] Test is running, debug_wb_pc = 0xbfc544c0
        [7222000 ns] Test is running, debug_wb_pc = 0xbfc547e4
        [7232000 ns] Test is running, debug_wb_pc = 0xbfc54b4c
        [7242000 ns] Test is running, debug_wb_pc = 0xbfc54e6c
        [7252000 ns] Test is running, debug_wb_pc = 0xbfc551a0
        [7262000 ns] Test is running, debug_wb_pc = 0xbfc55488
        [7272000 ns] Test is running, debug_wb_pc = 0xbfc55790
        [7282000 ns] Test is running, debug_wb_pc = 0xbfc55a8c
----[7287385 ns] Number 8'd65 Functional Test Point PASS!!!
        [7292000 ns] Test is running, debug_wb_pc = 0xbfc814a8
        [7302000 ns] Test is running, debug_wb_pc = 0xbfc81788
        [7312000 ns] Test is running, debug_wb_pc = 0xbfc81ae0
        [7322000 ns] Test is running, debug_wb_pc = 0xbfc81de8
        [7332000 ns] Test is running, debug_wb_pc = 0xbfc820e4
        [7342000 ns] Test is running, debug_wb_pc = 0xbfc823cc
        [7352000 ns] Test is running, debug_wb_pc = 0xbfc82724
        [7362000 ns] Test is running, debug_wb_pc = 0xbfc829c0
        [7372000 ns] Test is running, debug_wb_pc = 0xbfc82ccc
        [7382000 ns] Test is running, debug_wb_pc = 0xbfc82ff0
        [7392000 ns] Test is running, debug_wb_pc = 0xbfc8330c
        [7402000 ns] Test is running, debug_wb_pc = 0xbfc8360c
        [7412000 ns] Test is running, debug_wb_pc = 0xbfc83918
----[7419595 ns] Number 8'd66 Functional Test Point PASS!!!
        [7422000 ns] Test is running, debug_wb_pc = 0xbfc4c3d4
        [7432000 ns] Test is running, debug_wb_pc = 0xbfc4c71c
        [7442000 ns] Test is running, debug_wb_pc = 0xbfc4ca64
        [7452000 ns] Test is running, debug_wb_pc = 0xbfc4cd9c
        [7462000 ns] Test is running, debug_wb_pc = 0xbfc4d0b8
        [7472000 ns] Test is running, debug_wb_pc = 0xbfc4d410
        [7482000 ns] Test is running, debug_wb_pc = 0xbfc4d754
----[7491865 ns] Number 8'd67 Functional Test Point PASS!!!
        [7492000 ns] Test is running, debug_wb_pc = 0xbfc00b30
        [7502000 ns] Test is running, debug_wb_pc = 0xbfc92080
        [7512000 ns] Test is running, debug_wb_pc = 0xbfc92344
        [7522000 ns] Test is running, debug_wb_pc = 0xbfc92678
        [7532000 ns] Test is running, debug_wb_pc = 0xbfc929bc
        [7542000 ns] Test is running, debug_wb_pc = 0xbfc92ce8
        [7552000 ns] Test is running, debug_wb_pc = 0xbfc93070
        [7562000 ns] Test is running, debug_wb_pc = 0xbfc93368
----[7563575 ns] Number 8'd68 Functional Test Point PASS!!!
        [7572000 ns] Test is running, debug_wb_pc = 0xbfc00418
        [7582000 ns] Test is running, debug_wb_pc = 0xbfc006b0
----[7582215 ns] Number 8'd69 Functional Test Point PASS!!!
        [7592000 ns] Test is running, debug_wb_pc = 0xbfc003a0
        [7602000 ns] Test is running, debug_wb_pc = 0xbfc865dc
----[7602515 ns] Number 8'd70 Functional Test Point PASS!!!
        [7612000 ns] Test is running, debug_wb_pc = 0xbfc3baf0
        [7622000 ns] Test is running, debug_wb_pc = 0xbfc3bbd4
----[7627735 ns] Number 8'd71 Functional Test Point PASS!!!
        [7632000 ns] Test is running, debug_wb_pc = 0xbfc006a0
        [7642000 ns] Test is running, debug_wb_pc = 0xbfc006b0
----[7651755 ns] Number 8'd72 Functional Test Point PASS!!!
        [7652000 ns] Test is running, debug_wb_pc = 0xbfc00d58
        [7662000 ns] Test is running, debug_wb_pc = 0xbfc0068c
        [7672000 ns] Test is running, debug_wb_pc = 0xbfc695e0
----[7675075 ns] Number 8'd73 Functional Test Point PASS!!!
        [7682000 ns] Test is running, debug_wb_pc = 0xbfc0039c
        [7692000 ns] Test is running, debug_wb_pc = 0xbfc68fa8
        [7702000 ns] Test is running, debug_wb_pc = 0xbfc00684
----[7703145 ns] Number 8'd74 Functional Test Point PASS!!!
        [7712000 ns] Test is running, debug_wb_pc = 0xbfc2f130
        [7722000 ns] Test is running, debug_wb_pc = 0xbfc003ac
----[7731775 ns] Number 8'd75 Functional Test Point PASS!!!
        [7732000 ns] Test is running, debug_wb_pc = 0xbfc00d5c
        [7742000 ns] Test is running, debug_wb_pc = 0xbfc004bc
        [7752000 ns] Test is running, debug_wb_pc = 0xbfc31dfc
----[7758805 ns] Number 8'd76 Functional Test Point PASS!!!
        [7762000 ns] Test is running, debug_wb_pc = 0xbfc00510
        [7772000 ns] Test is running, debug_wb_pc = 0xbfc7e474
        [7782000 ns] Test is running, debug_wb_pc = 0xbfc00508
----[7787775 ns] Number 8'd77 Functional Test Point PASS!!!
        [7792000 ns] Test is running, debug_wb_pc = 0xbfc0050c
        [7802000 ns] Test is running, debug_wb_pc = 0xbfc006a0
        [7812000 ns] Test is running, debug_wb_pc = 0xbfc00504
----[7818095 ns] Number 8'd78 Functional Test Point PASS!!!
        [7822000 ns] Test is running, debug_wb_pc = 0xbfc00584
        [7832000 ns] Test is running, debug_wb_pc = 0x92b0a2c3
        [7842000 ns] Test is running, debug_wb_pc = 0xbfc5bfbc
----[7846165 ns] Number 8'd79 Functional Test Point PASS!!!
        [7852000 ns] Test is running, debug_wb_pc = 0xbfc0922c
        [7862000 ns] Test is running, debug_wb_pc = 0xbfc006a4
        [7872000 ns] Test is running, debug_wb_pc = 0xbfc0069c
----[7872515 ns] Number 8'd80 Functional Test Point PASS!!!
        [7882000 ns] Test is running, debug_wb_pc = 0xbfc003cc
        [7892000 ns] Test is running, debug_wb_pc = 0xbfc00388
        [7902000 ns] Test is running, debug_wb_pc = 0xbfc0065c
        [7912000 ns] Test is running, debug_wb_pc = 0xbfc0063c
----[7917705 ns] Number 8'd81 Functional Test Point PASS!!!
        [7922000 ns] Test is running, debug_wb_pc = 0xbfc005e0
        [7932000 ns] Test is running, debug_wb_pc = 0xbfc005d0
        [7942000 ns] Test is running, debug_wb_pc = 0xbfc005d8
        [7952000 ns] Test is running, debug_wb_pc = 0xbfc005e0
----[7954095 ns] Number 8'd82 Functional Test Point PASS!!!
        [7962000 ns] Test is running, debug_wb_pc = 0xbfc0069c
        [7972000 ns] Test is running, debug_wb_pc = 0xbfc00678
        [7982000 ns] Test is running, debug_wb_pc = 0xbfc00394
        [7992000 ns] Test is running, debug_wb_pc = 0xbfc006a0
        [8002000 ns] Test is running, debug_wb_pc = 0xbfc003a0
        [8012000 ns] Test is running, debug_wb_pc = 0xbfc00380
----[8018455 ns] Number 8'd83 Functional Test Point PASS!!!
        [8022000 ns] Test is running, debug_wb_pc = 0xbfc0069c
        [8032000 ns] Test is running, debug_wb_pc = 0xbfc003ac
        [8042000 ns] Test is running, debug_wb_pc = 0xbfc69238
        [8052000 ns] Test is running, debug_wb_pc = 0xbfc006a4
        [8062000 ns] Test is running, debug_wb_pc = 0xbfc004f8
        [8072000 ns] Test is running, debug_wb_pc = 0xbfc00398
        [8082000 ns] Test is running, debug_wb_pc = 0xbfc006a4
----[8082755 ns] Number 8'd84 Functional Test Point PASS!!!
        [8092000 ns] Test is running, debug_wb_pc = 0xbfc5bb94
        [8102000 ns] Test is running, debug_wb_pc = 0xbfc00688
        [8112000 ns] Test is running, debug_wb_pc = 0xbfc003bc
        [8122000 ns] Test is running, debug_wb_pc = 0xbfc5bd08
        [8132000 ns] Test is running, debug_wb_pc = 0xbfc0052c
        [8142000 ns] Test is running, debug_wb_pc = 0xbfc5bde0
----[8145435 ns] Number 8'd85 Functional Test Point PASS!!!
        [8152000 ns] Test is running, debug_wb_pc = 0xbfc95b5c
        [8162000 ns] Test is running, debug_wb_pc = 0xbfc004a4
        [8172000 ns] Test is running, debug_wb_pc = 0xbfc95c5c
        [8182000 ns] Test is running, debug_wb_pc = 0xbfc006b0
        [8192000 ns] Test is running, debug_wb_pc = 0xbfc003a4
        [8202000 ns] Test is running, debug_wb_pc = 0xbfc0053c
----[8210905 ns] Number 8'd86 Functional Test Point PASS!!!
        [8212000 ns] Test is running, debug_wb_pc = 0xbfc00c6c
        [8222000 ns] Test is running, debug_wb_pc = 0xbfc408ac
        [8232000 ns] Test is running, debug_wb_pc = 0xbfc40920
        [8242000 ns] Test is running, debug_wb_pc = 0xbfc003b0
        [8252000 ns] Test is running, debug_wb_pc = 0xbfc40a00
        [8262000 ns] Test is running, debug_wb_pc = 0xbfc004fc
        [8272000 ns] Test is running, debug_wb_pc = 0xbfc005ac
----[8273135 ns] Number 8'd87 Functional Test Point PASS!!!
        [8282000 ns] Test is running, debug_wb_pc = 0xbfc1e06c
        [8292000 ns] Test is running, debug_wb_pc = 0xbfc0047c
        [8302000 ns] Test is running, debug_wb_pc = 0xbfc00690
        [8312000 ns] Test is running, debug_wb_pc = 0xbfc003bc
        [8322000 ns] Test is running, debug_wb_pc = 0xbfc1e244
        [8332000 ns] Test is running, debug_wb_pc = 0xbfc0038c
----[8337995 ns] Number 8'd88 Functional Test Point PASS!!!
        [8342000 ns] Test is running, debug_wb_pc = 0xbfc00698
        [8352000 ns] Test is running, debug_wb_pc = 0xbfc00690
        [8362000 ns] Test is running, debug_wb_pc = 0xbfc00478
        [8372000 ns] Test is running, debug_wb_pc = 0xbfc006b0
        [8382000 ns] Test is running, debug_wb_pc = 0xbfc004ec
        [8392000 ns] Test is running, debug_wb_pc = 0xbfc0067c
        [8402000 ns] Test is running, debug_wb_pc = 0xbfc00688
----[8402725 ns] Number 8'd89 Functional Test Point PASS!!!
        [8412000 ns] Test is running, debug_wb_pc = 0xbfc61238
        [8422000 ns] Test is running, debug_wb_pc = 0xbfc00494
        [8432000 ns] Test is running, debug_wb_pc = 0xbfc004bc
        [8442000 ns] Test is running, debug_wb_pc = 0xbfc00698
        [8452000 ns] Test is running, debug_wb_pc = 0xbfc003a8
        [8462000 ns] Test is running, debug_wb_pc = 0xbfc003bc
----[8467775 ns] Number 8'd90 Functional Test Point PASS!!!
        [8472000 ns] Test is running, debug_wb_pc = 0xbfc00394
        [8482000 ns] Test is running, debug_wb_pc = 0xbfc006b0
        [8492000 ns] Test is running, debug_wb_pc = 0xbfc3b860
        [8502000 ns] Test is running, debug_wb_pc = 0xbfc0067c
        [8512000 ns] Test is running, debug_wb_pc = 0xbfc00390
        [8522000 ns] Test is running, debug_wb_pc = 0xbfc0067c
----[8528935 ns] Number 8'd91 Functional Test Point PASS!!!
        [8532000 ns] Test is running, debug_wb_pc = 0xbfc003f0
        [8542000 ns] Test is running, debug_wb_pc = 0xbfc00498
        [8552000 ns] Test is running, debug_wb_pc = 0xbfc811cc
        [8562000 ns] Test is running, debug_wb_pc = 0xbfc004e0
        [8572000 ns] Test is running, debug_wb_pc = 0xbfc0038c
        [8582000 ns] Test is running, debug_wb_pc = 0xbfc0068c
----[8591145 ns] Number 8'd92 Functional Test Point PASS!!!
        [8592000 ns] Test is running, debug_wb_pc = 0xbfc00d80
        [8602000 ns] Test is running, debug_wb_pc = 0xbfc00440
        [8612000 ns] Test is running, debug_wb_pc = 0xbfc4db88
        [8622000 ns] Test is running, debug_wb_pc = 0xbfc004ec
        [8632000 ns] Test is running, debug_wb_pc = 0xbfc006b0
        [8642000 ns] Test is running, debug_wb_pc = 0xbfc00508
        [8652000 ns] Test is running, debug_wb_pc = 0xbfc00680
----[8656195 ns] Number 8'd93 Functional Test Point PASS!!!
        [8662000 ns] Test is running, debug_wb_pc = 0xbfc00684
        [8672000 ns] Test is running, debug_wb_pc = 0xbfc00498
        [8682000 ns] Test is running, debug_wb_pc = 0xbfc00384
        [8692000 ns] Test is running, debug_wb_pc = 0xbfc00690
        [8702000 ns] Test is running, debug_wb_pc = 0xbfc9ead0
        [8712000 ns] Test is running, debug_wb_pc = 0xbfc00520
----[8720175 ns] Number 8'd94 Functional Test Point PASS!!!
        [8722000 ns] Test is running, debug_wb_pc = 0xbfc00d30
==============================================================
Test end!
----PASS!!!
$finish called at time : 8722395 ns : File "D:/Study/LOONGSON/cpu_project/cpu_design_proj/cpu_design/CPU_CDE/mycpu_verify/testbench/mycpu_tb.v" Line 267
run: Time (s): cpu = 00:03:20 ; elapsed = 00:02:53 . Memory (MB): peak = 1409.879 ; gain = 227.656
reset_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 26 16:27:17 2022...
