<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.1.288.0" title="VNA_FPGA_DSP" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="dsp_core" top="dsp_core"/>
        <Source name="source/core.v" type="Verilog" type_short="Verilog">
            <Options top_module="dsp_core"/>
        </Source>
        <Source name="pll_core/pll_core.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/spi.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="testbench/VNA_FPGA_DSP_tf.v" type="Verilog" type_short="Verilog" syn_sim="SimOnly">
            <Options/>
        </Source>
        <Source name="core_sim/core_sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/impl_1.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/impl_1.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="VNA_FPGA_DSP1.sty"/>
</RadiantProject>
