
stm32h755_adc_dma_test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080d4  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  0800836c  0800836c  0001836c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008384  08008384  00018384  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008388  08008388  00018388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000001c  24040000  0800838c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000013c  2404001c  080083a8  0002001c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24040158  080083a8  00020158  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f90d  00000000  00000000  0002004a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003354  00000000  00000000  0003f957  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001270  00000000  00000000  00042cb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001128  00000000  00000000  00043f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003b285  00000000  00000000  00045048  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010f38  00000000  00000000  000802cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0018d0f7  00000000  00000000  00091205  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007b  00000000  00000000  0021e2fc  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004d70  00000000  00000000  0021e378  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2404001c 	.word	0x2404001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08008354 	.word	0x08008354

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24040020 	.word	0x24040020
 80002d4:	08008354 	.word	0x08008354

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b2f      	ldr	r3, [pc, #188]	; (800039c <SystemInit+0xc4>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002e2:	4a2e      	ldr	r2, [pc, #184]	; (800039c <SystemInit+0xc4>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Pos;
 80002ec:	4b2b      	ldr	r3, [pc, #172]	; (800039c <SystemInit+0xc4>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a2a      	ldr	r2, [pc, #168]	; (800039c <SystemInit+0xc4>)
 80002f2:	f043 0304 	orr.w	r3, r3, #4
 80002f6:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80002f8:	4b29      	ldr	r3, [pc, #164]	; (80003a0 <SystemInit+0xc8>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a28      	ldr	r2, [pc, #160]	; (80003a0 <SystemInit+0xc8>)
 80002fe:	f043 0301 	orr.w	r3, r3, #1
 8000302:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000304:	4b26      	ldr	r3, [pc, #152]	; (80003a0 <SystemInit+0xc8>)
 8000306:	2200      	movs	r2, #0
 8000308:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800030a:	4b25      	ldr	r3, [pc, #148]	; (80003a0 <SystemInit+0xc8>)
 800030c:	681a      	ldr	r2, [r3, #0]
 800030e:	4924      	ldr	r1, [pc, #144]	; (80003a0 <SystemInit+0xc8>)
 8000310:	4b24      	ldr	r3, [pc, #144]	; (80003a4 <SystemInit+0xcc>)
 8000312:	4013      	ands	r3, r2
 8000314:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000316:	4b22      	ldr	r3, [pc, #136]	; (80003a0 <SystemInit+0xc8>)
 8000318:	2200      	movs	r2, #0
 800031a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800031c:	4b20      	ldr	r3, [pc, #128]	; (80003a0 <SystemInit+0xc8>)
 800031e:	2200      	movs	r2, #0
 8000320:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000322:	4b1f      	ldr	r3, [pc, #124]	; (80003a0 <SystemInit+0xc8>)
 8000324:	2200      	movs	r2, #0
 8000326:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8000328:	4b1d      	ldr	r3, [pc, #116]	; (80003a0 <SystemInit+0xc8>)
 800032a:	2200      	movs	r2, #0
 800032c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 800032e:	4b1c      	ldr	r3, [pc, #112]	; (80003a0 <SystemInit+0xc8>)
 8000330:	2200      	movs	r2, #0
 8000332:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 8000334:	4b1a      	ldr	r3, [pc, #104]	; (80003a0 <SystemInit+0xc8>)
 8000336:	2200      	movs	r2, #0
 8000338:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800033a:	4b19      	ldr	r3, [pc, #100]	; (80003a0 <SystemInit+0xc8>)
 800033c:	2200      	movs	r2, #0
 800033e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8000340:	4b17      	ldr	r3, [pc, #92]	; (80003a0 <SystemInit+0xc8>)
 8000342:	2200      	movs	r2, #0
 8000344:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000346:	4b16      	ldr	r3, [pc, #88]	; (80003a0 <SystemInit+0xc8>)
 8000348:	2200      	movs	r2, #0
 800034a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 800034c:	4b14      	ldr	r3, [pc, #80]	; (80003a0 <SystemInit+0xc8>)
 800034e:	2200      	movs	r2, #0
 8000350:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000352:	4b13      	ldr	r3, [pc, #76]	; (80003a0 <SystemInit+0xc8>)
 8000354:	2200      	movs	r2, #0
 8000356:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000358:	4b11      	ldr	r3, [pc, #68]	; (80003a0 <SystemInit+0xc8>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	4a10      	ldr	r2, [pc, #64]	; (80003a0 <SystemInit+0xc8>)
 800035e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000362:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000364:	4b0e      	ldr	r3, [pc, #56]	; (80003a0 <SystemInit+0xc8>)
 8000366:	2200      	movs	r2, #0
 8000368:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800036a:	4b0f      	ldr	r3, [pc, #60]	; (80003a8 <SystemInit+0xd0>)
 800036c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800036e:	4a0e      	ldr	r2, [pc, #56]	; (80003a8 <SystemInit+0xd0>)
 8000370:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000374:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000376:	4b0d      	ldr	r3, [pc, #52]	; (80003ac <SystemInit+0xd4>)
 8000378:	681a      	ldr	r2, [r3, #0]
 800037a:	4b0d      	ldr	r3, [pc, #52]	; (80003b0 <SystemInit+0xd8>)
 800037c:	4013      	ands	r3, r2
 800037e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000382:	d202      	bcs.n	800038a <SystemInit+0xb2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000384:	4b0b      	ldr	r3, [pc, #44]	; (80003b4 <SystemInit+0xdc>)
 8000386:	2201      	movs	r2, #1
 8000388:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 800038a:	4b04      	ldr	r3, [pc, #16]	; (800039c <SystemInit+0xc4>)
 800038c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000390:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 8000392:	bf00      	nop
 8000394:	46bd      	mov	sp, r7
 8000396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039a:	4770      	bx	lr
 800039c:	e000ed00 	.word	0xe000ed00
 80003a0:	58024400 	.word	0x58024400
 80003a4:	eaf6ed7f 	.word	0xeaf6ed7f
 80003a8:	580000c0 	.word	0x580000c0
 80003ac:	5c001000 	.word	0x5c001000
 80003b0:	ffff0000 	.word	0xffff0000
 80003b4:	51008108 	.word	0x51008108

080003b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b08a      	sub	sp, #40	; 0x28
 80003bc:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80003be:	f107 031c 	add.w	r3, r7, #28
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	605a      	str	r2, [r3, #4]
 80003c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80003ca:	463b      	mov	r3, r7
 80003cc:	2200      	movs	r2, #0
 80003ce:	601a      	str	r2, [r3, #0]
 80003d0:	605a      	str	r2, [r3, #4]
 80003d2:	609a      	str	r2, [r3, #8]
 80003d4:	60da      	str	r2, [r3, #12]
 80003d6:	611a      	str	r2, [r3, #16]
 80003d8:	615a      	str	r2, [r3, #20]
 80003da:	619a      	str	r2, [r3, #24]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80003dc:	4b4b      	ldr	r3, [pc, #300]	; (800050c <MX_ADC1_Init+0x154>)
 80003de:	4a4c      	ldr	r2, [pc, #304]	; (8000510 <MX_ADC1_Init+0x158>)
 80003e0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003e2:	4b4a      	ldr	r3, [pc, #296]	; (800050c <MX_ADC1_Init+0x154>)
 80003e4:	2200      	movs	r2, #0
 80003e6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80003e8:	4b48      	ldr	r3, [pc, #288]	; (800050c <MX_ADC1_Init+0x154>)
 80003ea:	2200      	movs	r2, #0
 80003ec:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80003ee:	4b47      	ldr	r3, [pc, #284]	; (800050c <MX_ADC1_Init+0x154>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003f4:	4b45      	ldr	r3, [pc, #276]	; (800050c <MX_ADC1_Init+0x154>)
 80003f6:	2208      	movs	r2, #8
 80003f8:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80003fa:	4b44      	ldr	r3, [pc, #272]	; (800050c <MX_ADC1_Init+0x154>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000400:	4b42      	ldr	r3, [pc, #264]	; (800050c <MX_ADC1_Init+0x154>)
 8000402:	2200      	movs	r2, #0
 8000404:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 5;
 8000406:	4b41      	ldr	r3, [pc, #260]	; (800050c <MX_ADC1_Init+0x154>)
 8000408:	2205      	movs	r2, #5
 800040a:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800040c:	4b3f      	ldr	r3, [pc, #252]	; (800050c <MX_ADC1_Init+0x154>)
 800040e:	2200      	movs	r2, #0
 8000410:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000412:	4b3e      	ldr	r3, [pc, #248]	; (800050c <MX_ADC1_Init+0x154>)
 8000414:	2200      	movs	r2, #0
 8000416:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000418:	4b3c      	ldr	r3, [pc, #240]	; (800050c <MX_ADC1_Init+0x154>)
 800041a:	2200      	movs	r2, #0
 800041c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800041e:	4b3b      	ldr	r3, [pc, #236]	; (800050c <MX_ADC1_Init+0x154>)
 8000420:	2203      	movs	r2, #3
 8000422:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000424:	4b39      	ldr	r3, [pc, #228]	; (800050c <MX_ADC1_Init+0x154>)
 8000426:	2200      	movs	r2, #0
 8000428:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800042a:	4b38      	ldr	r3, [pc, #224]	; (800050c <MX_ADC1_Init+0x154>)
 800042c:	2200      	movs	r2, #0
 800042e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000430:	4b36      	ldr	r3, [pc, #216]	; (800050c <MX_ADC1_Init+0x154>)
 8000432:	2200      	movs	r2, #0
 8000434:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000438:	4834      	ldr	r0, [pc, #208]	; (800050c <MX_ADC1_Init+0x154>)
 800043a:	f000 fef7 	bl	800122c <HAL_ADC_Init>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000444:	f000 fad6 	bl	80009f4 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000448:	2300      	movs	r3, #0
 800044a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800044c:	f107 031c 	add.w	r3, r7, #28
 8000450:	4619      	mov	r1, r3
 8000452:	482e      	ldr	r0, [pc, #184]	; (800050c <MX_ADC1_Init+0x154>)
 8000454:	f001 ff9c 	bl	8002390 <HAL_ADCEx_MultiModeConfigChannel>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 800045e:	f000 fac9 	bl	80009f4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000462:	4b2c      	ldr	r3, [pc, #176]	; (8000514 <MX_ADC1_Init+0x15c>)
 8000464:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000466:	2306      	movs	r3, #6
 8000468:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800046a:	2300      	movs	r3, #0
 800046c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800046e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000472:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000474:	2304      	movs	r3, #4
 8000476:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000478:	2300      	movs	r3, #0
 800047a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800047c:	463b      	mov	r3, r7
 800047e:	4619      	mov	r1, r3
 8000480:	4822      	ldr	r0, [pc, #136]	; (800050c <MX_ADC1_Init+0x154>)
 8000482:	f001 f943 	bl	800170c <HAL_ADC_ConfigChannel>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800048c:	f000 fab2 	bl	80009f4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000490:	4b21      	ldr	r3, [pc, #132]	; (8000518 <MX_ADC1_Init+0x160>)
 8000492:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000494:	230c      	movs	r3, #12
 8000496:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000498:	463b      	mov	r3, r7
 800049a:	4619      	mov	r1, r3
 800049c:	481b      	ldr	r0, [pc, #108]	; (800050c <MX_ADC1_Init+0x154>)
 800049e:	f001 f935 	bl	800170c <HAL_ADC_ConfigChannel>
 80004a2:	4603      	mov	r3, r0
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d001      	beq.n	80004ac <MX_ADC1_Init+0xf4>
  {
    Error_Handler();
 80004a8:	f000 faa4 	bl	80009f4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80004ac:	4b1b      	ldr	r3, [pc, #108]	; (800051c <MX_ADC1_Init+0x164>)
 80004ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80004b0:	2312      	movs	r3, #18
 80004b2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004b4:	463b      	mov	r3, r7
 80004b6:	4619      	mov	r1, r3
 80004b8:	4814      	ldr	r0, [pc, #80]	; (800050c <MX_ADC1_Init+0x154>)
 80004ba:	f001 f927 	bl	800170c <HAL_ADC_ConfigChannel>
 80004be:	4603      	mov	r3, r0
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d001      	beq.n	80004c8 <MX_ADC1_Init+0x110>
  {
    Error_Handler();
 80004c4:	f000 fa96 	bl	80009f4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80004c8:	4b15      	ldr	r3, [pc, #84]	; (8000520 <MX_ADC1_Init+0x168>)
 80004ca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80004cc:	2318      	movs	r3, #24
 80004ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004d0:	463b      	mov	r3, r7
 80004d2:	4619      	mov	r1, r3
 80004d4:	480d      	ldr	r0, [pc, #52]	; (800050c <MX_ADC1_Init+0x154>)
 80004d6:	f001 f919 	bl	800170c <HAL_ADC_ConfigChannel>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_ADC1_Init+0x12c>
  {
    Error_Handler();
 80004e0:	f000 fa88 	bl	80009f4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80004e4:	4b0f      	ldr	r3, [pc, #60]	; (8000524 <MX_ADC1_Init+0x16c>)
 80004e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80004e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80004ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ee:	463b      	mov	r3, r7
 80004f0:	4619      	mov	r1, r3
 80004f2:	4806      	ldr	r0, [pc, #24]	; (800050c <MX_ADC1_Init+0x154>)
 80004f4:	f001 f90a 	bl	800170c <HAL_ADC_ConfigChannel>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <MX_ADC1_Init+0x14a>
  {
    Error_Handler();
 80004fe:	f000 fa79 	bl	80009f4 <Error_Handler>
  }

}
 8000502:	bf00      	nop
 8000504:	3728      	adds	r7, #40	; 0x28
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}
 800050a:	bf00      	nop
 800050c:	24040038 	.word	0x24040038
 8000510:	40022000 	.word	0x40022000
 8000514:	1d500080 	.word	0x1d500080
 8000518:	21800100 	.word	0x21800100
 800051c:	2e300800 	.word	0x2e300800
 8000520:	3ac04000 	.word	0x3ac04000
 8000524:	3ef08000 	.word	0x3ef08000

08000528 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b08a      	sub	sp, #40	; 0x28
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000530:	f107 0314 	add.w	r3, r7, #20
 8000534:	2200      	movs	r2, #0
 8000536:	601a      	str	r2, [r3, #0]
 8000538:	605a      	str	r2, [r3, #4]
 800053a:	609a      	str	r2, [r3, #8]
 800053c:	60da      	str	r2, [r3, #12]
 800053e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a3d      	ldr	r2, [pc, #244]	; (800063c <HAL_ADC_MspInit+0x114>)
 8000546:	4293      	cmp	r3, r2
 8000548:	d174      	bne.n	8000634 <HAL_ADC_MspInit+0x10c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800054a:	4b3d      	ldr	r3, [pc, #244]	; (8000640 <HAL_ADC_MspInit+0x118>)
 800054c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000550:	4a3b      	ldr	r2, [pc, #236]	; (8000640 <HAL_ADC_MspInit+0x118>)
 8000552:	f043 0320 	orr.w	r3, r3, #32
 8000556:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800055a:	4b39      	ldr	r3, [pc, #228]	; (8000640 <HAL_ADC_MspInit+0x118>)
 800055c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000560:	f003 0320 	and.w	r3, r3, #32
 8000564:	613b      	str	r3, [r7, #16]
 8000566:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000568:	4b35      	ldr	r3, [pc, #212]	; (8000640 <HAL_ADC_MspInit+0x118>)
 800056a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800056e:	4a34      	ldr	r2, [pc, #208]	; (8000640 <HAL_ADC_MspInit+0x118>)
 8000570:	f043 0304 	orr.w	r3, r3, #4
 8000574:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000578:	4b31      	ldr	r3, [pc, #196]	; (8000640 <HAL_ADC_MspInit+0x118>)
 800057a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800057e:	f003 0304 	and.w	r3, r3, #4
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000586:	4b2e      	ldr	r3, [pc, #184]	; (8000640 <HAL_ADC_MspInit+0x118>)
 8000588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800058c:	4a2c      	ldr	r2, [pc, #176]	; (8000640 <HAL_ADC_MspInit+0x118>)
 800058e:	f043 0301 	orr.w	r3, r3, #1
 8000592:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000596:	4b2a      	ldr	r3, [pc, #168]	; (8000640 <HAL_ADC_MspInit+0x118>)
 8000598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800059c:	f003 0301 	and.w	r3, r3, #1
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	68bb      	ldr	r3, [r7, #8]
    PA2     ------> ADC1_INP14
    PA3     ------> ADC1_INP15
    PA7     ------> ADC1_INP7
    PC5     ------> ADC1_INP8 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 80005a4:	2322      	movs	r3, #34	; 0x22
 80005a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005a8:	2303      	movs	r3, #3
 80005aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005b0:	f107 0314 	add.w	r3, r7, #20
 80005b4:	4619      	mov	r1, r3
 80005b6:	4823      	ldr	r0, [pc, #140]	; (8000644 <HAL_ADC_MspInit+0x11c>)
 80005b8:	f003 ff9a 	bl	80044f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_7;
 80005bc:	238c      	movs	r3, #140	; 0x8c
 80005be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80005c0:	2303      	movs	r3, #3
 80005c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2300      	movs	r3, #0
 80005c6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005c8:	f107 0314 	add.w	r3, r7, #20
 80005cc:	4619      	mov	r1, r3
 80005ce:	481e      	ldr	r0, [pc, #120]	; (8000648 <HAL_ADC_MspInit+0x120>)
 80005d0:	f003 ff8e 	bl	80044f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream0;
 80005d4:	4b1d      	ldr	r3, [pc, #116]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005d6:	4a1e      	ldr	r2, [pc, #120]	; (8000650 <HAL_ADC_MspInit+0x128>)
 80005d8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80005da:	4b1c      	ldr	r3, [pc, #112]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005dc:	2209      	movs	r2, #9
 80005de:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80005e0:	4b1a      	ldr	r3, [pc, #104]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80005ec:	4b17      	ldr	r3, [pc, #92]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80005f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80005f4:	4b15      	ldr	r3, [pc, #84]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80005fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80005fc:	4b13      	ldr	r3, [pc, #76]	; (800064c <HAL_ADC_MspInit+0x124>)
 80005fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000602:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000604:	4b11      	ldr	r3, [pc, #68]	; (800064c <HAL_ADC_MspInit+0x124>)
 8000606:	f44f 7280 	mov.w	r2, #256	; 0x100
 800060a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800060c:	4b0f      	ldr	r3, [pc, #60]	; (800064c <HAL_ADC_MspInit+0x124>)
 800060e:	2200      	movs	r2, #0
 8000610:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000612:	4b0e      	ldr	r3, [pc, #56]	; (800064c <HAL_ADC_MspInit+0x124>)
 8000614:	2200      	movs	r2, #0
 8000616:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000618:	480c      	ldr	r0, [pc, #48]	; (800064c <HAL_ADC_MspInit+0x124>)
 800061a:	f002 f8b7 	bl	800278c <HAL_DMA_Init>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 8000624:	f000 f9e6 	bl	80009f4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	4a08      	ldr	r2, [pc, #32]	; (800064c <HAL_ADC_MspInit+0x124>)
 800062c:	64da      	str	r2, [r3, #76]	; 0x4c
 800062e:	4a07      	ldr	r2, [pc, #28]	; (800064c <HAL_ADC_MspInit+0x124>)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000634:	bf00      	nop
 8000636:	3728      	adds	r7, #40	; 0x28
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40022000 	.word	0x40022000
 8000640:	58024400 	.word	0x58024400
 8000644:	58020800 	.word	0x58020800
 8000648:	58020000 	.word	0x58020000
 800064c:	2404009c 	.word	0x2404009c
 8000650:	40020010 	.word	0x40020010

08000654 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b082      	sub	sp, #8
 8000658:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800065a:	4b0d      	ldr	r3, [pc, #52]	; (8000690 <MX_DMA_Init+0x3c>)
 800065c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000660:	4a0b      	ldr	r2, [pc, #44]	; (8000690 <MX_DMA_Init+0x3c>)
 8000662:	f043 0301 	orr.w	r3, r3, #1
 8000666:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800066a:	4b09      	ldr	r3, [pc, #36]	; (8000690 <MX_DMA_Init+0x3c>)
 800066c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000670:	f003 0301 	and.w	r3, r3, #1
 8000674:	607b      	str	r3, [r7, #4]
 8000676:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000678:	2200      	movs	r2, #0
 800067a:	2100      	movs	r1, #0
 800067c:	200b      	movs	r0, #11
 800067e:	f002 f83c 	bl	80026fa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000682:	200b      	movs	r0, #11
 8000684:	f002 f853 	bl	800272e <HAL_NVIC_EnableIRQ>

}
 8000688:	bf00      	nop
 800068a:	3708      	adds	r7, #8
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	58024400 	.word	0x58024400

08000694 <MX_GPIO_Init>:
/** Configure pins
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	b088      	sub	sp, #32
 8000698:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069a:	f107 030c 	add.w	r3, r7, #12
 800069e:	2200      	movs	r2, #0
 80006a0:	601a      	str	r2, [r3, #0]
 80006a2:	605a      	str	r2, [r3, #4]
 80006a4:	609a      	str	r2, [r3, #8]
 80006a6:	60da      	str	r2, [r3, #12]
 80006a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006aa:	4b22      	ldr	r3, [pc, #136]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006b0:	4a20      	ldr	r2, [pc, #128]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006ba:	4b1e      	ldr	r3, [pc, #120]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006c0:	f003 0304 	and.w	r3, r3, #4
 80006c4:	60bb      	str	r3, [r7, #8]
 80006c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006c8:	4b1a      	ldr	r3, [pc, #104]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006ce:	4a19      	ldr	r2, [pc, #100]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006d0:	f043 0301 	orr.w	r3, r3, #1
 80006d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006d8:	4b16      	ldr	r3, [pc, #88]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	4b13      	ldr	r3, [pc, #76]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006ec:	4a11      	ldr	r2, [pc, #68]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006ee:	f043 0302 	orr.w	r3, r3, #2
 80006f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006f6:	4b0f      	ldr	r3, [pc, #60]	; (8000734 <MX_GPIO_Init+0xa0>)
 80006f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006fc:	f003 0302 	and.w	r3, r3, #2
 8000700:	603b      	str	r3, [r7, #0]
 8000702:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	2101      	movs	r1, #1
 8000708:	480b      	ldr	r0, [pc, #44]	; (8000738 <MX_GPIO_Init+0xa4>)
 800070a:	f004 f8a1 	bl	8004850 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800070e:	2301      	movs	r3, #1
 8000710:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000712:	2301      	movs	r3, #1
 8000714:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000716:	2300      	movs	r3, #0
 8000718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071a:	2300      	movs	r3, #0
 800071c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800071e:	f107 030c 	add.w	r3, r7, #12
 8000722:	4619      	mov	r1, r3
 8000724:	4804      	ldr	r0, [pc, #16]	; (8000738 <MX_GPIO_Init+0xa4>)
 8000726:	f003 fee3 	bl	80044f0 <HAL_GPIO_Init>

}
 800072a:	bf00      	nop
 800072c:	3720      	adds	r7, #32
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	58024400 	.word	0x58024400
 8000738:	58020400 	.word	0x58020400

0800073c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b082      	sub	sp, #8
 8000740:	af00      	add	r7, sp, #0
    int32_t timeout; 
  /* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000742:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000746:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000748:	bf00      	nop
 800074a:	4b31      	ldr	r3, [pc, #196]	; (8000810 <main+0xd4>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000752:	2b00      	cmp	r3, #0
 8000754:	d004      	beq.n	8000760 <main+0x24>
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	1e5a      	subs	r2, r3, #1
 800075a:	607a      	str	r2, [r7, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	dcf4      	bgt.n	800074a <main+0xe>
  if ( timeout < 0 )
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b00      	cmp	r3, #0
 8000764:	da01      	bge.n	800076a <main+0x2e>
  {
  Error_Handler();
 8000766:	f000 f945 	bl	80009f4 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800076a:	f000 fa9b 	bl	8000ca4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800076e:	f000 f857 	bl	8000820 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000772:	4b27      	ldr	r3, [pc, #156]	; (8000810 <main+0xd4>)
 8000774:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000778:	4a25      	ldr	r2, [pc, #148]	; (8000810 <main+0xd4>)
 800077a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800077e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000782:	4b23      	ldr	r3, [pc, #140]	; (8000810 <main+0xd4>)
 8000784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000788:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800078c:	603b      	str	r3, [r7, #0]
 800078e:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000790:	2000      	movs	r0, #0
 8000792:	f004 f891 	bl	80048b8 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000796:	2100      	movs	r1, #0
 8000798:	2000      	movs	r0, #0
 800079a:	f004 f8a7 	bl	80048ec <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800079e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80007a2:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007a4:	bf00      	nop
 80007a6:	4b1a      	ldr	r3, [pc, #104]	; (8000810 <main+0xd4>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d104      	bne.n	80007bc <main+0x80>
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	1e5a      	subs	r2, r3, #1
 80007b6:	607a      	str	r2, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dcf4      	bgt.n	80007a6 <main+0x6a>
if ( timeout < 0 )
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	2b00      	cmp	r3, #0
 80007c0:	da01      	bge.n	80007c6 <main+0x8a>
{
Error_Handler();
 80007c2:	f000 f917 	bl	80009f4 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007c6:	f7ff ff65 	bl	8000694 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ca:	f7ff ff43 	bl	8000654 <MX_DMA_Init>
  MX_ADC1_Init();
 80007ce:	f7ff fdf3 	bl	80003b8 <MX_ADC1_Init>
  MX_TIM3_Init();
 80007d2:	f000 f969 	bl	8000aa8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 80007d6:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80007da:	2100      	movs	r1, #0
 80007dc:	480d      	ldr	r0, [pc, #52]	; (8000814 <main+0xd8>)
 80007de:	f001 fd73 	bl	80022c8 <HAL_ADCEx_Calibration_Start>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <main+0xb0>
  {
    /* Calibration Error */
    Error_Handler();
 80007e8:	f000 f904 	bl	80009f4 <Error_Handler>
  }

  if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1) != HAL_OK)
 80007ec:	2100      	movs	r1, #0
 80007ee:	480a      	ldr	r0, [pc, #40]	; (8000818 <main+0xdc>)
 80007f0:	f006 febc 	bl	800756c <HAL_TIM_PWM_Start>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <main+0xc2>
  {
    /* PWM Generation Error */
    Error_Handler();
 80007fa:	f000 f8fb 	bl	80009f4 <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)aADCDualConvertedValues1, 5);
 80007fe:	2205      	movs	r2, #5
 8000800:	4906      	ldr	r1, [pc, #24]	; (800081c <main+0xe0>)
 8000802:	4804      	ldr	r0, [pc, #16]	; (8000814 <main+0xd8>)
 8000804:	f000 feb2 	bl	800156c <HAL_ADC_Start_DMA>
    HAL_Delay(100);
 8000808:	2064      	movs	r0, #100	; 0x64
 800080a:	f000 faf3 	bl	8000df4 <HAL_Delay>
    HAL_ADC_Start_DMA(&hadc1, (uint32_t *)aADCDualConvertedValues1, 5);
 800080e:	e7f6      	b.n	80007fe <main+0xc2>
 8000810:	58024400 	.word	0x58024400
 8000814:	24040038 	.word	0x24040038
 8000818:	24040114 	.word	0x24040114
 800081c:	24040008 	.word	0x24040008

08000820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b0cc      	sub	sp, #304	; 0x130
 8000824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000826:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800082a:	224c      	movs	r2, #76	; 0x4c
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f007 fd88 	bl	8008344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000834:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000838:	2220      	movs	r2, #32
 800083a:	2100      	movs	r1, #0
 800083c:	4618      	mov	r0, r3
 800083e:	f007 fd81 	bl	8008344 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000842:	f107 0308 	add.w	r3, r7, #8
 8000846:	4618      	mov	r0, r3
 8000848:	23bc      	movs	r3, #188	; 0xbc
 800084a:	461a      	mov	r2, r3
 800084c:	2100      	movs	r1, #0
 800084e:	f007 fd79 	bl	8008344 <memset>

  /** Supply configuration update enable 
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000852:	2004      	movs	r0, #4
 8000854:	f004 f85e 	bl	8004914 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000858:	1d3b      	adds	r3, r7, #4
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	4b5b      	ldr	r3, [pc, #364]	; (80009cc <SystemClock_Config+0x1ac>)
 8000860:	699b      	ldr	r3, [r3, #24]
 8000862:	4a5a      	ldr	r2, [pc, #360]	; (80009cc <SystemClock_Config+0x1ac>)
 8000864:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000868:	6193      	str	r3, [r2, #24]
 800086a:	4b58      	ldr	r3, [pc, #352]	; (80009cc <SystemClock_Config+0x1ac>)
 800086c:	699b      	ldr	r3, [r3, #24]
 800086e:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	4b56      	ldr	r3, [pc, #344]	; (80009d0 <SystemClock_Config+0x1b0>)
 8000878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800087a:	4a55      	ldr	r2, [pc, #340]	; (80009d0 <SystemClock_Config+0x1b0>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000882:	4b53      	ldr	r3, [pc, #332]	; (80009d0 <SystemClock_Config+0x1b0>)
 8000884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000886:	f003 0201 	and.w	r2, r3, #1
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	1d3b      	adds	r3, r7, #4
 8000890:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000892:	bf00      	nop
 8000894:	4b4d      	ldr	r3, [pc, #308]	; (80009cc <SystemClock_Config+0x1ac>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800089c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80008a0:	d1f8      	bne.n	8000894 <SystemClock_Config+0x74>
  /** Macro to configure the PLL clock source 
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80008a2:	4b4c      	ldr	r3, [pc, #304]	; (80009d4 <SystemClock_Config+0x1b4>)
 80008a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008a6:	4a4b      	ldr	r2, [pc, #300]	; (80009d4 <SystemClock_Config+0x1b4>)
 80008a8:	f023 0303 	bic.w	r3, r3, #3
 80008ac:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ae:	2302      	movs	r3, #2
 80008b0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008b4:	2301      	movs	r3, #1
 80008b6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008ba:	2320      	movs	r3, #32
 80008bc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c0:	2302      	movs	r3, #2
 80008c2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008c6:	2300      	movs	r3, #0
 80008c8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008cc:	2304      	movs	r3, #4
 80008ce:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 30;
 80008d2:	231e      	movs	r3, #30
 80008d4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 80008d8:	2302      	movs	r3, #2
 80008da:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80008de:	2302      	movs	r3, #2
 80008e0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008e4:	2302      	movs	r3, #2
 80008e6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80008ea:	230c      	movs	r3, #12
 80008ec:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008fc:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000900:	4618      	mov	r0, r3
 8000902:	f004 f85f 	bl	80049c4 <HAL_RCC_OscConfig>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 800090c:	f000 f872 	bl	80009f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000910:	233f      	movs	r3, #63	; 0x3f
 8000912:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000916:	2303      	movs	r3, #3
 8000918:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800091c:	2300      	movs	r3, #0
 800091e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000922:	2300      	movs	r3, #0
 8000924:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000928:	2340      	movs	r3, #64	; 0x40
 800092a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800092e:	2340      	movs	r3, #64	; 0x40
 8000930:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000934:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000938:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800093c:	2340      	movs	r3, #64	; 0x40
 800093e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000942:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000946:	2104      	movs	r1, #4
 8000948:	4618      	mov	r0, r3
 800094a:	f004 fbf3 	bl	8005134 <HAL_RCC_ClockConfig>
 800094e:	4603      	mov	r3, r0
 8000950:	2b00      	cmp	r3, #0
 8000952:	d001      	beq.n	8000958 <SystemClock_Config+0x138>
  {
    Error_Handler();
 8000954:	f000 f84e 	bl	80009f4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000958:	f107 0308 	add.w	r3, r7, #8
 800095c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000960:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8000962:	f107 0308 	add.w	r3, r7, #8
 8000966:	2204      	movs	r2, #4
 8000968:	605a      	str	r2, [r3, #4]
  PeriphClkInitStruct.PLL2.PLL2N = 9;
 800096a:	f107 0308 	add.w	r3, r7, #8
 800096e:	2209      	movs	r2, #9
 8000970:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2P = 1;
 8000972:	f107 0308 	add.w	r3, r7, #8
 8000976:	2201      	movs	r2, #1
 8000978:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800097a:	f107 0308 	add.w	r3, r7, #8
 800097e:	2202      	movs	r2, #2
 8000980:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000982:	f107 0308 	add.w	r3, r7, #8
 8000986:	2202      	movs	r2, #2
 8000988:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800098a:	f107 0308 	add.w	r3, r7, #8
 800098e:	22c0      	movs	r2, #192	; 0xc0
 8000990:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8000992:	f107 0308 	add.w	r3, r7, #8
 8000996:	2220      	movs	r2, #32
 8000998:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 3072;
 800099a:	f107 0308 	add.w	r3, r7, #8
 800099e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009a2:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80009a4:	f107 0308 	add.w	r3, r7, #8
 80009a8:	2200      	movs	r2, #0
 80009aa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ae:	f107 0308 	add.w	r3, r7, #8
 80009b2:	4618      	mov	r0, r3
 80009b4:	f004 fef0 	bl	8005798 <HAL_RCCEx_PeriphCLKConfig>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <SystemClock_Config+0x1a2>
  {
    Error_Handler();
 80009be:	f000 f819 	bl	80009f4 <Error_Handler>
  }
}
 80009c2:	bf00      	nop
 80009c4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	58024800 	.word	0x58024800
 80009d0:	58000400 	.word	0x58000400
 80009d4:	58024400 	.word	0x58024400

080009d8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 80009e0:	2101      	movs	r1, #1
 80009e2:	4803      	ldr	r0, [pc, #12]	; (80009f0 <HAL_ADC_ConvCpltCallback+0x18>)
 80009e4:	f003 ff4d 	bl	8004882 <HAL_GPIO_TogglePin>
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	58020400 	.word	0x58020400

080009f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //while(1);
  /* USER CODE END Error_Handler_Debug */
}
 80009f8:	bf00      	nop
 80009fa:	46bd      	mov	sp, r7
 80009fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a00:	4770      	bx	lr
	...

08000a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0a:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <HAL_MspInit+0x30>)
 8000a0c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a10:	4a08      	ldr	r2, [pc, #32]	; (8000a34 <HAL_MspInit+0x30>)
 8000a12:	f043 0302 	orr.w	r3, r3, #2
 8000a16:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <HAL_MspInit+0x30>)
 8000a1c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a20:	f003 0302 	and.w	r3, r3, #2
 8000a24:	607b      	str	r3, [r7, #4]
 8000a26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	370c      	adds	r7, #12
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a32:	4770      	bx	lr
 8000a34:	58024400 	.word	0x58024400

08000a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a44:	4770      	bx	lr

08000a46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <HardFault_Handler+0x4>

08000a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <MemManage_Handler+0x4>

08000a52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a56:	e7fe      	b.n	8000a56 <BusFault_Handler+0x4>

08000a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <UsageFault_Handler+0x4>

08000a5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a8c:	f000 f992 	bl	8000db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000a98:	4802      	ldr	r0, [pc, #8]	; (8000aa4 <DMA1_Stream0_IRQHandler+0x10>)
 8000a9a:	f002 faa5 	bl	8002fe8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000a9e:	bf00      	nop
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	2404009c 	.word	0x2404009c

08000aa8 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b08e      	sub	sp, #56	; 0x38
 8000aac:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	605a      	str	r2, [r3, #4]
 8000ab8:	609a      	str	r2, [r3, #8]
 8000aba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	601a      	str	r2, [r3, #0]
 8000ac4:	605a      	str	r2, [r3, #4]
 8000ac6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ac8:	463b      	mov	r3, r7
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]
 8000ad6:	615a      	str	r2, [r3, #20]
 8000ad8:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8000ada:	4b2d      	ldr	r3, [pc, #180]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000adc:	4a2d      	ldr	r2, [pc, #180]	; (8000b94 <MX_TIM3_Init+0xec>)
 8000ade:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100;
 8000ae0:	4b2b      	ldr	r3, [pc, #172]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000ae2:	2264      	movs	r2, #100	; 0x64
 8000ae4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ae6:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8000aec:	4b28      	ldr	r3, [pc, #160]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000aee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000af2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000af4:	4b26      	ldr	r3, [pc, #152]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000afa:	4b25      	ldr	r3, [pc, #148]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000b00:	4823      	ldr	r0, [pc, #140]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000b02:	f006 fcd3 	bl	80074ac <HAL_TIM_Base_Init>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000b0c:	f7ff ff72 	bl	80009f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b14:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000b16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	481c      	ldr	r0, [pc, #112]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000b1e:	f006 fe95 	bl	800784c <HAL_TIM_ConfigClockSource>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000b28:	f7ff ff64 	bl	80009f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b2c:	4818      	ldr	r0, [pc, #96]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000b2e:	f006 fce8 	bl	8007502 <HAL_TIM_PWM_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000b38:	f7ff ff5c 	bl	80009f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b44:	f107 031c 	add.w	r3, r7, #28
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4811      	ldr	r0, [pc, #68]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000b4c:	f007 fb7a 	bl	8008244 <HAL_TIMEx_MasterConfigSynchronization>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000b56:	f7ff ff4d 	bl	80009f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b5a:	2360      	movs	r3, #96	; 0x60
 8000b5c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 499;
 8000b5e:	f240 13f3 	movw	r3, #499	; 0x1f3
 8000b62:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b64:	2300      	movs	r3, #0
 8000b66:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	2200      	movs	r2, #0
 8000b70:	4619      	mov	r1, r3
 8000b72:	4807      	ldr	r0, [pc, #28]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000b74:	f006 fd52 	bl	800761c <HAL_TIM_PWM_ConfigChannel>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8000b7e:	f7ff ff39 	bl	80009f4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8000b82:	4803      	ldr	r0, [pc, #12]	; (8000b90 <MX_TIM3_Init+0xe8>)
 8000b84:	f000 f82a 	bl	8000bdc <HAL_TIM_MspPostInit>

}
 8000b88:	bf00      	nop
 8000b8a:	3738      	adds	r7, #56	; 0x38
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	24040114 	.word	0x24040114
 8000b94:	40000400 	.word	0x40000400

08000b98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b085      	sub	sp, #20
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a0b      	ldr	r2, [pc, #44]	; (8000bd4 <HAL_TIM_Base_MspInit+0x3c>)
 8000ba6:	4293      	cmp	r3, r2
 8000ba8:	d10e      	bne.n	8000bc8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000baa:	4b0b      	ldr	r3, [pc, #44]	; (8000bd8 <HAL_TIM_Base_MspInit+0x40>)
 8000bac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000bb0:	4a09      	ldr	r2, [pc, #36]	; (8000bd8 <HAL_TIM_Base_MspInit+0x40>)
 8000bb2:	f043 0302 	orr.w	r3, r3, #2
 8000bb6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000bba:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <HAL_TIM_Base_MspInit+0x40>)
 8000bbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000bc0:	f003 0302 	and.w	r3, r3, #2
 8000bc4:	60fb      	str	r3, [r7, #12]
 8000bc6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000bc8:	bf00      	nop
 8000bca:	3714      	adds	r7, #20
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	40000400 	.word	0x40000400
 8000bd8:	58024400 	.word	0x58024400

08000bdc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b088      	sub	sp, #32
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a12      	ldr	r2, [pc, #72]	; (8000c44 <HAL_TIM_MspPostInit+0x68>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d11e      	bne.n	8000c3c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c04:	4a10      	ldr	r2, [pc, #64]	; (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c06:	f043 0301 	orr.w	r3, r3, #1
 8000c0a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <HAL_TIM_MspPostInit+0x6c>)
 8000c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c14:	f003 0301 	and.w	r3, r3, #1
 8000c18:	60bb      	str	r3, [r7, #8]
 8000c1a:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000c1c:	2340      	movs	r3, #64	; 0x40
 8000c1e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c20:	2302      	movs	r3, #2
 8000c22:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c30:	f107 030c 	add.w	r3, r7, #12
 8000c34:	4619      	mov	r1, r3
 8000c36:	4805      	ldr	r0, [pc, #20]	; (8000c4c <HAL_TIM_MspPostInit+0x70>)
 8000c38:	f003 fc5a 	bl	80044f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c3c:	bf00      	nop
 8000c3e:	3720      	adds	r7, #32
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40000400 	.word	0x40000400
 8000c48:	58024400 	.word	0x58024400
 8000c4c:	58020000 	.word	0x58020000

08000c50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c50:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c88 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c54:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c56:	e003      	b.n	8000c60 <LoopCopyDataInit>

08000c58 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c58:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c5a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c5c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c5e:	3104      	adds	r1, #4

08000c60 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c60:	480b      	ldr	r0, [pc, #44]	; (8000c90 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c62:	4b0c      	ldr	r3, [pc, #48]	; (8000c94 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c64:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c66:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c68:	d3f6      	bcc.n	8000c58 <CopyDataInit>
  ldr  r2, =_sbss
 8000c6a:	4a0b      	ldr	r2, [pc, #44]	; (8000c98 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c6c:	e002      	b.n	8000c74 <LoopFillZerobss>

08000c6e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c6e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c70:	f842 3b04 	str.w	r3, [r2], #4

08000c74 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c74:	4b09      	ldr	r3, [pc, #36]	; (8000c9c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c76:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c78:	d3f9      	bcc.n	8000c6e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c7a:	f7ff fb2d 	bl	80002d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c7e:	f007 fb3d 	bl	80082fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c82:	f7ff fd5b 	bl	800073c <main>
  bx  lr    
 8000c86:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c88:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 8000c8c:	0800838c 	.word	0x0800838c
  ldr  r0, =_sdata
 8000c90:	24040000 	.word	0x24040000
  ldr  r3, =_edata
 8000c94:	2404001c 	.word	0x2404001c
  ldr  r2, =_sbss
 8000c98:	2404001c 	.word	0x2404001c
  ldr  r3, = _ebss
 8000c9c:	24040158 	.word	0x24040158

08000ca0 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ca0:	e7fe      	b.n	8000ca0 <ADC3_IRQHandler>
	...

08000ca4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f001 fd1b 	bl	80026e4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000cae:	f004 fbe5 	bl	800547c <HAL_RCC_GetSysClockFreq>
 8000cb2:	4601      	mov	r1, r0
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <HAL_Init+0x60>)
 8000cb6:	699b      	ldr	r3, [r3, #24]
 8000cb8:	0a1b      	lsrs	r3, r3, #8
 8000cba:	f003 030f 	and.w	r3, r3, #15
 8000cbe:	4a12      	ldr	r2, [pc, #72]	; (8000d08 <HAL_Init+0x64>)
 8000cc0:	5cd3      	ldrb	r3, [r2, r3]
 8000cc2:	f003 031f 	and.w	r3, r3, #31
 8000cc6:	fa21 f303 	lsr.w	r3, r1, r3
 8000cca:	4a10      	ldr	r2, [pc, #64]	; (8000d0c <HAL_Init+0x68>)
 8000ccc:	6013      	str	r3, [r2, #0]

  /* Update the SystemD2Clock global variable */
  SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000cce:	4b0f      	ldr	r3, [pc, #60]	; (8000d0c <HAL_Init+0x68>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <HAL_Init+0x60>)
 8000cd4:	699b      	ldr	r3, [r3, #24]
 8000cd6:	f003 030f 	and.w	r3, r3, #15
 8000cda:	490b      	ldr	r1, [pc, #44]	; (8000d08 <HAL_Init+0x64>)
 8000cdc:	5ccb      	ldrb	r3, [r1, r3]
 8000cde:	f003 031f 	and.w	r3, r3, #31
 8000ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <HAL_Init+0x6c>)
 8000ce8:	6013      	str	r3, [r2, #0]

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cea:	2000      	movs	r0, #0
 8000cec:	f000 f812 	bl	8000d14 <HAL_InitTick>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d001      	beq.n	8000cfa <HAL_Init+0x56>
  {
    return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e002      	b.n	8000d00 <HAL_Init+0x5c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000cfa:	f7ff fe83 	bl	8000a04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	58024400 	.word	0x58024400
 8000d08:	0800836c 	.word	0x0800836c
 8000d0c:	24040000 	.word	0x24040000
 8000d10:	24040004 	.word	0x24040004

08000d14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000d1c:	4b22      	ldr	r3, [pc, #136]	; (8000da8 <HAL_InitTick+0x94>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d101      	bne.n	8000d28 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000d24:	2301      	movs	r3, #1
 8000d26:	e03a      	b.n	8000d9e <HAL_InitTick+0x8a>
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8000d28:	f001 fd1c 	bl	8002764 <HAL_GetCurrentCPUID>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b03      	cmp	r3, #3
 8000d30:	d112      	bne.n	8000d58 <HAL_InitTick+0x44>
  {
    /* Cortex-M7 detected */
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000d32:	4b1e      	ldr	r3, [pc, #120]	; (8000dac <HAL_InitTick+0x98>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	4b1c      	ldr	r3, [pc, #112]	; (8000da8 <HAL_InitTick+0x94>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d40:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f001 fcfe 	bl	800274a <HAL_SYSTICK_Config>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d015      	beq.n	8000d80 <HAL_InitTick+0x6c>
    {
      return HAL_ERROR;
 8000d54:	2301      	movs	r3, #1
 8000d56:	e022      	b.n	8000d9e <HAL_InitTick+0x8a>
  }
  else
  {
    /* Cortex-M4 detected */
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000d58:	f004 fd02 	bl	8005760 <HAL_RCC_GetHCLKFreq>
 8000d5c:	4602      	mov	r2, r0
 8000d5e:	4b12      	ldr	r3, [pc, #72]	; (8000da8 <HAL_InitTick+0x94>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	4619      	mov	r1, r3
 8000d64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d68:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d70:	4618      	mov	r0, r3
 8000d72:	f001 fcea 	bl	800274a <HAL_SYSTICK_Config>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <HAL_InitTick+0x6c>
    {
      return HAL_ERROR;
 8000d7c:	2301      	movs	r3, #1
 8000d7e:	e00e      	b.n	8000d9e <HAL_InitTick+0x8a>
    return HAL_ERROR;
  }
#endif

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2b0f      	cmp	r3, #15
 8000d84:	d80a      	bhi.n	8000d9c <HAL_InitTick+0x88>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d86:	2200      	movs	r2, #0
 8000d88:	6879      	ldr	r1, [r7, #4]
 8000d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8000d8e:	f001 fcb4 	bl	80026fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d92:	4a07      	ldr	r2, [pc, #28]	; (8000db0 <HAL_InitTick+0x9c>)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	e000      	b.n	8000d9e <HAL_InitTick+0x8a>
    return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3708      	adds	r7, #8
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	24040018 	.word	0x24040018
 8000dac:	24040000 	.word	0x24040000
 8000db0:	24040014 	.word	0x24040014

08000db4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <HAL_IncTick+0x24>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	4a04      	ldr	r2, [pc, #16]	; (8000dd8 <HAL_IncTick+0x24>)
 8000dc6:	6013      	str	r3, [r2, #0]
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	24040018 	.word	0x24040018
 8000dd8:	24040154 	.word	0x24040154

08000ddc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  return uwTick;
 8000de0:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <HAL_GetTick+0x14>)
 8000de2:	681b      	ldr	r3, [r3, #0]
}
 8000de4:	4618      	mov	r0, r3
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	24040154 	.word	0x24040154

08000df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dfc:	f7ff ffee 	bl	8000ddc <HAL_GetTick>
 8000e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0c:	d005      	beq.n	8000e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <HAL_Delay+0x40>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	461a      	mov	r2, r3
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	4413      	add	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e1a:	bf00      	nop
 8000e1c:	f7ff ffde 	bl	8000ddc <HAL_GetTick>
 8000e20:	4602      	mov	r2, r0
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	1ad3      	subs	r3, r2, r3
 8000e26:	68fa      	ldr	r2, [r7, #12]
 8000e28:	429a      	cmp	r2, r3
 8000e2a:	d8f7      	bhi.n	8000e1c <HAL_Delay+0x28>
  {
  }
}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	24040018 	.word	0x24040018

08000e38 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000e3c:	4b03      	ldr	r3, [pc, #12]	; (8000e4c <HAL_GetREVID+0x14>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	0c1b      	lsrs	r3, r3, #16
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	5c001000 	.word	0x5c001000

08000e50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	431a      	orrs	r2, r3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	609a      	str	r2, [r3, #8]
}
 8000e6a:	bf00      	nop
 8000e6c:	370c      	adds	r7, #12
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e74:	4770      	bx	lr

08000e76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e76:	b480      	push	{r7}
 8000e78:	b083      	sub	sp, #12
 8000e7a:	af00      	add	r7, sp, #0
 8000e7c:	6078      	str	r0, [r7, #4]
 8000e7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	689b      	ldr	r3, [r3, #8]
 8000e84:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	609a      	str	r2, [r3, #8]
}
 8000e90:	bf00      	nop
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	689b      	ldr	r3, [r3, #8]
 8000ea8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000eac:	4618      	mov	r0, r3
 8000eae:	370c      	adds	r7, #12
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb6:	4770      	bx	lr

08000eb8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000eb8:	b490      	push	{r4, r7}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	3360      	adds	r3, #96	; 0x60
 8000eca:	461a      	mov	r2, r3
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	4413      	add	r3, r2
 8000ed2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000ed4:	6823      	ldr	r3, [r4, #0]
 8000ed6:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	430b      	orrs	r3, r1
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000ee8:	bf00      	nop
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bc90      	pop	{r4, r7}
 8000ef0:	4770      	bx	lr

08000ef2 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	b085      	sub	sp, #20
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	60f8      	str	r0, [r7, #12]
 8000efa:	60b9      	str	r1, [r7, #8]
 8000efc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	691b      	ldr	r3, [r3, #16]
 8000f02:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8000f06:	68bb      	ldr	r3, [r7, #8]
 8000f08:	f003 031f 	and.w	r3, r3, #31
 8000f0c:	6879      	ldr	r1, [r7, #4]
 8000f0e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f12:	431a      	orrs	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	611a      	str	r2, [r3, #16]
}
 8000f18:	bf00      	nop
 8000f1a:	3714      	adds	r7, #20
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f22:	4770      	bx	lr

08000f24 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8000f24:	b490      	push	{r4, r7}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	607a      	str	r2, [r7, #4]
   register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	3360      	adds	r3, #96	; 0x60
 8000f34:	461a      	mov	r2, r3
 8000f36:	68bb      	ldr	r3, [r7, #8]
 8000f38:	009b      	lsls	r3, r3, #2
 8000f3a:	4413      	add	r3, r2
 8000f3c:	461c      	mov	r4, r3
   MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8000f3e:	6823      	ldr	r3, [r4, #0]
 8000f40:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	4313      	orrs	r3, r2
 8000f48:	6023      	str	r3, [r4, #0]
}
 8000f4a:	bf00      	nop
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bc90      	pop	{r4, r7}
 8000f52:	4770      	bx	lr

08000f54 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d101      	bne.n	8000f6c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	e000      	b.n	8000f6e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr

08000f7a <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f7a:	b490      	push	{r4, r7}
 8000f7c:	b084      	sub	sp, #16
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	60f8      	str	r0, [r7, #12]
 8000f82:	60b9      	str	r1, [r7, #8]
 8000f84:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	3330      	adds	r3, #48	; 0x30
 8000f8a:	461a      	mov	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	0a1b      	lsrs	r3, r3, #8
 8000f90:	009b      	lsls	r3, r3, #2
 8000f92:	f003 030c 	and.w	r3, r3, #12
 8000f96:	4413      	add	r3, r2
 8000f98:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000f9a:	6822      	ldr	r2, [r4, #0]
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	f003 031f 	and.w	r3, r3, #31
 8000fa2:	211f      	movs	r1, #31
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	401a      	ands	r2, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	0e9b      	lsrs	r3, r3, #26
 8000fb0:	f003 011f 	and.w	r1, r3, #31
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	f003 031f 	and.w	r3, r3, #31
 8000fba:	fa01 f303 	lsl.w	r3, r1, r3
 8000fbe:	4313      	orrs	r3, r2
 8000fc0:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fc2:	bf00      	nop
 8000fc4:	3710      	adds	r7, #16
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bc90      	pop	{r4, r7}
 8000fca:	4770      	bx	lr

08000fcc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000fcc:	b490      	push	{r4, r7}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	3314      	adds	r3, #20
 8000fdc:	461a      	mov	r2, r3
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	0e5b      	lsrs	r3, r3, #25
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	f003 0304 	and.w	r3, r3, #4
 8000fe8:	4413      	add	r3, r2
 8000fea:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000fec:	6822      	ldr	r2, [r4, #0]
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	0d1b      	lsrs	r3, r3, #20
 8000ff2:	f003 031f 	and.w	r3, r3, #31
 8000ff6:	2107      	movs	r1, #7
 8000ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	401a      	ands	r2, r3
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	0d1b      	lsrs	r3, r3, #20
 8001004:	f003 031f 	and.w	r3, r3, #31
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	fa01 f303 	lsl.w	r3, r1, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001012:	bf00      	nop
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bc90      	pop	{r4, r7}
 800101a:	4770      	bx	lr

0800101c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800102e:	68bb      	ldr	r3, [r7, #8]
 8001030:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001034:	43db      	mvns	r3, r3
 8001036:	401a      	ands	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f003 0318 	and.w	r3, r3, #24
 800103e:	4908      	ldr	r1, [pc, #32]	; (8001060 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001040:	40d9      	lsrs	r1, r3
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	400b      	ands	r3, r1
 8001046:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800104a:	431a      	orrs	r2, r3
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001052:	bf00      	nop
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	000fffff 	.word	0x000fffff

08001064 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f003 031f 	and.w	r3, r3, #31
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689a      	ldr	r2, [r3, #8]
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <LL_ADC_DisableDeepPowerDown+0x20>)
 800108e:	4013      	ands	r3, r2
 8001090:	687a      	ldr	r2, [r7, #4]
 8001092:	6093      	str	r3, [r2, #8]
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	5fffffc0 	.word	0x5fffffc0

080010a4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	689b      	ldr	r3, [r3, #8]
 80010b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80010b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010b8:	d101      	bne.n	80010be <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80010be:	2300      	movs	r3, #0
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	689a      	ldr	r2, [r3, #8]
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <LL_ADC_EnableInternalRegulator+0x24>)
 80010da:	4013      	ands	r3, r2
 80010dc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr
 80010f0:	6fffffc0 	.word	0x6fffffc0

080010f4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001104:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001108:	d101      	bne.n	800110e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800110e:	2300      	movs	r3, #0
}
 8001110:	4618      	mov	r0, r3
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689a      	ldr	r2, [r3, #8]
 8001128:	4b05      	ldr	r3, [pc, #20]	; (8001140 <LL_ADC_Enable+0x24>)
 800112a:	4013      	ands	r3, r2
 800112c:	f043 0201 	orr.w	r2, r3, #1
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	7fffffc0 	.word	0x7fffffc0

08001144 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <LL_ADC_Disable+0x24>)
 8001152:	4013      	ands	r3, r2
 8001154:	f043 0202 	orr.w	r2, r3, #2
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800115c:	bf00      	nop
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	7fffffc0 	.word	0x7fffffc0

0800116c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	2b01      	cmp	r3, #1
 800117e:	d101      	bne.n	8001184 <LL_ADC_IsEnabled+0x18>
 8001180:	2301      	movs	r3, #1
 8001182:	e000      	b.n	8001186 <LL_ADC_IsEnabled+0x1a>
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr

08001192 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001192:	b480      	push	{r7}
 8001194:	b083      	sub	sp, #12
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	2b02      	cmp	r3, #2
 80011a4:	d101      	bne.n	80011aa <LL_ADC_IsDisableOngoing+0x18>
 80011a6:	2301      	movs	r3, #1
 80011a8:	e000      	b.n	80011ac <LL_ADC_IsDisableOngoing+0x1a>
 80011aa:	2300      	movs	r3, #0
}
 80011ac:	4618      	mov	r0, r3
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr

080011b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689a      	ldr	r2, [r3, #8]
 80011c4:	4b05      	ldr	r3, [pc, #20]	; (80011dc <LL_ADC_REG_StartConversion+0x24>)
 80011c6:	4013      	ands	r3, r2
 80011c8:	f043 0204 	orr.w	r2, r3, #4
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	7fffffc0 	.word	0x7fffffc0

080011e0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	f003 0304 	and.w	r3, r3, #4
 80011f0:	2b04      	cmp	r3, #4
 80011f2:	d101      	bne.n	80011f8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80011f4:	2301      	movs	r3, #1
 80011f6:	e000      	b.n	80011fa <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011f8:	2300      	movs	r3, #0
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	f003 0308 	and.w	r3, r3, #8
 8001216:	2b08      	cmp	r3, #8
 8001218:	d101      	bne.n	800121e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800121a:	2301      	movs	r3, #1
 800121c:	e000      	b.n	8001220 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800121e:	2300      	movs	r3, #0
}
 8001220:	4618      	mov	r0, r3
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800122c:	b590      	push	{r4, r7, lr}
 800122e:	b089      	sub	sp, #36	; 0x24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001234:	2300      	movs	r3, #0
 8001236:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2b00      	cmp	r3, #0
 8001240:	d101      	bne.n	8001246 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001242:	2301      	movs	r3, #1
 8001244:	e18e      	b.n	8001564 <HAL_ADC_Init+0x338>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001250:	2b00      	cmp	r3, #0
 8001252:	d109      	bne.n	8001268 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff f967 	bl	8000528 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2200      	movs	r2, #0
 8001264:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff ff19 	bl	80010a4 <LL_ADC_IsDeepPowerDownEnabled>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d004      	beq.n	8001282 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff feff 	bl	8001080 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff34 	bl	80010f4 <LL_ADC_IsInternalRegulatorEnabled>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d113      	bne.n	80012ba <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff18 	bl	80010cc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800129c:	4b9a      	ldr	r3, [pc, #616]	; (8001508 <HAL_ADC_Init+0x2dc>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	099b      	lsrs	r3, r3, #6
 80012a2:	4a9a      	ldr	r2, [pc, #616]	; (800150c <HAL_ADC_Init+0x2e0>)
 80012a4:	fba2 2303 	umull	r2, r3, r2, r3
 80012a8:	099b      	lsrs	r3, r3, #6
 80012aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80012ac:	e002      	b.n	80012b4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80012ae:	68bb      	ldr	r3, [r7, #8]
 80012b0:	3b01      	subs	r3, #1
 80012b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d1f9      	bne.n	80012ae <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ff18 	bl	80010f4 <LL_ADC_IsInternalRegulatorEnabled>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10d      	bne.n	80012e6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012ce:	f043 0210 	orr.w	r2, r3, #16
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012da:	f043 0201 	orr.w	r2, r3, #1
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff ff78 	bl	80011e0 <LL_ADC_REG_IsConversionOngoing>
 80012f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012f6:	f003 0310 	and.w	r3, r3, #16
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	f040 8129 	bne.w	8001552 <HAL_ADC_Init+0x326>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	2b00      	cmp	r3, #0
 8001304:	f040 8125 	bne.w	8001552 <HAL_ADC_Init+0x326>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800130c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001310:	f043 0202 	orr.w	r2, r3, #2
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ff25 	bl	800116c <LL_ADC_IsEnabled>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d136      	bne.n	8001396 <HAL_ADC_Init+0x16a>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a78      	ldr	r2, [pc, #480]	; (8001510 <HAL_ADC_Init+0x2e4>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d004      	beq.n	800133c <HAL_ADC_Init+0x110>
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a77      	ldr	r2, [pc, #476]	; (8001514 <HAL_ADC_Init+0x2e8>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d10e      	bne.n	800135a <HAL_ADC_Init+0x12e>
 800133c:	4874      	ldr	r0, [pc, #464]	; (8001510 <HAL_ADC_Init+0x2e4>)
 800133e:	f7ff ff15 	bl	800116c <LL_ADC_IsEnabled>
 8001342:	4604      	mov	r4, r0
 8001344:	4873      	ldr	r0, [pc, #460]	; (8001514 <HAL_ADC_Init+0x2e8>)
 8001346:	f7ff ff11 	bl	800116c <LL_ADC_IsEnabled>
 800134a:	4603      	mov	r3, r0
 800134c:	4323      	orrs	r3, r4
 800134e:	2b00      	cmp	r3, #0
 8001350:	bf0c      	ite	eq
 8001352:	2301      	moveq	r3, #1
 8001354:	2300      	movne	r3, #0
 8001356:	b2db      	uxtb	r3, r3
 8001358:	e008      	b.n	800136c <HAL_ADC_Init+0x140>
 800135a:	486f      	ldr	r0, [pc, #444]	; (8001518 <HAL_ADC_Init+0x2ec>)
 800135c:	f7ff ff06 	bl	800116c <LL_ADC_IsEnabled>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	bf0c      	ite	eq
 8001366:	2301      	moveq	r3, #1
 8001368:	2300      	movne	r3, #0
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b00      	cmp	r3, #0
 800136e:	d012      	beq.n	8001396 <HAL_ADC_Init+0x16a>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a66      	ldr	r2, [pc, #408]	; (8001510 <HAL_ADC_Init+0x2e4>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d004      	beq.n	8001384 <HAL_ADC_Init+0x158>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a65      	ldr	r2, [pc, #404]	; (8001514 <HAL_ADC_Init+0x2e8>)
 8001380:	4293      	cmp	r3, r2
 8001382:	d101      	bne.n	8001388 <HAL_ADC_Init+0x15c>
 8001384:	4a65      	ldr	r2, [pc, #404]	; (800151c <HAL_ADC_Init+0x2f0>)
 8001386:	e000      	b.n	800138a <HAL_ADC_Init+0x15e>
 8001388:	4a65      	ldr	r2, [pc, #404]	; (8001520 <HAL_ADC_Init+0x2f4>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	4619      	mov	r1, r3
 8001390:	4610      	mov	r0, r2
 8001392:	f7ff fd5d 	bl	8000e50 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    if((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001396:	f7ff fd4f 	bl	8000e38 <HAL_GetREVID>
 800139a:	4602      	mov	r2, r0
 800139c:	f241 0303 	movw	r3, #4099	; 0x1003
 80013a0:	429a      	cmp	r2, r3
 80013a2:	d914      	bls.n	80013ce <HAL_ADC_Init+0x1a2>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	2b10      	cmp	r3, #16
 80013aa:	d110      	bne.n	80013ce <HAL_ADC_Init+0x1a2>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	7d5b      	ldrb	r3, [r3, #21]
 80013b0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80013b6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution |(ADC_CFGR_RES_1|ADC_CFGR_RES_0)                |
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80013bc:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	7f1b      	ldrb	r3, [r3, #28]
 80013c2:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution |(ADC_CFGR_RES_1|ADC_CFGR_RES_0)                |
 80013c4:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80013c6:	f043 030c 	orr.w	r3, r3, #12
 80013ca:	61bb      	str	r3, [r7, #24]
 80013cc:	e00d      	b.n	80013ea <HAL_ADC_Init+0x1be>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	7d5b      	ldrb	r3, [r3, #21]
 80013d2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80013d8:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80013de:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode) );
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	7f1b      	ldrb	r3, [r3, #28]
 80013e4:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80013e6:	4313      	orrs	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
    }


    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	7f1b      	ldrb	r3, [r3, #28]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d106      	bne.n	8001400 <HAL_ADC_Init+0x1d4>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a1b      	ldr	r3, [r3, #32]
 80013f6:	3b01      	subs	r3, #1
 80013f8:	045b      	lsls	r3, r3, #17
 80013fa:	69ba      	ldr	r2, [r7, #24]
 80013fc:	4313      	orrs	r3, r2
 80013fe:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	2b00      	cmp	r3, #0
 8001406:	d009      	beq.n	800141c <HAL_ADC_Init+0x1f0>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800140c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001414:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001416:	69ba      	ldr	r2, [r7, #24]
 8001418:	4313      	orrs	r3, r2
 800141a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	68da      	ldr	r2, [r3, #12]
 8001422:	4b40      	ldr	r3, [pc, #256]	; (8001524 <HAL_ADC_Init+0x2f8>)
 8001424:	4013      	ands	r3, r2
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	6812      	ldr	r2, [r2, #0]
 800142a:	69b9      	ldr	r1, [r7, #24]
 800142c:	430b      	orrs	r3, r1
 800142e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f7ff fed3 	bl	80011e0 <LL_ADC_REG_IsConversionOngoing>
 800143a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fee0 	bl	8001206 <LL_ADC_INJ_IsConversionOngoing>
 8001446:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d14a      	bne.n	80014e4 <HAL_ADC_Init+0x2b8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d147      	bne.n	80014e4 <HAL_ADC_Init+0x2b8>
       )
    {
      tmpCFGR = (
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7d1b      	ldrb	r3, [r3, #20]
 8001458:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 800145e:	4313      	orrs	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68da      	ldr	r2, [r3, #12]
 8001468:	4b2f      	ldr	r3, [pc, #188]	; (8001528 <HAL_ADC_Init+0x2fc>)
 800146a:	4013      	ands	r3, r2
 800146c:	687a      	ldr	r2, [r7, #4]
 800146e:	6812      	ldr	r2, [r2, #0]
 8001470:	69b9      	ldr	r1, [r7, #24]
 8001472:	430b      	orrs	r3, r1
 8001474:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800147c:	2b01      	cmp	r3, #1
 800147e:	d11b      	bne.n	80014b8 <HAL_ADC_Init+0x28c>
        assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

      if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001484:	2b00      	cmp	r3, #0
       /*  - Oversampling Ratio                                               */
       /*  - Right bit shift                                                  */
       /*  - Left bit shift                                                   */
       /*  - Triggered mode                                                   */
       /*  - Oversampling mode (continued/resumed)                            */
       MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	691a      	ldr	r2, [r3, #16]
 800148c:	4b27      	ldr	r3, [pc, #156]	; (800152c <HAL_ADC_Init+0x300>)
 800148e:	4013      	ands	r3, r2
 8001490:	687a      	ldr	r2, [r7, #4]
 8001492:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001494:	3a01      	subs	r2, #1
 8001496:	0411      	lsls	r1, r2, #16
 8001498:	687a      	ldr	r2, [r7, #4]
 800149a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800149c:	4311      	orrs	r1, r2
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80014a2:	4311      	orrs	r1, r2
 80014a4:	687a      	ldr	r2, [r7, #4]
 80014a6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80014a8:	430a      	orrs	r2, r1
 80014aa:	431a      	orrs	r2, r3
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f042 0201 	orr.w	r2, r2, #1
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	e007      	b.n	80014c8 <HAL_ADC_Init+0x29c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	691a      	ldr	r2, [r3, #16]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f022 0201 	bic.w	r2, r2, #1
 80014c6:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	691b      	ldr	r3, [r3, #16]
 80014ce:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	430a      	orrs	r2, r1
 80014dc:	611a      	str	r2, [r3, #16]

      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 fd98 	bl	8002014 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d121      	bne.n	8001530 <HAL_ADC_Init+0x304>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f2:	f023 010f 	bic.w	r1, r3, #15
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	699b      	ldr	r3, [r3, #24]
 80014fa:	1e5a      	subs	r2, r3, #1
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	430a      	orrs	r2, r1
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
 8001504:	e01c      	b.n	8001540 <HAL_ADC_Init+0x314>
 8001506:	bf00      	nop
 8001508:	24040000 	.word	0x24040000
 800150c:	053e2d63 	.word	0x053e2d63
 8001510:	40022000 	.word	0x40022000
 8001514:	40022100 	.word	0x40022100
 8001518:	58026000 	.word	0x58026000
 800151c:	40022300 	.word	0x40022300
 8001520:	58026300 	.word	0x58026300
 8001524:	fff0c003 	.word	0xfff0c003
 8001528:	ffffbffc 	.word	0xffffbffc
 800152c:	fc00f81e 	.word	0xfc00f81e
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f022 020f 	bic.w	r2, r2, #15
 800153e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001544:	f023 0303 	bic.w	r3, r3, #3
 8001548:	f043 0201 	orr.w	r2, r3, #1
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	655a      	str	r2, [r3, #84]	; 0x54
 8001550:	e007      	b.n	8001562 <HAL_ADC_Init+0x336>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001556:	f043 0210 	orr.w	r2, r3, #16
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800155e:	2301      	movs	r3, #1
 8001560:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001562:	7ffb      	ldrb	r3, [r7, #31]
}
 8001564:	4618      	mov	r0, r3
 8001566:	3724      	adds	r7, #36	; 0x24
 8001568:	46bd      	mov	sp, r7
 800156a:	bd90      	pop	{r4, r7, pc}

0800156c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b086      	sub	sp, #24
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a51      	ldr	r2, [pc, #324]	; (80016c4 <HAL_ADC_Start_DMA+0x158>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d004      	beq.n	800158c <HAL_ADC_Start_DMA+0x20>
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a50      	ldr	r2, [pc, #320]	; (80016c8 <HAL_ADC_Start_DMA+0x15c>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d101      	bne.n	8001590 <HAL_ADC_Start_DMA+0x24>
 800158c:	4b4f      	ldr	r3, [pc, #316]	; (80016cc <HAL_ADC_Start_DMA+0x160>)
 800158e:	e000      	b.n	8001592 <HAL_ADC_Start_DMA+0x26>
 8001590:	4b4f      	ldr	r3, [pc, #316]	; (80016d0 <HAL_ADC_Start_DMA+0x164>)
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fd66 	bl	8001064 <LL_ADC_GetMultimode>
 8001598:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fe1e 	bl	80011e0 <LL_ADC_REG_IsConversionOngoing>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f040 8084 	bne.w	80016b4 <HAL_ADC_Start_DMA+0x148>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d101      	bne.n	80015ba <HAL_ADC_Start_DMA+0x4e>
 80015b6:	2302      	movs	r3, #2
 80015b8:	e07f      	b.n	80016ba <HAL_ADC_Start_DMA+0x14e>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2201      	movs	r2, #1
 80015be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d005      	beq.n	80015d4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	2b05      	cmp	r3, #5
 80015cc:	d002      	beq.n	80015d4 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	2b09      	cmp	r3, #9
 80015d2:	d168      	bne.n	80016a6 <HAL_ADC_Start_DMA+0x13a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80015d4:	68f8      	ldr	r0, [r7, #12]
 80015d6:	f000 fbad 	bl	8001d34 <ADC_Enable>
 80015da:	4603      	mov	r3, r0
 80015dc:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80015de:	7dfb      	ldrb	r3, [r7, #23]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d15b      	bne.n	800169c <HAL_ADC_Start_DMA+0x130>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80015e8:	4b3a      	ldr	r3, [pc, #232]	; (80016d4 <HAL_ADC_Start_DMA+0x168>)
 80015ea:	4013      	ands	r3, r2
 80015ec:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a33      	ldr	r2, [pc, #204]	; (80016c8 <HAL_ADC_Start_DMA+0x15c>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d002      	beq.n	8001604 <HAL_ADC_Start_DMA+0x98>
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	e000      	b.n	8001606 <HAL_ADC_Start_DMA+0x9a>
 8001604:	4b2f      	ldr	r3, [pc, #188]	; (80016c4 <HAL_ADC_Start_DMA+0x158>)
 8001606:	68fa      	ldr	r2, [r7, #12]
 8001608:	6812      	ldr	r2, [r2, #0]
 800160a:	4293      	cmp	r3, r2
 800160c:	d002      	beq.n	8001614 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d105      	bne.n	8001620 <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001618:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001624:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d006      	beq.n	800163a <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001630:	f023 0206 	bic.w	r2, r3, #6
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	659a      	str	r2, [r3, #88]	; 0x58
 8001638:	e002      	b.n	8001640 <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2200      	movs	r2, #0
 800163e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001644:	4a24      	ldr	r2, [pc, #144]	; (80016d8 <HAL_ADC_Start_DMA+0x16c>)
 8001646:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164c:	4a23      	ldr	r2, [pc, #140]	; (80016dc <HAL_ADC_Start_DMA+0x170>)
 800164e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001654:	4a22      	ldr	r2, [pc, #136]	; (80016e0 <HAL_ADC_Start_DMA+0x174>)
 8001656:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	221c      	movs	r2, #28
 800165e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	685a      	ldr	r2, [r3, #4]
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f042 0210 	orr.w	r2, r2, #16
 8001676:	605a      	str	r2, [r3, #4]


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	3340      	adds	r3, #64	; 0x40
 8001682:	4619      	mov	r1, r3
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	f001 fad2 	bl	8002c30 <HAL_DMA_Start_IT>
 800168c:	4603      	mov	r3, r0
 800168e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fd8f 	bl	80011b8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800169a:	e00d      	b.n	80016b8 <HAL_ADC_Start_DMA+0x14c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2200      	movs	r2, #0
 80016a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80016a4:	e008      	b.n	80016b8 <HAL_ADC_Start_DMA+0x14c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80016b2:	e001      	b.n	80016b8 <HAL_ADC_Start_DMA+0x14c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80016b4:	2302      	movs	r3, #2
 80016b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80016b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3718      	adds	r7, #24
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	40022000 	.word	0x40022000
 80016c8:	40022100 	.word	0x40022100
 80016cc:	40022300 	.word	0x40022300
 80016d0:	58026300 	.word	0x58026300
 80016d4:	fffff0fe 	.word	0xfffff0fe
 80016d8:	08001eed 	.word	0x08001eed
 80016dc:	08001fc5 	.word	0x08001fc5
 80016e0:	08001fe1 	.word	0x08001fe1

080016e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr

0800170c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800170c:	b590      	push	{r4, r7, lr}
 800170e:	b099      	sub	sp, #100	; 0x64
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
 8001714:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001716:	2300      	movs	r3, #0
 8001718:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800171c:	2300      	movs	r3, #0
 800171e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	4a99      	ldr	r2, [pc, #612]	; (800198c <HAL_ADC_ConfigChannel+0x280>)
 8001726:	4293      	cmp	r3, r2
      assert_param(IS_ADC3_DIFF_CHANNEL(sConfig->Channel));
    }
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800172e:	2b01      	cmp	r3, #1
 8001730:	d101      	bne.n	8001736 <HAL_ADC_ConfigChannel+0x2a>
 8001732:	2302      	movs	r3, #2
 8001734:	e2e6      	b.n	8001d04 <HAL_ADC_ConfigChannel+0x5f8>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	2201      	movs	r2, #1
 800173a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fd4c 	bl	80011e0 <LL_ADC_REG_IsConversionOngoing>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	f040 82cb 	bne.w	8001ce6 <HAL_ADC_ConfigChannel+0x5da>
  {
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001758:	2b00      	cmp	r3, #0
 800175a:	d108      	bne.n	800176e <HAL_ADC_ConfigChannel+0x62>
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	0e9b      	lsrs	r3, r3, #26
 8001762:	f003 031f 	and.w	r3, r3, #31
 8001766:	2201      	movs	r2, #1
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	e00f      	b.n	800178e <HAL_ADC_ConfigChannel+0x82>
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	64bb      	str	r3, [r7, #72]	; 0x48
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001774:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001776:	fa93 f3a3 	rbit	r3, r3
 800177a:	647b      	str	r3, [r7, #68]	; 0x44
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800177c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800177e:	fab3 f383 	clz	r3, r3
 8001782:	b2db      	uxtb	r3, r3
 8001784:	f003 031f 	and.w	r3, r3, #31
 8001788:	2201      	movs	r2, #1
 800178a:	fa02 f303 	lsl.w	r3, r2, r3
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	6812      	ldr	r2, [r2, #0]
 8001792:	69d1      	ldr	r1, [r2, #28]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	430b      	orrs	r3, r1
 800179a:	61d3      	str	r3, [r2, #28]

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6818      	ldr	r0, [r3, #0]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	6859      	ldr	r1, [r3, #4]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	f7ff fbe6 	bl	8000f7a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fd14 	bl	80011e0 <LL_ADC_REG_IsConversionOngoing>
 80017b8:	65b8      	str	r0, [r7, #88]	; 0x58
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff fd21 	bl	8001206 <LL_ADC_INJ_IsConversionOngoing>
 80017c4:	6578      	str	r0, [r7, #84]	; 0x54
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	f040 80b3 	bne.w	8001934 <HAL_ADC_ConfigChannel+0x228>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f040 80af 	bne.w	8001934 <HAL_ADC_ConfigChannel+0x228>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6818      	ldr	r0, [r3, #0]
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	6819      	ldr	r1, [r3, #0]
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	461a      	mov	r2, r3
 80017e4:	f7ff fbf2 	bl	8000fcc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80017e8:	4b69      	ldr	r3, [pc, #420]	; (8001990 <HAL_ADC_ConfigChannel+0x284>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80017f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80017f4:	d10b      	bne.n	800180e <HAL_ADC_ConfigChannel+0x102>
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	695a      	ldr	r2, [r3, #20]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	089b      	lsrs	r3, r3, #2
 8001802:	f003 0307 	and.w	r3, r3, #7
 8001806:	005b      	lsls	r3, r3, #1
 8001808:	fa02 f303 	lsl.w	r3, r2, r3
 800180c:	e01d      	b.n	800184a <HAL_ADC_ConfigChannel+0x13e>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	f003 0310 	and.w	r3, r3, #16
 8001818:	2b00      	cmp	r3, #0
 800181a:	d10b      	bne.n	8001834 <HAL_ADC_ConfigChannel+0x128>
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	695a      	ldr	r2, [r3, #20]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	089b      	lsrs	r3, r3, #2
 8001828:	f003 0307 	and.w	r3, r3, #7
 800182c:	005b      	lsls	r3, r3, #1
 800182e:	fa02 f303 	lsl.w	r3, r2, r3
 8001832:	e00a      	b.n	800184a <HAL_ADC_ConfigChannel+0x13e>
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	695a      	ldr	r2, [r3, #20]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	089b      	lsrs	r3, r3, #2
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	fa02 f303 	lsl.w	r3, r2, r3
 800184a:	653b      	str	r3, [r7, #80]	; 0x50

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	691b      	ldr	r3, [r3, #16]
 8001850:	2b04      	cmp	r3, #4
 8001852:	d027      	beq.n	80018a4 <HAL_ADC_ConfigChannel+0x198>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6818      	ldr	r0, [r3, #0]
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	6919      	ldr	r1, [r3, #16]
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681a      	ldr	r2, [r3, #0]
 8001860:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001862:	f7ff fb29 	bl	8000eb8 <LL_ADC_SetOffset>

        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
        /* Set ADC selected offset signed saturation */
        LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6818      	ldr	r0, [r3, #0]
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	6919      	ldr	r1, [r3, #16]
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	7e5b      	ldrb	r3, [r3, #25]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d102      	bne.n	800187c <HAL_ADC_ConfigChannel+0x170>
 8001876:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800187a:	e000      	b.n	800187e <HAL_ADC_ConfigChannel+0x172>
 800187c:	2300      	movs	r3, #0
 800187e:	461a      	mov	r2, r3
 8001880:	f7ff fb50 	bl	8000f24 <LL_ADC_SetOffsetSignedSaturation>

        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
        /* Set ADC selected offset right shift */
        LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	6919      	ldr	r1, [r3, #16]
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	7e1b      	ldrb	r3, [r3, #24]
 8001890:	2b01      	cmp	r3, #1
 8001892:	d102      	bne.n	800189a <HAL_ADC_ConfigChannel+0x18e>
 8001894:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001898:	e000      	b.n	800189c <HAL_ADC_ConfigChannel+0x190>
 800189a:	2300      	movs	r3, #0
 800189c:	461a      	mov	r2, r3
 800189e:	f7ff fb28 	bl	8000ef2 <LL_ADC_SetDataRightShift>
 80018a2:	e047      	b.n	8001934 <HAL_ADC_ConfigChannel+0x228>
      else
      {
         /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
           If this is the case, offset OFRx is disabled since
           sConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018aa:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	069b      	lsls	r3, r3, #26
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d107      	bne.n	80018c8 <HAL_ADC_ConfigChannel+0x1bc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80018c6:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80018ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	069b      	lsls	r3, r3, #26
 80018d8:	429a      	cmp	r2, r3
 80018da:	d107      	bne.n	80018ec <HAL_ADC_ConfigChannel+0x1e0>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80018ea:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80018f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	069b      	lsls	r3, r3, #26
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d107      	bne.n	8001910 <HAL_ADC_ConfigChannel+0x204>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800190e:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001916:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	069b      	lsls	r3, r3, #26
 8001920:	429a      	cmp	r2, r3
 8001922:	d107      	bne.n	8001934 <HAL_ADC_ConfigChannel+0x228>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001932:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fc17 	bl	800116c <LL_ADC_IsEnabled>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	f040 81d9 	bne.w	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6818      	ldr	r0, [r3, #0]
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	6819      	ldr	r1, [r3, #0]
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	461a      	mov	r2, r3
 8001954:	f7ff fb62 	bl	800101c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	4a0b      	ldr	r2, [pc, #44]	; (800198c <HAL_ADC_ConfigChannel+0x280>)
 800195e:	4293      	cmp	r3, r2
 8001960:	f040 8101 	bne.w	8001b66 <HAL_ADC_ConfigChannel+0x45a>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001970:	2b00      	cmp	r3, #0
 8001972:	d10f      	bne.n	8001994 <HAL_ADC_ConfigChannel+0x288>
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	0e9b      	lsrs	r3, r3, #26
 800197a:	3301      	adds	r3, #1
 800197c:	f003 031f 	and.w	r3, r3, #31
 8001980:	2b09      	cmp	r3, #9
 8001982:	bf94      	ite	ls
 8001984:	2301      	movls	r3, #1
 8001986:	2300      	movhi	r3, #0
 8001988:	b2db      	uxtb	r3, r3
 800198a:	e016      	b.n	80019ba <HAL_ADC_ConfigChannel+0x2ae>
 800198c:	47ff0000 	.word	0x47ff0000
 8001990:	5c001000 	.word	0x5c001000
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800199c:	fa93 f3a3 	rbit	r3, r3
 80019a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80019a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019a4:	fab3 f383 	clz	r3, r3
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	3301      	adds	r3, #1
 80019ac:	f003 031f 	and.w	r3, r3, #31
 80019b0:	2b09      	cmp	r3, #9
 80019b2:	bf94      	ite	ls
 80019b4:	2301      	movls	r3, #1
 80019b6:	2300      	movhi	r3, #0
 80019b8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d064      	beq.n	8001a88 <HAL_ADC_ConfigChannel+0x37c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d107      	bne.n	80019da <HAL_ADC_ConfigChannel+0x2ce>
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	0e9b      	lsrs	r3, r3, #26
 80019d0:	3301      	adds	r3, #1
 80019d2:	069b      	lsls	r3, r3, #26
 80019d4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019d8:	e00e      	b.n	80019f8 <HAL_ADC_ConfigChannel+0x2ec>
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019e2:	fa93 f3a3 	rbit	r3, r3
 80019e6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80019e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ea:	fab3 f383 	clz	r3, r3
 80019ee:	b2db      	uxtb	r3, r3
 80019f0:	3301      	adds	r3, #1
 80019f2:	069b      	lsls	r3, r3, #26
 80019f4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d109      	bne.n	8001a18 <HAL_ADC_ConfigChannel+0x30c>
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	0e9b      	lsrs	r3, r3, #26
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	f003 031f 	and.w	r3, r3, #31
 8001a10:	2101      	movs	r1, #1
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	e010      	b.n	8001a3a <HAL_ADC_ConfigChannel+0x32e>
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a20:	fa93 f3a3 	rbit	r3, r3
 8001a24:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a28:	fab3 f383 	clz	r3, r3
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	3301      	adds	r3, #1
 8001a30:	f003 031f 	and.w	r3, r3, #31
 8001a34:	2101      	movs	r1, #1
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	ea42 0103 	orr.w	r1, r2, r3
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d10a      	bne.n	8001a60 <HAL_ADC_ConfigChannel+0x354>
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	0e9b      	lsrs	r3, r3, #26
 8001a50:	3301      	adds	r3, #1
 8001a52:	f003 021f 	and.w	r2, r3, #31
 8001a56:	4613      	mov	r3, r2
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	4413      	add	r3, r2
 8001a5c:	051b      	lsls	r3, r3, #20
 8001a5e:	e011      	b.n	8001a84 <HAL_ADC_ConfigChannel+0x378>
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a68:	fa93 f3a3 	rbit	r3, r3
 8001a6c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a70:	fab3 f383 	clz	r3, r3
 8001a74:	b2db      	uxtb	r3, r3
 8001a76:	3301      	adds	r3, #1
 8001a78:	f003 021f 	and.w	r2, r3, #31
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a84:	430b      	orrs	r3, r1
 8001a86:	e069      	b.n	8001b5c <HAL_ADC_ConfigChannel+0x450>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d107      	bne.n	8001aa4 <HAL_ADC_ConfigChannel+0x398>
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	0e9b      	lsrs	r3, r3, #26
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	069b      	lsls	r3, r3, #26
 8001a9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001aa2:	e00e      	b.n	8001ac2 <HAL_ADC_ConfigChannel+0x3b6>
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aaa:	6a3b      	ldr	r3, [r7, #32]
 8001aac:	fa93 f3a3 	rbit	r3, r3
 8001ab0:	61fb      	str	r3, [r7, #28]
  return result;
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	fab3 f383 	clz	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	3301      	adds	r3, #1
 8001abc:	069b      	lsls	r3, r3, #26
 8001abe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d109      	bne.n	8001ae2 <HAL_ADC_ConfigChannel+0x3d6>
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	0e9b      	lsrs	r3, r3, #26
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	f003 031f 	and.w	r3, r3, #31
 8001ada:	2101      	movs	r1, #1
 8001adc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae0:	e010      	b.n	8001b04 <HAL_ADC_ConfigChannel+0x3f8>
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	617b      	str	r3, [r7, #20]
  return result;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	fab3 f383 	clz	r3, r3
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	3301      	adds	r3, #1
 8001afa:	f003 031f 	and.w	r3, r3, #31
 8001afe:	2101      	movs	r1, #1
 8001b00:	fa01 f303 	lsl.w	r3, r1, r3
 8001b04:	ea42 0103 	orr.w	r1, r2, r3
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d10d      	bne.n	8001b30 <HAL_ADC_ConfigChannel+0x424>
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	0e9b      	lsrs	r3, r3, #26
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	f003 021f 	and.w	r2, r3, #31
 8001b20:	4613      	mov	r3, r2
 8001b22:	005b      	lsls	r3, r3, #1
 8001b24:	4413      	add	r3, r2
 8001b26:	3b1e      	subs	r3, #30
 8001b28:	051b      	lsls	r3, r3, #20
 8001b2a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b2e:	e014      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x44e>
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	693b      	ldr	r3, [r7, #16]
 8001b38:	fa93 f3a3 	rbit	r3, r3
 8001b3c:	60fb      	str	r3, [r7, #12]
  return result;
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	fab3 f383 	clz	r3, r3
 8001b44:	b2db      	uxtb	r3, r3
 8001b46:	3301      	adds	r3, #1
 8001b48:	f003 021f 	and.w	r2, r3, #31
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	005b      	lsls	r3, r3, #1
 8001b50:	4413      	add	r3, r2
 8001b52:	3b1e      	subs	r3, #30
 8001b54:	051b      	lsls	r3, r3, #20
 8001b56:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b5a:	430b      	orrs	r3, r1
 8001b5c:	683a      	ldr	r2, [r7, #0]
 8001b5e:	6892      	ldr	r2, [r2, #8]
 8001b60:	4619      	mov	r1, r3
 8001b62:	f7ff fa33 	bl	8000fcc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f280 80c4 	bge.w	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a65      	ldr	r2, [pc, #404]	; (8001d0c <HAL_ADC_ConfigChannel+0x600>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d004      	beq.n	8001b84 <HAL_ADC_ConfigChannel+0x478>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a64      	ldr	r2, [pc, #400]	; (8001d10 <HAL_ADC_ConfigChannel+0x604>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d101      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x47c>
 8001b84:	4b63      	ldr	r3, [pc, #396]	; (8001d14 <HAL_ADC_ConfigChannel+0x608>)
 8001b86:	e000      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x47e>
 8001b88:	4b63      	ldr	r3, [pc, #396]	; (8001d18 <HAL_ADC_ConfigChannel+0x60c>)
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	f7ff f986 	bl	8000e9c <LL_ADC_GetCommonPathInternalCh>
 8001b90:	64f8      	str	r0, [r7, #76]	; 0x4c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a5d      	ldr	r2, [pc, #372]	; (8001d0c <HAL_ADC_ConfigChannel+0x600>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d004      	beq.n	8001ba6 <HAL_ADC_ConfigChannel+0x49a>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a5b      	ldr	r2, [pc, #364]	; (8001d10 <HAL_ADC_ConfigChannel+0x604>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d10e      	bne.n	8001bc4 <HAL_ADC_ConfigChannel+0x4b8>
 8001ba6:	4859      	ldr	r0, [pc, #356]	; (8001d0c <HAL_ADC_ConfigChannel+0x600>)
 8001ba8:	f7ff fae0 	bl	800116c <LL_ADC_IsEnabled>
 8001bac:	4604      	mov	r4, r0
 8001bae:	4858      	ldr	r0, [pc, #352]	; (8001d10 <HAL_ADC_ConfigChannel+0x604>)
 8001bb0:	f7ff fadc 	bl	800116c <LL_ADC_IsEnabled>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	4323      	orrs	r3, r4
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	bf0c      	ite	eq
 8001bbc:	2301      	moveq	r3, #1
 8001bbe:	2300      	movne	r3, #0
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	e008      	b.n	8001bd6 <HAL_ADC_ConfigChannel+0x4ca>
 8001bc4:	4855      	ldr	r0, [pc, #340]	; (8001d1c <HAL_ADC_ConfigChannel+0x610>)
 8001bc6:	f7ff fad1 	bl	800116c <LL_ADC_IsEnabled>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	bf0c      	ite	eq
 8001bd0:	2301      	moveq	r3, #1
 8001bd2:	2300      	movne	r3, #0
 8001bd4:	b2db      	uxtb	r3, r3
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d07b      	beq.n	8001cd2 <HAL_ADC_ConfigChannel+0x5c6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a50      	ldr	r2, [pc, #320]	; (8001d20 <HAL_ADC_ConfigChannel+0x614>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d12e      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x536>
 8001be4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001be6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d129      	bne.n	8001c42 <HAL_ADC_ConfigChannel+0x536>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a4a      	ldr	r2, [pc, #296]	; (8001d1c <HAL_ADC_ConfigChannel+0x610>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d17f      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a43      	ldr	r2, [pc, #268]	; (8001d0c <HAL_ADC_ConfigChannel+0x600>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d004      	beq.n	8001c0c <HAL_ADC_ConfigChannel+0x500>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a42      	ldr	r2, [pc, #264]	; (8001d10 <HAL_ADC_ConfigChannel+0x604>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d101      	bne.n	8001c10 <HAL_ADC_ConfigChannel+0x504>
 8001c0c:	4a41      	ldr	r2, [pc, #260]	; (8001d14 <HAL_ADC_ConfigChannel+0x608>)
 8001c0e:	e000      	b.n	8001c12 <HAL_ADC_ConfigChannel+0x506>
 8001c10:	4a41      	ldr	r2, [pc, #260]	; (8001d18 <HAL_ADC_ConfigChannel+0x60c>)
 8001c12:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c14:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4610      	mov	r0, r2
 8001c1c:	f7ff f92b 	bl	8000e76 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001c20:	4b40      	ldr	r3, [pc, #256]	; (8001d24 <HAL_ADC_ConfigChannel+0x618>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	099b      	lsrs	r3, r3, #6
 8001c26:	4a40      	ldr	r2, [pc, #256]	; (8001d28 <HAL_ADC_ConfigChannel+0x61c>)
 8001c28:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2c:	099b      	lsrs	r3, r3, #6
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
 8001c32:	e002      	b.n	8001c3a <HAL_ADC_ConfigChannel+0x52e>
              {
                wait_loop_index--;
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	3b01      	subs	r3, #1
 8001c38:	60bb      	str	r3, [r7, #8]
              while(wait_loop_index != 0UL)
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1f9      	bne.n	8001c34 <HAL_ADC_ConfigChannel+0x528>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001c40:	e05a      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	4a39      	ldr	r2, [pc, #228]	; (8001d2c <HAL_ADC_ConfigChannel+0x620>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d11e      	bne.n	8001c8a <HAL_ADC_ConfigChannel+0x57e>
 8001c4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c4e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d119      	bne.n	8001c8a <HAL_ADC_ConfigChannel+0x57e>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4a30      	ldr	r2, [pc, #192]	; (8001d1c <HAL_ADC_ConfigChannel+0x610>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d14b      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a29      	ldr	r2, [pc, #164]	; (8001d0c <HAL_ADC_ConfigChannel+0x600>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d004      	beq.n	8001c74 <HAL_ADC_ConfigChannel+0x568>
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a28      	ldr	r2, [pc, #160]	; (8001d10 <HAL_ADC_ConfigChannel+0x604>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d101      	bne.n	8001c78 <HAL_ADC_ConfigChannel+0x56c>
 8001c74:	4a27      	ldr	r2, [pc, #156]	; (8001d14 <HAL_ADC_ConfigChannel+0x608>)
 8001c76:	e000      	b.n	8001c7a <HAL_ADC_ConfigChannel+0x56e>
 8001c78:	4a27      	ldr	r2, [pc, #156]	; (8001d18 <HAL_ADC_ConfigChannel+0x60c>)
 8001c7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c7c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c80:	4619      	mov	r1, r3
 8001c82:	4610      	mov	r0, r2
 8001c84:	f7ff f8f7 	bl	8000e76 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001c88:	e036      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a28      	ldr	r2, [pc, #160]	; (8001d30 <HAL_ADC_ConfigChannel+0x624>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d131      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
 8001c94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d12c      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a1e      	ldr	r2, [pc, #120]	; (8001d1c <HAL_ADC_ConfigChannel+0x610>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d127      	bne.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4a17      	ldr	r2, [pc, #92]	; (8001d0c <HAL_ADC_ConfigChannel+0x600>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d004      	beq.n	8001cbc <HAL_ADC_ConfigChannel+0x5b0>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a16      	ldr	r2, [pc, #88]	; (8001d10 <HAL_ADC_ConfigChannel+0x604>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d101      	bne.n	8001cc0 <HAL_ADC_ConfigChannel+0x5b4>
 8001cbc:	4a15      	ldr	r2, [pc, #84]	; (8001d14 <HAL_ADC_ConfigChannel+0x608>)
 8001cbe:	e000      	b.n	8001cc2 <HAL_ADC_ConfigChannel+0x5b6>
 8001cc0:	4a15      	ldr	r2, [pc, #84]	; (8001d18 <HAL_ADC_ConfigChannel+0x60c>)
 8001cc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4610      	mov	r0, r2
 8001ccc:	f7ff f8d3 	bl	8000e76 <LL_ADC_SetCommonPathInternalCh>
 8001cd0:	e012      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd6:	f043 0220 	orr.w	r2, r3, #32
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001ce4:	e008      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x5ec>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cea:	f043 0220 	orr.w	r2, r3, #32
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001d00:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	3764      	adds	r7, #100	; 0x64
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd90      	pop	{r4, r7, pc}
 8001d0c:	40022000 	.word	0x40022000
 8001d10:	40022100 	.word	0x40022100
 8001d14:	40022300 	.word	0x40022300
 8001d18:	58026300 	.word	0x58026300
 8001d1c:	58026000 	.word	0x58026000
 8001d20:	cb840000 	.word	0xcb840000
 8001d24:	24040000 	.word	0x24040000
 8001d28:	053e2d63 	.word	0x053e2d63
 8001d2c:	c7520000 	.word	0xc7520000
 8001d30:	cfb80000 	.word	0xcfb80000

08001d34 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff fa13 	bl	800116c <LL_ADC_IsEnabled>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d167      	bne.n	8001e1c <ADC_Enable+0xe8>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	689a      	ldr	r2, [r3, #8]
 8001d52:	4b35      	ldr	r3, [pc, #212]	; (8001e28 <ADC_Enable+0xf4>)
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d00d      	beq.n	8001d76 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d5e:	f043 0210 	orr.w	r2, r3, #16
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d6a:	f043 0201 	orr.w	r2, r3, #1
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e053      	b.n	8001e1e <ADC_Enable+0xea>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff f9ce 	bl	800111c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001d80:	f7ff f82c 	bl	8000ddc <HAL_GetTick>
 8001d84:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a28      	ldr	r2, [pc, #160]	; (8001e2c <ADC_Enable+0xf8>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d004      	beq.n	8001d9a <ADC_Enable+0x66>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a26      	ldr	r2, [pc, #152]	; (8001e30 <ADC_Enable+0xfc>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d101      	bne.n	8001d9e <ADC_Enable+0x6a>
 8001d9a:	4b26      	ldr	r3, [pc, #152]	; (8001e34 <ADC_Enable+0x100>)
 8001d9c:	e000      	b.n	8001da0 <ADC_Enable+0x6c>
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <ADC_Enable+0x104>)
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff f95f 	bl	8001064 <LL_ADC_GetMultimode>
 8001da6:	60b8      	str	r0, [r7, #8]
    if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a20      	ldr	r2, [pc, #128]	; (8001e30 <ADC_Enable+0xfc>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d002      	beq.n	8001db8 <ADC_Enable+0x84>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	e000      	b.n	8001dba <ADC_Enable+0x86>
 8001db8:	4b1c      	ldr	r3, [pc, #112]	; (8001e2c <ADC_Enable+0xf8>)
 8001dba:	687a      	ldr	r2, [r7, #4]
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d025      	beq.n	8001e0e <ADC_Enable+0xda>
         || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d129      	bne.n	8001e1c <ADC_Enable+0xe8>
       )
    {
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001dc8:	e021      	b.n	8001e0e <ADC_Enable+0xda>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f9cc 	bl	800116c <LL_ADC_IsEnabled>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d104      	bne.n	8001de4 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff f99c 	bl	800111c <LL_ADC_Enable>
        }

        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001de4:	f7fe fffa 	bl	8000ddc <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b02      	cmp	r3, #2
 8001df0:	d90d      	bls.n	8001e0e <ADC_Enable+0xda>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001df6:	f043 0210 	orr.w	r2, r3, #16
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e02:	f043 0201 	orr.w	r2, r3, #1
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e007      	b.n	8001e1e <ADC_Enable+0xea>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0301 	and.w	r3, r3, #1
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d1d6      	bne.n	8001dca <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	8000003f 	.word	0x8000003f
 8001e2c:	40022000 	.word	0x40022000
 8001e30:	40022100 	.word	0x40022100
 8001e34:	40022300 	.word	0x40022300
 8001e38:	58026300 	.word	0x58026300

08001e3c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4618      	mov	r0, r3
 8001e4a:	f7ff f9a2 	bl	8001192 <LL_ADC_IsDisableOngoing>
 8001e4e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f989 	bl	800116c <LL_ADC_IsEnabled>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d040      	beq.n	8001ee2 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d13d      	bne.n	8001ee2 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f003 030d 	and.w	r3, r3, #13
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d10c      	bne.n	8001e8e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff f963 	bl	8001144 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2203      	movs	r2, #3
 8001e84:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001e86:	f7fe ffa9 	bl	8000ddc <HAL_GetTick>
 8001e8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001e8c:	e022      	b.n	8001ed4 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e92:	f043 0210 	orr.w	r2, r3, #16
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e9e:	f043 0201 	orr.w	r2, r3, #1
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e01c      	b.n	8001ee4 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001eaa:	f7fe ff97 	bl	8000ddc <HAL_GetTick>
 8001eae:	4602      	mov	r2, r0
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	1ad3      	subs	r3, r2, r3
 8001eb4:	2b02      	cmp	r3, #2
 8001eb6:	d90d      	bls.n	8001ed4 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ebc:	f043 0210 	orr.w	r2, r3, #16
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ec8:	f043 0201 	orr.w	r2, r3, #1
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e007      	b.n	8001ee4 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d1e3      	bne.n	8001eaa <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001ee2:	2300      	movs	r3, #0
}
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	3710      	adds	r7, #16
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}

08001eec <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001efe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d14b      	bne.n	8001f9e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0308 	and.w	r3, r3, #8
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d021      	beq.n	8001f64 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7ff f815 	bl	8000f54 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d032      	beq.n	8001f96 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d12b      	bne.n	8001f96 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d11f      	bne.n	8001f96 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f5a:	f043 0201 	orr.w	r2, r3, #1
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	655a      	str	r2, [r3, #84]	; 0x54
 8001f62:	e018      	b.n	8001f96 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f003 0303 	and.w	r3, r3, #3
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d111      	bne.n	8001f96 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d105      	bne.n	8001f96 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f8e:	f043 0201 	orr.w	r2, r3, #1
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001f96:	68f8      	ldr	r0, [r7, #12]
 8001f98:	f7fe fd1e 	bl	80009d8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001f9c:	e00e      	b.n	8001fbc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa2:	f003 0310 	and.w	r3, r3, #16
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8001faa:	68f8      	ldr	r0, [r7, #12]
 8001fac:	f7ff fba4 	bl	80016f8 <HAL_ADC_ErrorCallback>
}
 8001fb0:	e004      	b.n	8001fbc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	4798      	blx	r3
}
 8001fbc:	bf00      	nop
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f7ff fb86 	bl	80016e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fd8:	bf00      	nop
 8001fda:	3710      	adds	r7, #16
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fec:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ffe:	f043 0204 	orr.w	r2, r3, #4
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002006:	68f8      	ldr	r0, [r7, #12]
 8002008:	f7ff fb76 	bl	80016f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800200c:	bf00      	nop
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef* hadc)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if(ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a74      	ldr	r2, [pc, #464]	; (80021f4 <ADC_ConfigureBoostMode+0x1e0>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d004      	beq.n	8002030 <ADC_ConfigureBoostMode+0x1c>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a73      	ldr	r2, [pc, #460]	; (80021f8 <ADC_ConfigureBoostMode+0x1e4>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d109      	bne.n	8002044 <ADC_ConfigureBoostMode+0x30>
 8002030:	4b72      	ldr	r3, [pc, #456]	; (80021fc <ADC_ConfigureBoostMode+0x1e8>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002038:	2b00      	cmp	r3, #0
 800203a:	bf14      	ite	ne
 800203c:	2301      	movne	r3, #1
 800203e:	2300      	moveq	r3, #0
 8002040:	b2db      	uxtb	r3, r3
 8002042:	e008      	b.n	8002056 <ADC_ConfigureBoostMode+0x42>
 8002044:	4b6e      	ldr	r3, [pc, #440]	; (8002200 <ADC_ConfigureBoostMode+0x1ec>)
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800204c:	2b00      	cmp	r3, #0
 800204e:	bf14      	ite	ne
 8002050:	2301      	movne	r3, #1
 8002052:	2300      	moveq	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d01a      	beq.n	8002090 <ADC_ConfigureBoostMode+0x7c>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800205a:	f003 fb81 	bl	8005760 <HAL_RCC_GetHCLKFreq>
 800205e:	60f8      	str	r0, [r7, #12]
    switch(hadc->Init.ClockPrescaler)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002068:	d006      	beq.n	8002078 <ADC_ConfigureBoostMode+0x64>
 800206a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800206e:	d00b      	beq.n	8002088 <ADC_ConfigureBoostMode+0x74>
 8002070:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002074:	d000      	beq.n	8002078 <ADC_ConfigureBoostMode+0x64>
        break;
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
        break;
      default:
        break;
 8002076:	e05d      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	0c1b      	lsrs	r3, r3, #16
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	fbb2 f3f3 	udiv	r3, r2, r3
 8002084:	60fb      	str	r3, [r7, #12]
        break;
 8002086:	e055      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= 4UL;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	089b      	lsrs	r3, r3, #2
 800208c:	60fb      	str	r3, [r7, #12]
        break;
 800208e:	e051      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002090:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002094:	f004 fa70 	bl	8006578 <HAL_RCCEx_GetPeriphCLKFreq>
 8002098:	60f8      	str	r0, [r7, #12]
    switch(hadc->Init.ClockPrescaler)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80020a2:	d02a      	beq.n	80020fa <ADC_ConfigureBoostMode+0xe6>
 80020a4:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80020a8:	d813      	bhi.n	80020d2 <ADC_ConfigureBoostMode+0xbe>
 80020aa:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80020ae:	d024      	beq.n	80020fa <ADC_ConfigureBoostMode+0xe6>
 80020b0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80020b4:	d806      	bhi.n	80020c4 <ADC_ConfigureBoostMode+0xb0>
 80020b6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80020ba:	d01e      	beq.n	80020fa <ADC_ConfigureBoostMode+0xe6>
 80020bc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80020c0:	d01b      	beq.n	80020fa <ADC_ConfigureBoostMode+0xe6>
        break;
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
        break;
      default:
        break;
 80020c2:	e037      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
    switch(hadc->Init.ClockPrescaler)
 80020c4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80020c8:	d017      	beq.n	80020fa <ADC_ConfigureBoostMode+0xe6>
 80020ca:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80020ce:	d014      	beq.n	80020fa <ADC_ConfigureBoostMode+0xe6>
        break;
 80020d0:	e030      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
    switch(hadc->Init.ClockPrescaler)
 80020d2:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80020d6:	d021      	beq.n	800211c <ADC_ConfigureBoostMode+0x108>
 80020d8:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 80020dc:	d806      	bhi.n	80020ec <ADC_ConfigureBoostMode+0xd8>
 80020de:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 80020e2:	d013      	beq.n	800210c <ADC_ConfigureBoostMode+0xf8>
 80020e4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80020e8:	d014      	beq.n	8002114 <ADC_ConfigureBoostMode+0x100>
        break;
 80020ea:	e023      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
    switch(hadc->Init.ClockPrescaler)
 80020ec:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 80020f0:	d018      	beq.n	8002124 <ADC_ConfigureBoostMode+0x110>
 80020f2:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 80020f6:	d019      	beq.n	800212c <ADC_ConfigureBoostMode+0x118>
        break;
 80020f8:	e01c      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	0c9b      	lsrs	r3, r3, #18
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	fbb2 f3f3 	udiv	r3, r2, r3
 8002108:	60fb      	str	r3, [r7, #12]
        break;
 800210a:	e013      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= 16UL;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	091b      	lsrs	r3, r3, #4
 8002110:	60fb      	str	r3, [r7, #12]
      break;
 8002112:	e00f      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= 32UL;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	095b      	lsrs	r3, r3, #5
 8002118:	60fb      	str	r3, [r7, #12]
        break;
 800211a:	e00b      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= 64UL;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	099b      	lsrs	r3, r3, #6
 8002120:	60fb      	str	r3, [r7, #12]
        break;
 8002122:	e007      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= 128UL;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	09db      	lsrs	r3, r3, #7
 8002128:	60fb      	str	r3, [r7, #12]
        break;
 800212a:	e003      	b.n	8002134 <ADC_ConfigureBoostMode+0x120>
        freq /= 256UL;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	0a1b      	lsrs	r3, r3, #8
 8002130:	60fb      	str	r3, [r7, #12]
        break;
 8002132:	bf00      	nop
    }
  }

  if(HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002134:	f7fe fe80 	bl	8000e38 <HAL_GetREVID>
 8002138:	4602      	mov	r2, r0
 800213a:	f241 0303 	movw	r3, #4099	; 0x1003
 800213e:	429a      	cmp	r2, r3
 8002140:	d815      	bhi.n	800216e <ADC_ConfigureBoostMode+0x15a>
  {
    if(freq > 20000000UL)
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	4a2f      	ldr	r2, [pc, #188]	; (8002204 <ADC_ConfigureBoostMode+0x1f0>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d908      	bls.n	800215c <ADC_ConfigureBoostMode+0x148>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	689a      	ldr	r2, [r3, #8]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002158:	609a      	str	r2, [r3, #8]
    else /* if(freq > 25000000UL) */
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
}
 800215a:	e047      	b.n	80021ec <ADC_ConfigureBoostMode+0x1d8>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	689a      	ldr	r2, [r3, #8]
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800216a:	609a      	str	r2, [r3, #8]
}
 800216c:	e03e      	b.n	80021ec <ADC_ConfigureBoostMode+0x1d8>
    freq /= 2U; /* divider by 2 for Rev.V */
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	085b      	lsrs	r3, r3, #1
 8002172:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	4a24      	ldr	r2, [pc, #144]	; (8002208 <ADC_ConfigureBoostMode+0x1f4>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d808      	bhi.n	800218e <ADC_ConfigureBoostMode+0x17a>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	689a      	ldr	r2, [r3, #8]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800218a:	609a      	str	r2, [r3, #8]
}
 800218c:	e02e      	b.n	80021ec <ADC_ConfigureBoostMode+0x1d8>
    else if((freq > 6250000UL) && (freq <= 12500000UL))
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4a1d      	ldr	r2, [pc, #116]	; (8002208 <ADC_ConfigureBoostMode+0x1f4>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d90e      	bls.n	80021b4 <ADC_ConfigureBoostMode+0x1a0>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4a1c      	ldr	r2, [pc, #112]	; (800220c <ADC_ConfigureBoostMode+0x1f8>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d80a      	bhi.n	80021b4 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	e01b      	b.n	80021ec <ADC_ConfigureBoostMode+0x1d8>
    else if((freq > 12500000UL) && (freq <= 25000000UL))
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4a15      	ldr	r2, [pc, #84]	; (800220c <ADC_ConfigureBoostMode+0x1f8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d90e      	bls.n	80021da <ADC_ConfigureBoostMode+0x1c6>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4a14      	ldr	r2, [pc, #80]	; (8002210 <ADC_ConfigureBoostMode+0x1fc>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d80a      	bhi.n	80021da <ADC_ConfigureBoostMode+0x1c6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	e008      	b.n	80021ec <ADC_ConfigureBoostMode+0x1d8>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	689a      	ldr	r2, [r3, #8]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80021e8:	609a      	str	r2, [r3, #8]
}
 80021ea:	e7ff      	b.n	80021ec <ADC_ConfigureBoostMode+0x1d8>
 80021ec:	bf00      	nop
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40022000 	.word	0x40022000
 80021f8:	40022100 	.word	0x40022100
 80021fc:	40022300 	.word	0x40022300
 8002200:	58026300 	.word	0x58026300
 8002204:	01312d00 	.word	0x01312d00
 8002208:	005f5e10 	.word	0x005f5e10
 800220c:	00bebc20 	.word	0x00bebc20
 8002210:	017d7840 	.word	0x017d7840

08002214 <LL_ADC_IsEnabled>:
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b01      	cmp	r3, #1
 8002226:	d101      	bne.n	800222c <LL_ADC_IsEnabled+0x18>
 8002228:	2301      	movs	r3, #1
 800222a:	e000      	b.n	800222e <LL_ADC_IsEnabled+0x1a>
 800222c:	2300      	movs	r3, #0
}
 800222e:	4618      	mov	r0, r3
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
	...

0800223c <LL_ADC_StartCalibration>:
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	60f8      	str	r0, [r7, #12]
 8002244:	60b9      	str	r1, [r7, #8]
 8002246:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <LL_ADC_StartCalibration+0x38>)
 800224e:	4013      	ands	r3, r2
 8002250:	68ba      	ldr	r2, [r7, #8]
 8002252:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800225c:	430a      	orrs	r2, r1
 800225e:	4313      	orrs	r3, r2
 8002260:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	609a      	str	r2, [r3, #8]
}
 8002268:	bf00      	nop
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	3ffeffc0 	.word	0x3ffeffc0

08002278 <LL_ADC_IsCalibrationOnGoing>:
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002288:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800228c:	d101      	bne.n	8002292 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800228e:	2301      	movs	r3, #1
 8002290:	e000      	b.n	8002294 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002292:	2300      	movs	r3, #0
}
 8002294:	4618      	mov	r0, r3
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229e:	4770      	bx	lr

080022a0 <LL_ADC_REG_IsConversionOngoing>:
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	689b      	ldr	r3, [r3, #8]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b04      	cmp	r3, #4
 80022b2:	d101      	bne.n	80022b8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80022b4:	2301      	movs	r3, #1
 80022b6:	e000      	b.n	80022ba <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022b8:	2300      	movs	r3, #0
}
 80022ba:	4618      	mov	r0, r3
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80022d4:	2300      	movs	r3, #0
 80022d6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d101      	bne.n	80022e6 <HAL_ADCEx_Calibration_Start+0x1e>
 80022e2:	2302      	movs	r3, #2
 80022e4:	e04c      	b.n	8002380 <HAL_ADCEx_Calibration_Start+0xb8>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f7ff fda4 	bl	8001e3c <ADC_Disable>
 80022f4:	4603      	mov	r3, r0
 80022f6:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80022f8:	7dfb      	ldrb	r3, [r7, #23]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d135      	bne.n	800236a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002302:	4b21      	ldr	r3, [pc, #132]	; (8002388 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002304:	4013      	ands	r3, r2
 8002306:	f043 0202 	orr.w	r2, r3, #2
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance , CalibrationMode, SingleDiff );
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	68b9      	ldr	r1, [r7, #8]
 8002316:	4618      	mov	r0, r3
 8002318:	f7ff ff90 	bl	800223c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800231c:	e014      	b.n	8002348 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	3301      	adds	r3, #1
 8002322:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	4a19      	ldr	r2, [pc, #100]	; (800238c <HAL_ADCEx_Calibration_Start+0xc4>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d90d      	bls.n	8002348 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002330:	f023 0312 	bic.w	r3, r3, #18
 8002334:	f043 0210 	orr.w	r2, r3, #16
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e01b      	b.n	8002380 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ff93 	bl	8002278 <LL_ADC_IsCalibrationOnGoing>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d1e2      	bne.n	800231e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800235c:	f023 0303 	bic.w	r3, r3, #3
 8002360:	f043 0201 	orr.w	r2, r3, #1
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	655a      	str	r2, [r3, #84]	; 0x54
 8002368:	e005      	b.n	8002376 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800236e:	f043 0210 	orr.w	r2, r3, #16
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800237e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}
 8002388:	ffffeefd 	.word	0xffffeefd
 800238c:	25c3f7ff 	.word	0x25c3f7ff

08002390 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002390:	b590      	push	{r4, r7, lr}
 8002392:	b09f      	sub	sp, #124	; 0x7c
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d101      	bne.n	80023ae <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e0ba      	b.n	8002524 <HAL_ADCEx_MultiModeConfigChannel+0x194>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a5c      	ldr	r2, [pc, #368]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d102      	bne.n	80023c6 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80023c0:	4b5b      	ldr	r3, [pc, #364]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80023c2:	60bb      	str	r3, [r7, #8]
 80023c4:	e001      	b.n	80023ca <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80023c6:	2300      	movs	r3, #0
 80023c8:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d10b      	bne.n	80023e8 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023d4:	f043 0220 	orr.w	r2, r3, #32
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e09d      	b.n	8002524 <HAL_ADCEx_MultiModeConfigChannel+0x194>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff ff58 	bl	80022a0 <LL_ADC_REG_IsConversionOngoing>
 80023f0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff52 	bl	80022a0 <LL_ADC_REG_IsConversionOngoing>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d17f      	bne.n	8002502 <HAL_ADCEx_MultiModeConfigChannel+0x172>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002402:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002404:	2b00      	cmp	r3, #0
 8002406:	d17c      	bne.n	8002502 <HAL_ADCEx_MultiModeConfigChannel+0x172>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a47      	ldr	r2, [pc, #284]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d004      	beq.n	800241c <HAL_ADCEx_MultiModeConfigChannel+0x8c>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4a46      	ldr	r2, [pc, #280]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d101      	bne.n	8002420 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 800241c:	4b45      	ldr	r3, [pc, #276]	; (8002534 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 800241e:	e000      	b.n	8002422 <HAL_ADCEx_MultiModeConfigChannel+0x92>
 8002420:	4b45      	ldr	r3, [pc, #276]	; (8002538 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8002422:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d039      	beq.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
    {
    MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800242c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	431a      	orrs	r2, r3
 800243a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800243c:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4a3a      	ldr	r2, [pc, #232]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d004      	beq.n	8002452 <HAL_ADCEx_MultiModeConfigChannel+0xc2>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a38      	ldr	r2, [pc, #224]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d10e      	bne.n	8002470 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 8002452:	4836      	ldr	r0, [pc, #216]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 8002454:	f7ff fede 	bl	8002214 <LL_ADC_IsEnabled>
 8002458:	4604      	mov	r4, r0
 800245a:	4835      	ldr	r0, [pc, #212]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 800245c:	f7ff feda 	bl	8002214 <LL_ADC_IsEnabled>
 8002460:	4603      	mov	r3, r0
 8002462:	4323      	orrs	r3, r4
 8002464:	2b00      	cmp	r3, #0
 8002466:	bf0c      	ite	eq
 8002468:	2301      	moveq	r3, #1
 800246a:	2300      	movne	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	e008      	b.n	8002482 <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 8002470:	4832      	ldr	r0, [pc, #200]	; (800253c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8002472:	f7ff fecf 	bl	8002214 <LL_ADC_IsEnabled>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	bf0c      	ite	eq
 800247c:	2301      	moveq	r3, #1
 800247e:	2300      	movne	r3, #0
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d047      	beq.n	8002516 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	4b2d      	ldr	r3, [pc, #180]	; (8002540 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800248c:	4013      	ands	r3, r2
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	6811      	ldr	r1, [r2, #0]
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	6892      	ldr	r2, [r2, #8]
 8002496:	430a      	orrs	r2, r1
 8002498:	431a      	orrs	r2, r3
 800249a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800249c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800249e:	e03a      	b.n	8002516 <HAL_ADCEx_MultiModeConfigChannel+0x186>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80024a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80024a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024aa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	4a1e      	ldr	r2, [pc, #120]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80024b2:	4293      	cmp	r3, r2
 80024b4:	d004      	beq.n	80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x130>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a1d      	ldr	r2, [pc, #116]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d10e      	bne.n	80024de <HAL_ADCEx_MultiModeConfigChannel+0x14e>
 80024c0:	481a      	ldr	r0, [pc, #104]	; (800252c <HAL_ADCEx_MultiModeConfigChannel+0x19c>)
 80024c2:	f7ff fea7 	bl	8002214 <LL_ADC_IsEnabled>
 80024c6:	4604      	mov	r4, r0
 80024c8:	4819      	ldr	r0, [pc, #100]	; (8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>)
 80024ca:	f7ff fea3 	bl	8002214 <LL_ADC_IsEnabled>
 80024ce:	4603      	mov	r3, r0
 80024d0:	4323      	orrs	r3, r4
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	bf0c      	ite	eq
 80024d6:	2301      	moveq	r3, #1
 80024d8:	2300      	movne	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	e008      	b.n	80024f0 <HAL_ADCEx_MultiModeConfigChannel+0x160>
 80024de:	4817      	ldr	r0, [pc, #92]	; (800253c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80024e0:	f7ff fe98 	bl	8002214 <LL_ADC_IsEnabled>
 80024e4:	4603      	mov	r3, r0
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	bf0c      	ite	eq
 80024ea:	2301      	moveq	r3, #1
 80024ec:	2300      	movne	r3, #0
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d010      	beq.n	8002516 <HAL_ADCEx_MultiModeConfigChannel+0x186>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80024f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024f6:	689a      	ldr	r2, [r3, #8]
 80024f8:	4b11      	ldr	r3, [pc, #68]	; (8002540 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80024fe:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002500:	e009      	b.n	8002516 <HAL_ADCEx_MultiModeConfigChannel+0x186>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002506:	f043 0220 	orr.w	r2, r3, #32
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002514:	e000      	b.n	8002518 <HAL_ADCEx_MultiModeConfigChannel+0x188>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002516:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2200      	movs	r2, #0
 800251c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002520:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002524:	4618      	mov	r0, r3
 8002526:	377c      	adds	r7, #124	; 0x7c
 8002528:	46bd      	mov	sp, r7
 800252a:	bd90      	pop	{r4, r7, pc}
 800252c:	40022000 	.word	0x40022000
 8002530:	40022100 	.word	0x40022100
 8002534:	40022300 	.word	0x40022300
 8002538:	58026300 	.word	0x58026300
 800253c:	58026000 	.word	0x58026000
 8002540:	fffff0e0 	.word	0xfffff0e0

08002544 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f003 0307 	and.w	r3, r3, #7
 8002552:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002554:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <__NVIC_SetPriorityGrouping+0x40>)
 8002556:	68db      	ldr	r3, [r3, #12]
 8002558:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800255a:	68ba      	ldr	r2, [r7, #8]
 800255c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002560:	4013      	ands	r3, r2
 8002562:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <__NVIC_SetPriorityGrouping+0x44>)
 800256e:	4313      	orrs	r3, r2
 8002570:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002572:	4a04      	ldr	r2, [pc, #16]	; (8002584 <__NVIC_SetPriorityGrouping+0x40>)
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	60d3      	str	r3, [r2, #12]
}
 8002578:	bf00      	nop
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000ed00 	.word	0xe000ed00
 8002588:	05fa0000 	.word	0x05fa0000

0800258c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800258c:	b480      	push	{r7}
 800258e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002590:	4b04      	ldr	r3, [pc, #16]	; (80025a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	0a1b      	lsrs	r3, r3, #8
 8002596:	f003 0307 	and.w	r3, r3, #7
}
 800259a:	4618      	mov	r0, r3
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	4603      	mov	r3, r0
 80025b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	db0b      	blt.n	80025d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	f003 021f 	and.w	r2, r3, #31
 80025c0:	4907      	ldr	r1, [pc, #28]	; (80025e0 <__NVIC_EnableIRQ+0x38>)
 80025c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025c6:	095b      	lsrs	r3, r3, #5
 80025c8:	2001      	movs	r0, #1
 80025ca:	fa00 f202 	lsl.w	r2, r0, r2
 80025ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr
 80025de:	bf00      	nop
 80025e0:	e000e100 	.word	0xe000e100

080025e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	4603      	mov	r3, r0
 80025ec:	6039      	str	r1, [r7, #0]
 80025ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80025f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	db0a      	blt.n	800260e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	490c      	ldr	r1, [pc, #48]	; (8002630 <__NVIC_SetPriority+0x4c>)
 80025fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002602:	0112      	lsls	r2, r2, #4
 8002604:	b2d2      	uxtb	r2, r2
 8002606:	440b      	add	r3, r1
 8002608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800260c:	e00a      	b.n	8002624 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	b2da      	uxtb	r2, r3
 8002612:	4908      	ldr	r1, [pc, #32]	; (8002634 <__NVIC_SetPriority+0x50>)
 8002614:	88fb      	ldrh	r3, [r7, #6]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	3b04      	subs	r3, #4
 800261c:	0112      	lsls	r2, r2, #4
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	440b      	add	r3, r1
 8002622:	761a      	strb	r2, [r3, #24]
}
 8002624:	bf00      	nop
 8002626:	370c      	adds	r7, #12
 8002628:	46bd      	mov	sp, r7
 800262a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262e:	4770      	bx	lr
 8002630:	e000e100 	.word	0xe000e100
 8002634:	e000ed00 	.word	0xe000ed00

08002638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002638:	b480      	push	{r7}
 800263a:	b089      	sub	sp, #36	; 0x24
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	f003 0307 	and.w	r3, r3, #7
 800264a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	f1c3 0307 	rsb	r3, r3, #7
 8002652:	2b04      	cmp	r3, #4
 8002654:	bf28      	it	cs
 8002656:	2304      	movcs	r3, #4
 8002658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800265a:	69fb      	ldr	r3, [r7, #28]
 800265c:	3304      	adds	r3, #4
 800265e:	2b06      	cmp	r3, #6
 8002660:	d902      	bls.n	8002668 <NVIC_EncodePriority+0x30>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	3b03      	subs	r3, #3
 8002666:	e000      	b.n	800266a <NVIC_EncodePriority+0x32>
 8002668:	2300      	movs	r3, #0
 800266a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800266c:	f04f 32ff 	mov.w	r2, #4294967295
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	fa02 f303 	lsl.w	r3, r2, r3
 8002676:	43da      	mvns	r2, r3
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	401a      	ands	r2, r3
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002680:	f04f 31ff 	mov.w	r1, #4294967295
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	fa01 f303 	lsl.w	r3, r1, r3
 800268a:	43d9      	mvns	r1, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002690:	4313      	orrs	r3, r2
         );
}
 8002692:	4618      	mov	r0, r3
 8002694:	3724      	adds	r7, #36	; 0x24
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
	...

080026a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80026b0:	d301      	bcc.n	80026b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026b2:	2301      	movs	r3, #1
 80026b4:	e00f      	b.n	80026d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026b6:	4a0a      	ldr	r2, [pc, #40]	; (80026e0 <SysTick_Config+0x40>)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026be:	210f      	movs	r1, #15
 80026c0:	f04f 30ff 	mov.w	r0, #4294967295
 80026c4:	f7ff ff8e 	bl	80025e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026c8:	4b05      	ldr	r3, [pc, #20]	; (80026e0 <SysTick_Config+0x40>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ce:	4b04      	ldr	r3, [pc, #16]	; (80026e0 <SysTick_Config+0x40>)
 80026d0:	2207      	movs	r2, #7
 80026d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3708      	adds	r7, #8
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	e000e010 	.word	0xe000e010

080026e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f7ff ff29 	bl	8002544 <__NVIC_SetPriorityGrouping>
}
 80026f2:	bf00      	nop
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}

080026fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026fa:	b580      	push	{r7, lr}
 80026fc:	b086      	sub	sp, #24
 80026fe:	af00      	add	r7, sp, #0
 8002700:	4603      	mov	r3, r0
 8002702:	60b9      	str	r1, [r7, #8]
 8002704:	607a      	str	r2, [r7, #4]
 8002706:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002708:	f7ff ff40 	bl	800258c <__NVIC_GetPriorityGrouping>
 800270c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800270e:	687a      	ldr	r2, [r7, #4]
 8002710:	68b9      	ldr	r1, [r7, #8]
 8002712:	6978      	ldr	r0, [r7, #20]
 8002714:	f7ff ff90 	bl	8002638 <NVIC_EncodePriority>
 8002718:	4602      	mov	r2, r0
 800271a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800271e:	4611      	mov	r1, r2
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff ff5f 	bl	80025e4 <__NVIC_SetPriority>
}
 8002726:	bf00      	nop
 8002728:	3718      	adds	r7, #24
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	4603      	mov	r3, r0
 8002736:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002738:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff ff33 	bl	80025a8 <__NVIC_EnableIRQ>
}
 8002742:	bf00      	nop
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f7ff ffa4 	bl	80026a0 <SysTick_Config>
 8002758:	4603      	mov	r3, r0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8002768:	4b07      	ldr	r3, [pc, #28]	; (8002788 <HAL_GetCurrentCPUID+0x24>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	091b      	lsrs	r3, r3, #4
 800276e:	f003 030f 	and.w	r3, r3, #15
 8002772:	2b07      	cmp	r3, #7
 8002774:	d101      	bne.n	800277a <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8002776:	2303      	movs	r3, #3
 8002778:	e000      	b.n	800277c <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 800277a:	2301      	movs	r3, #1
  }
}
 800277c:	4618      	mov	r0, r3
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b086      	sub	sp, #24
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8002794:	f7fe fb22 	bl	8000ddc <HAL_GetTick>
 8002798:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e228      	b.n	8002bf6 <HAL_DMA_Init+0x46a>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	4a66      	ldr	r2, [pc, #408]	; (8002944 <HAL_DMA_Init+0x1b8>)
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d04a      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4a65      	ldr	r2, [pc, #404]	; (8002948 <HAL_DMA_Init+0x1bc>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d045      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a63      	ldr	r2, [pc, #396]	; (800294c <HAL_DMA_Init+0x1c0>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d040      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a62      	ldr	r2, [pc, #392]	; (8002950 <HAL_DMA_Init+0x1c4>)
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d03b      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a60      	ldr	r2, [pc, #384]	; (8002954 <HAL_DMA_Init+0x1c8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d036      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a5f      	ldr	r2, [pc, #380]	; (8002958 <HAL_DMA_Init+0x1cc>)
 80027dc:	4293      	cmp	r3, r2
 80027de:	d031      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a5d      	ldr	r2, [pc, #372]	; (800295c <HAL_DMA_Init+0x1d0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d02c      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4a5c      	ldr	r2, [pc, #368]	; (8002960 <HAL_DMA_Init+0x1d4>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d027      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a5a      	ldr	r2, [pc, #360]	; (8002964 <HAL_DMA_Init+0x1d8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d022      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	4a59      	ldr	r2, [pc, #356]	; (8002968 <HAL_DMA_Init+0x1dc>)
 8002804:	4293      	cmp	r3, r2
 8002806:	d01d      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a57      	ldr	r2, [pc, #348]	; (800296c <HAL_DMA_Init+0x1e0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d018      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a56      	ldr	r2, [pc, #344]	; (8002970 <HAL_DMA_Init+0x1e4>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d013      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a54      	ldr	r2, [pc, #336]	; (8002974 <HAL_DMA_Init+0x1e8>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d00e      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a53      	ldr	r2, [pc, #332]	; (8002978 <HAL_DMA_Init+0x1ec>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d009      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a51      	ldr	r2, [pc, #324]	; (800297c <HAL_DMA_Init+0x1f0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d004      	beq.n	8002844 <HAL_DMA_Init+0xb8>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a50      	ldr	r2, [pc, #320]	; (8002980 <HAL_DMA_Init+0x1f4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d101      	bne.n	8002848 <HAL_DMA_Init+0xbc>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <HAL_DMA_Init+0xbe>
 8002848:	2300      	movs	r3, #0
 800284a:	2b00      	cmp	r3, #0
 800284c:	f000 810b 	beq.w	8002a66 <HAL_DMA_Init+0x2da>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2202      	movs	r2, #2
 800285c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a37      	ldr	r2, [pc, #220]	; (8002944 <HAL_DMA_Init+0x1b8>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d04a      	beq.n	8002900 <HAL_DMA_Init+0x174>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a36      	ldr	r2, [pc, #216]	; (8002948 <HAL_DMA_Init+0x1bc>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d045      	beq.n	8002900 <HAL_DMA_Init+0x174>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a34      	ldr	r2, [pc, #208]	; (800294c <HAL_DMA_Init+0x1c0>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d040      	beq.n	8002900 <HAL_DMA_Init+0x174>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a33      	ldr	r2, [pc, #204]	; (8002950 <HAL_DMA_Init+0x1c4>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d03b      	beq.n	8002900 <HAL_DMA_Init+0x174>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a31      	ldr	r2, [pc, #196]	; (8002954 <HAL_DMA_Init+0x1c8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d036      	beq.n	8002900 <HAL_DMA_Init+0x174>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a30      	ldr	r2, [pc, #192]	; (8002958 <HAL_DMA_Init+0x1cc>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d031      	beq.n	8002900 <HAL_DMA_Init+0x174>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a2e      	ldr	r2, [pc, #184]	; (800295c <HAL_DMA_Init+0x1d0>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d02c      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a2d      	ldr	r2, [pc, #180]	; (8002960 <HAL_DMA_Init+0x1d4>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d027      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a2b      	ldr	r2, [pc, #172]	; (8002964 <HAL_DMA_Init+0x1d8>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d022      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a2a      	ldr	r2, [pc, #168]	; (8002968 <HAL_DMA_Init+0x1dc>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d01d      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a28      	ldr	r2, [pc, #160]	; (800296c <HAL_DMA_Init+0x1e0>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d018      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a27      	ldr	r2, [pc, #156]	; (8002970 <HAL_DMA_Init+0x1e4>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d013      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a25      	ldr	r2, [pc, #148]	; (8002974 <HAL_DMA_Init+0x1e8>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d00e      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a24      	ldr	r2, [pc, #144]	; (8002978 <HAL_DMA_Init+0x1ec>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d009      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a22      	ldr	r2, [pc, #136]	; (800297c <HAL_DMA_Init+0x1f0>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d004      	beq.n	8002900 <HAL_DMA_Init+0x174>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a21      	ldr	r2, [pc, #132]	; (8002980 <HAL_DMA_Init+0x1f4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d108      	bne.n	8002912 <HAL_DMA_Init+0x186>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f022 0201 	bic.w	r2, r2, #1
 800290e:	601a      	str	r2, [r3, #0]
 8002910:	e007      	b.n	8002922 <HAL_DMA_Init+0x196>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f022 0201 	bic.w	r2, r2, #1
 8002920:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002922:	e02f      	b.n	8002984 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002924:	f7fe fa5a 	bl	8000ddc <HAL_GetTick>
 8002928:	4602      	mov	r2, r0
 800292a:	693b      	ldr	r3, [r7, #16]
 800292c:	1ad3      	subs	r3, r2, r3
 800292e:	2b05      	cmp	r3, #5
 8002930:	d928      	bls.n	8002984 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2220      	movs	r2, #32
 8002936:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2203      	movs	r2, #3
 800293c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8002940:	2301      	movs	r3, #1
 8002942:	e158      	b.n	8002bf6 <HAL_DMA_Init+0x46a>
 8002944:	40020010 	.word	0x40020010
 8002948:	40020028 	.word	0x40020028
 800294c:	40020040 	.word	0x40020040
 8002950:	40020058 	.word	0x40020058
 8002954:	40020070 	.word	0x40020070
 8002958:	40020088 	.word	0x40020088
 800295c:	400200a0 	.word	0x400200a0
 8002960:	400200b8 	.word	0x400200b8
 8002964:	40020410 	.word	0x40020410
 8002968:	40020428 	.word	0x40020428
 800296c:	40020440 	.word	0x40020440
 8002970:	40020458 	.word	0x40020458
 8002974:	40020470 	.word	0x40020470
 8002978:	40020488 	.word	0x40020488
 800297c:	400204a0 	.word	0x400204a0
 8002980:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1c8      	bne.n	8002924 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4b98      	ldr	r3, [pc, #608]	; (8002c00 <HAL_DMA_Init+0x474>)
 800299e:	4013      	ands	r3, r2
 80029a0:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80029aa:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	691b      	ldr	r3, [r3, #16]
 80029b0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80029b6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029c2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a1b      	ldr	r3, [r3, #32]
 80029c8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80029ca:	697a      	ldr	r2, [r7, #20]
 80029cc:	4313      	orrs	r3, r2
 80029ce:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d4:	2b04      	cmp	r3, #4
 80029d6:	d107      	bne.n	80029e8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e0:	4313      	orrs	r3, r2
 80029e2:	697a      	ldr	r2, [r7, #20]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	617b      	str	r3, [r7, #20]
    }

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	697a      	ldr	r2, [r7, #20]
 80029ee:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	f023 0307 	bic.w	r3, r3, #7
 80029fe:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a04:	697a      	ldr	r2, [r7, #20]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0e:	2b04      	cmp	r3, #4
 8002a10:	d117      	bne.n	8002a42 <HAL_DMA_Init+0x2b6>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d00e      	beq.n	8002a42 <HAL_DMA_Init+0x2b6>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f001 fbd9 	bl	80041dc <DMA_CheckFifoParam>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d008      	beq.n	8002a42 <HAL_DMA_Init+0x2b6>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2240      	movs	r2, #64	; 0x40
 8002a34:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e0d9      	b.n	8002bf6 <HAL_DMA_Init+0x46a>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f001 fb14 	bl	8004078 <DMA_CalcBaseAndBitshift>
 8002a50:	4603      	mov	r3, r0
 8002a52:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a58:	f003 031f 	and.w	r3, r3, #31
 8002a5c:	223f      	movs	r2, #63	; 0x3f
 8002a5e:	409a      	lsls	r2, r3
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	609a      	str	r2, [r3, #8]
 8002a64:	e08c      	b.n	8002b80 <HAL_DMA_Init+0x3f4>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a66      	ldr	r2, [pc, #408]	; (8002c04 <HAL_DMA_Init+0x478>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d022      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a64      	ldr	r2, [pc, #400]	; (8002c08 <HAL_DMA_Init+0x47c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d01d      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a63      	ldr	r2, [pc, #396]	; (8002c0c <HAL_DMA_Init+0x480>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d018      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a61      	ldr	r2, [pc, #388]	; (8002c10 <HAL_DMA_Init+0x484>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d013      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a60      	ldr	r2, [pc, #384]	; (8002c14 <HAL_DMA_Init+0x488>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d00e      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a5e      	ldr	r2, [pc, #376]	; (8002c18 <HAL_DMA_Init+0x48c>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d009      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a5d      	ldr	r2, [pc, #372]	; (8002c1c <HAL_DMA_Init+0x490>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d004      	beq.n	8002ab6 <HAL_DMA_Init+0x32a>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a5b      	ldr	r2, [pc, #364]	; (8002c20 <HAL_DMA_Init+0x494>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d101      	bne.n	8002aba <HAL_DMA_Init+0x32e>
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e000      	b.n	8002abc <HAL_DMA_Init+0x330>
 8002aba:	2300      	movs	r3, #0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d056      	beq.n	8002b6e <HAL_DMA_Init+0x3e2>
  {
    /* Check the request parameter */
    assert_param(IS_BDMA_REQUEST(hdma->Init.Request));

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2202      	movs	r2, #2
 8002acc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4b52      	ldr	r3, [pc, #328]	; (8002c24 <HAL_DMA_Init+0x498>)
 8002adc:	4013      	ands	r3, r2
 8002ade:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            | \
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	2b40      	cmp	r3, #64	; 0x40
 8002ae6:	d008      	beq.n	8002afa <HAL_DMA_Init+0x36e>
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	2b80      	cmp	r3, #128	; 0x80
 8002aee:	d102      	bne.n	8002af6 <HAL_DMA_Init+0x36a>
 8002af0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002af4:	e002      	b.n	8002afc <HAL_DMA_Init+0x370>
 8002af6:	2300      	movs	r3, #0
 8002af8:	e000      	b.n	8002afc <HAL_DMA_Init+0x370>
 8002afa:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       | \
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	68d2      	ldr	r2, [r2, #12]
 8002b00:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            | \
 8002b02:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              | \
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       | \
 8002b0a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) | \
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	695b      	ldr	r3, [r3, #20]
 8002b10:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              | \
 8002b12:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    | \
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) | \
 8002b1a:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      | \
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	69db      	ldr	r3, [r3, #28]
 8002b20:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    | \
 8002b22:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      | \
 8002b2a:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            | \
 8002b2c:	697a      	ldr	r2, [r7, #20]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	697a      	ldr	r2, [r7, #20]
 8002b38:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	4b39      	ldr	r3, [pc, #228]	; (8002c28 <HAL_DMA_Init+0x49c>)
 8002b42:	4413      	add	r3, r2
 8002b44:	4a39      	ldr	r2, [pc, #228]	; (8002c2c <HAL_DMA_Init+0x4a0>)
 8002b46:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4a:	091b      	lsrs	r3, r3, #4
 8002b4c:	009a      	lsls	r2, r3, #2
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f001 fa90 	bl	8004078 <DMA_CalcBaseAndBitshift>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b60:	f003 031f 	and.w	r3, r3, #31
 8002b64:	2201      	movs	r2, #1
 8002b66:	409a      	lsls	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	e008      	b.n	8002b80 <HAL_DMA_Init+0x3f4>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2240      	movs	r2, #64	; 0x40
 8002b72:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2203      	movs	r2, #3
 8002b78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	e03a      	b.n	8002bf6 <HAL_DMA_Init+0x46a>
  }

  /* Initialize parameters for DMAMUX channel :
  DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f001 fba7 	bl	80042d4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b80      	cmp	r3, #128	; 0x80
 8002b8c:	d102      	bne.n	8002b94 <HAL_DMA_Init+0x408>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685a      	ldr	r2, [r3, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b9c:	b2d2      	uxtb	r2, r2
 8002b9e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ba4:	687a      	ldr	r2, [r7, #4]
 8002ba6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8002ba8:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX request generator :
  if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
  */
  if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d010      	beq.n	8002bd4 <HAL_DMA_Init+0x448>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	2b08      	cmp	r3, #8
 8002bb8:	d80c      	bhi.n	8002bd4 <HAL_DMA_Init+0x448>
  {
    /* Initialize parameters for DMAMUX request generator :
    DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f001 fc24 	bl	8004408 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register */
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8002bd0:	605a      	str	r2, [r3, #4]
 8002bd2:	e008      	b.n	8002be6 <HAL_DMA_Init+0x45a>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	66da      	str	r2, [r3, #108]	; 0x6c
    hdma->DMAmuxRequestGenStatus = 0U;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	671a      	str	r2, [r3, #112]	; 0x70
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	675a      	str	r2, [r3, #116]	; 0x74
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2200      	movs	r2, #0
 8002bea:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2201      	movs	r2, #1
 8002bf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3718      	adds	r7, #24
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	fe10803f 	.word	0xfe10803f
 8002c04:	58025408 	.word	0x58025408
 8002c08:	5802541c 	.word	0x5802541c
 8002c0c:	58025430 	.word	0x58025430
 8002c10:	58025444 	.word	0x58025444
 8002c14:	58025458 	.word	0x58025458
 8002c18:	5802546c 	.word	0x5802546c
 8002c1c:	58025480 	.word	0x58025480
 8002c20:	58025494 	.word	0x58025494
 8002c24:	fffe000f 	.word	0xfffe000f
 8002c28:	a7fdabf8 	.word	0xa7fdabf8
 8002c2c:	cccccccd 	.word	0xcccccccd

08002c30 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
 8002c3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e1a9      	b.n	8002fa0 <HAL_DMA_Start_IT+0x370>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d101      	bne.n	8002c5a <HAL_DMA_Start_IT+0x2a>
 8002c56:	2302      	movs	r3, #2
 8002c58:	e1a2      	b.n	8002fa0 <HAL_DMA_Start_IT+0x370>
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	f040 818d 	bne.w	8002f8a <HAL_DMA_Start_IT+0x35a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2202      	movs	r2, #2
 8002c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a68      	ldr	r2, [pc, #416]	; (8002e24 <HAL_DMA_Start_IT+0x1f4>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d04a      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a66      	ldr	r2, [pc, #408]	; (8002e28 <HAL_DMA_Start_IT+0x1f8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d045      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a65      	ldr	r2, [pc, #404]	; (8002e2c <HAL_DMA_Start_IT+0x1fc>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d040      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a63      	ldr	r2, [pc, #396]	; (8002e30 <HAL_DMA_Start_IT+0x200>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d03b      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a62      	ldr	r2, [pc, #392]	; (8002e34 <HAL_DMA_Start_IT+0x204>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d036      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a60      	ldr	r2, [pc, #384]	; (8002e38 <HAL_DMA_Start_IT+0x208>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d031      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a5f      	ldr	r2, [pc, #380]	; (8002e3c <HAL_DMA_Start_IT+0x20c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d02c      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a5d      	ldr	r2, [pc, #372]	; (8002e40 <HAL_DMA_Start_IT+0x210>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d027      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a5c      	ldr	r2, [pc, #368]	; (8002e44 <HAL_DMA_Start_IT+0x214>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d022      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a5a      	ldr	r2, [pc, #360]	; (8002e48 <HAL_DMA_Start_IT+0x218>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d01d      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a59      	ldr	r2, [pc, #356]	; (8002e4c <HAL_DMA_Start_IT+0x21c>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d018      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a57      	ldr	r2, [pc, #348]	; (8002e50 <HAL_DMA_Start_IT+0x220>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d013      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a56      	ldr	r2, [pc, #344]	; (8002e54 <HAL_DMA_Start_IT+0x224>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d00e      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a54      	ldr	r2, [pc, #336]	; (8002e58 <HAL_DMA_Start_IT+0x228>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d009      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a53      	ldr	r2, [pc, #332]	; (8002e5c <HAL_DMA_Start_IT+0x22c>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d004      	beq.n	8002d1e <HAL_DMA_Start_IT+0xee>
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a51      	ldr	r2, [pc, #324]	; (8002e60 <HAL_DMA_Start_IT+0x230>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d108      	bne.n	8002d30 <HAL_DMA_Start_IT+0x100>
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f022 0201 	bic.w	r2, r2, #1
 8002d2c:	601a      	str	r2, [r3, #0]
 8002d2e:	e007      	b.n	8002d40 <HAL_DMA_Start_IT+0x110>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0201 	bic.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	68b9      	ldr	r1, [r7, #8]
 8002d46:	68f8      	ldr	r0, [r7, #12]
 8002d48:	f001 f878 	bl	8003e3c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a34      	ldr	r2, [pc, #208]	; (8002e24 <HAL_DMA_Start_IT+0x1f4>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d04a      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a33      	ldr	r2, [pc, #204]	; (8002e28 <HAL_DMA_Start_IT+0x1f8>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	d045      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	4a31      	ldr	r2, [pc, #196]	; (8002e2c <HAL_DMA_Start_IT+0x1fc>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	d040      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4a30      	ldr	r2, [pc, #192]	; (8002e30 <HAL_DMA_Start_IT+0x200>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d03b      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4a2e      	ldr	r2, [pc, #184]	; (8002e34 <HAL_DMA_Start_IT+0x204>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d036      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4a2d      	ldr	r2, [pc, #180]	; (8002e38 <HAL_DMA_Start_IT+0x208>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	d031      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a2b      	ldr	r2, [pc, #172]	; (8002e3c <HAL_DMA_Start_IT+0x20c>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d02c      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a2a      	ldr	r2, [pc, #168]	; (8002e40 <HAL_DMA_Start_IT+0x210>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d027      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a28      	ldr	r2, [pc, #160]	; (8002e44 <HAL_DMA_Start_IT+0x214>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d022      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a27      	ldr	r2, [pc, #156]	; (8002e48 <HAL_DMA_Start_IT+0x218>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d01d      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a25      	ldr	r2, [pc, #148]	; (8002e4c <HAL_DMA_Start_IT+0x21c>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d018      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <HAL_DMA_Start_IT+0x220>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d013      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <HAL_DMA_Start_IT+0x224>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00e      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a21      	ldr	r2, [pc, #132]	; (8002e58 <HAL_DMA_Start_IT+0x228>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d009      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a1f      	ldr	r2, [pc, #124]	; (8002e5c <HAL_DMA_Start_IT+0x22c>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d004      	beq.n	8002dec <HAL_DMA_Start_IT+0x1bc>
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a1e      	ldr	r2, [pc, #120]	; (8002e60 <HAL_DMA_Start_IT+0x230>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d101      	bne.n	8002df0 <HAL_DMA_Start_IT+0x1c0>
 8002dec:	2301      	movs	r3, #1
 8002dee:	e000      	b.n	8002df2 <HAL_DMA_Start_IT+0x1c2>
 8002df0:	2300      	movs	r3, #0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d036      	beq.n	8002e64 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f023 021e 	bic.w	r2, r3, #30
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f042 0216 	orr.w	r2, r2, #22
 8002e08:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d03e      	beq.n	8002e90 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 0208 	orr.w	r2, r2, #8
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e035      	b.n	8002e90 <HAL_DMA_Start_IT+0x260>
 8002e24:	40020010 	.word	0x40020010
 8002e28:	40020028 	.word	0x40020028
 8002e2c:	40020040 	.word	0x40020040
 8002e30:	40020058 	.word	0x40020058
 8002e34:	40020070 	.word	0x40020070
 8002e38:	40020088 	.word	0x40020088
 8002e3c:	400200a0 	.word	0x400200a0
 8002e40:	400200b8 	.word	0x400200b8
 8002e44:	40020410 	.word	0x40020410
 8002e48:	40020428 	.word	0x40020428
 8002e4c:	40020440 	.word	0x40020440
 8002e50:	40020458 	.word	0x40020458
 8002e54:	40020470 	.word	0x40020470
 8002e58:	40020488 	.word	0x40020488
 8002e5c:	400204a0 	.word	0x400204a0
 8002e60:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f023 020e 	bic.w	r2, r3, #14
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f042 020a 	orr.w	r2, r2, #10
 8002e76:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d007      	beq.n	8002e90 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f042 0204 	orr.w	r2, r2, #4
 8002e8e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Check if DMAMUX Synchronization is enabled */
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d007      	beq.n	8002eae <HAL_DMA_Start_IT+0x27e>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ea8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002eac:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d007      	beq.n	8002ec6 <HAL_DMA_Start_IT+0x296>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT */
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002ec0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ec4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4a37      	ldr	r2, [pc, #220]	; (8002fa8 <HAL_DMA_Start_IT+0x378>)
 8002ecc:	4293      	cmp	r3, r2
 8002ece:	d04a      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a35      	ldr	r2, [pc, #212]	; (8002fac <HAL_DMA_Start_IT+0x37c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d045      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a34      	ldr	r2, [pc, #208]	; (8002fb0 <HAL_DMA_Start_IT+0x380>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d040      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a32      	ldr	r2, [pc, #200]	; (8002fb4 <HAL_DMA_Start_IT+0x384>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d03b      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a31      	ldr	r2, [pc, #196]	; (8002fb8 <HAL_DMA_Start_IT+0x388>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d036      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a2f      	ldr	r2, [pc, #188]	; (8002fbc <HAL_DMA_Start_IT+0x38c>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d031      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a2e      	ldr	r2, [pc, #184]	; (8002fc0 <HAL_DMA_Start_IT+0x390>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d02c      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a2c      	ldr	r2, [pc, #176]	; (8002fc4 <HAL_DMA_Start_IT+0x394>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d027      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a2b      	ldr	r2, [pc, #172]	; (8002fc8 <HAL_DMA_Start_IT+0x398>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d022      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a29      	ldr	r2, [pc, #164]	; (8002fcc <HAL_DMA_Start_IT+0x39c>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d01d      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a28      	ldr	r2, [pc, #160]	; (8002fd0 <HAL_DMA_Start_IT+0x3a0>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d018      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a26      	ldr	r2, [pc, #152]	; (8002fd4 <HAL_DMA_Start_IT+0x3a4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d013      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a25      	ldr	r2, [pc, #148]	; (8002fd8 <HAL_DMA_Start_IT+0x3a8>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d00e      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a23      	ldr	r2, [pc, #140]	; (8002fdc <HAL_DMA_Start_IT+0x3ac>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d009      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a22      	ldr	r2, [pc, #136]	; (8002fe0 <HAL_DMA_Start_IT+0x3b0>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d004      	beq.n	8002f66 <HAL_DMA_Start_IT+0x336>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a20      	ldr	r2, [pc, #128]	; (8002fe4 <HAL_DMA_Start_IT+0x3b4>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d108      	bne.n	8002f78 <HAL_DMA_Start_IT+0x348>
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f042 0201 	orr.w	r2, r2, #1
 8002f74:	601a      	str	r2, [r3, #0]
 8002f76:	e012      	b.n	8002f9e <HAL_DMA_Start_IT+0x36e>
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f042 0201 	orr.w	r2, r2, #1
 8002f86:	601a      	str	r2, [r3, #0]
 8002f88:	e009      	b.n	8002f9e <HAL_DMA_Start_IT+0x36e>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f98:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002f9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	40020010 	.word	0x40020010
 8002fac:	40020028 	.word	0x40020028
 8002fb0:	40020040 	.word	0x40020040
 8002fb4:	40020058 	.word	0x40020058
 8002fb8:	40020070 	.word	0x40020070
 8002fbc:	40020088 	.word	0x40020088
 8002fc0:	400200a0 	.word	0x400200a0
 8002fc4:	400200b8 	.word	0x400200b8
 8002fc8:	40020410 	.word	0x40020410
 8002fcc:	40020428 	.word	0x40020428
 8002fd0:	40020440 	.word	0x40020440
 8002fd4:	40020458 	.word	0x40020458
 8002fd8:	40020470 	.word	0x40020470
 8002fdc:	40020488 	.word	0x40020488
 8002fe0:	400204a0 	.word	0x400204a0
 8002fe4:	400204b8 	.word	0x400204b8

08002fe8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	; 0x28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002ff4:	4b67      	ldr	r3, [pc, #412]	; (8003194 <HAL_DMA_IRQHandler+0x1ac>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a67      	ldr	r2, [pc, #412]	; (8003198 <HAL_DMA_IRQHandler+0x1b0>)
 8002ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffe:	0a9b      	lsrs	r3, r3, #10
 8003000:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003006:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800300c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800300e:	6a3b      	ldr	r3, [r7, #32]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003014:	69fb      	ldr	r3, [r7, #28]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a5f      	ldr	r2, [pc, #380]	; (800319c <HAL_DMA_IRQHandler+0x1b4>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d04a      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a5d      	ldr	r2, [pc, #372]	; (80031a0 <HAL_DMA_IRQHandler+0x1b8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d045      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a5c      	ldr	r2, [pc, #368]	; (80031a4 <HAL_DMA_IRQHandler+0x1bc>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d040      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a5a      	ldr	r2, [pc, #360]	; (80031a8 <HAL_DMA_IRQHandler+0x1c0>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d03b      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a59      	ldr	r2, [pc, #356]	; (80031ac <HAL_DMA_IRQHandler+0x1c4>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d036      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a57      	ldr	r2, [pc, #348]	; (80031b0 <HAL_DMA_IRQHandler+0x1c8>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d031      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a56      	ldr	r2, [pc, #344]	; (80031b4 <HAL_DMA_IRQHandler+0x1cc>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d02c      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a54      	ldr	r2, [pc, #336]	; (80031b8 <HAL_DMA_IRQHandler+0x1d0>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d027      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a53      	ldr	r2, [pc, #332]	; (80031bc <HAL_DMA_IRQHandler+0x1d4>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d022      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a51      	ldr	r2, [pc, #324]	; (80031c0 <HAL_DMA_IRQHandler+0x1d8>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d01d      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a50      	ldr	r2, [pc, #320]	; (80031c4 <HAL_DMA_IRQHandler+0x1dc>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d018      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a4e      	ldr	r2, [pc, #312]	; (80031c8 <HAL_DMA_IRQHandler+0x1e0>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d013      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a4d      	ldr	r2, [pc, #308]	; (80031cc <HAL_DMA_IRQHandler+0x1e4>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d00e      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a4b      	ldr	r2, [pc, #300]	; (80031d0 <HAL_DMA_IRQHandler+0x1e8>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d009      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a4a      	ldr	r2, [pc, #296]	; (80031d4 <HAL_DMA_IRQHandler+0x1ec>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d004      	beq.n	80030ba <HAL_DMA_IRQHandler+0xd2>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a48      	ldr	r2, [pc, #288]	; (80031d8 <HAL_DMA_IRQHandler+0x1f0>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d101      	bne.n	80030be <HAL_DMA_IRQHandler+0xd6>
 80030ba:	2301      	movs	r3, #1
 80030bc:	e000      	b.n	80030c0 <HAL_DMA_IRQHandler+0xd8>
 80030be:	2300      	movs	r3, #0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 842b 	beq.w	800391c <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ca:	f003 031f 	and.w	r3, r3, #31
 80030ce:	2208      	movs	r2, #8
 80030d0:	409a      	lsls	r2, r3
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	4013      	ands	r3, r2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 80a2 	beq.w	8003220 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a2e      	ldr	r2, [pc, #184]	; (800319c <HAL_DMA_IRQHandler+0x1b4>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d04a      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a2d      	ldr	r2, [pc, #180]	; (80031a0 <HAL_DMA_IRQHandler+0x1b8>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d045      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a2b      	ldr	r2, [pc, #172]	; (80031a4 <HAL_DMA_IRQHandler+0x1bc>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d040      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a2a      	ldr	r2, [pc, #168]	; (80031a8 <HAL_DMA_IRQHandler+0x1c0>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d03b      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a28      	ldr	r2, [pc, #160]	; (80031ac <HAL_DMA_IRQHandler+0x1c4>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d036      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a27      	ldr	r2, [pc, #156]	; (80031b0 <HAL_DMA_IRQHandler+0x1c8>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d031      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a25      	ldr	r2, [pc, #148]	; (80031b4 <HAL_DMA_IRQHandler+0x1cc>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d02c      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a24      	ldr	r2, [pc, #144]	; (80031b8 <HAL_DMA_IRQHandler+0x1d0>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d027      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a22      	ldr	r2, [pc, #136]	; (80031bc <HAL_DMA_IRQHandler+0x1d4>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d022      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a21      	ldr	r2, [pc, #132]	; (80031c0 <HAL_DMA_IRQHandler+0x1d8>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d01d      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a1f      	ldr	r2, [pc, #124]	; (80031c4 <HAL_DMA_IRQHandler+0x1dc>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d018      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a1e      	ldr	r2, [pc, #120]	; (80031c8 <HAL_DMA_IRQHandler+0x1e0>)
 8003150:	4293      	cmp	r3, r2
 8003152:	d013      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a1c      	ldr	r2, [pc, #112]	; (80031cc <HAL_DMA_IRQHandler+0x1e4>)
 800315a:	4293      	cmp	r3, r2
 800315c:	d00e      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a1b      	ldr	r2, [pc, #108]	; (80031d0 <HAL_DMA_IRQHandler+0x1e8>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d009      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4a19      	ldr	r2, [pc, #100]	; (80031d4 <HAL_DMA_IRQHandler+0x1ec>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d004      	beq.n	800317c <HAL_DMA_IRQHandler+0x194>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4a18      	ldr	r2, [pc, #96]	; (80031d8 <HAL_DMA_IRQHandler+0x1f0>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d12f      	bne.n	80031dc <HAL_DMA_IRQHandler+0x1f4>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	bf14      	ite	ne
 800318a:	2301      	movne	r3, #1
 800318c:	2300      	moveq	r3, #0
 800318e:	b2db      	uxtb	r3, r3
 8003190:	e02e      	b.n	80031f0 <HAL_DMA_IRQHandler+0x208>
 8003192:	bf00      	nop
 8003194:	24040000 	.word	0x24040000
 8003198:	1b4e81b5 	.word	0x1b4e81b5
 800319c:	40020010 	.word	0x40020010
 80031a0:	40020028 	.word	0x40020028
 80031a4:	40020040 	.word	0x40020040
 80031a8:	40020058 	.word	0x40020058
 80031ac:	40020070 	.word	0x40020070
 80031b0:	40020088 	.word	0x40020088
 80031b4:	400200a0 	.word	0x400200a0
 80031b8:	400200b8 	.word	0x400200b8
 80031bc:	40020410 	.word	0x40020410
 80031c0:	40020428 	.word	0x40020428
 80031c4:	40020440 	.word	0x40020440
 80031c8:	40020458 	.word	0x40020458
 80031cc:	40020470 	.word	0x40020470
 80031d0:	40020488 	.word	0x40020488
 80031d4:	400204a0 	.word	0x400204a0
 80031d8:	400204b8 	.word	0x400204b8
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f003 0308 	and.w	r3, r3, #8
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	bf14      	ite	ne
 80031ea:	2301      	movne	r3, #1
 80031ec:	2300      	moveq	r3, #0
 80031ee:	b2db      	uxtb	r3, r3
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d015      	beq.n	8003220 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0204 	bic.w	r2, r2, #4
 8003202:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003208:	f003 031f 	and.w	r3, r3, #31
 800320c:	2208      	movs	r2, #8
 800320e:	409a      	lsls	r2, r3
 8003210:	6a3b      	ldr	r3, [r7, #32]
 8003212:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003218:	f043 0201 	orr.w	r2, r3, #1
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003224:	f003 031f 	and.w	r3, r3, #31
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	fa22 f303 	lsr.w	r3, r2, r3
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	2b00      	cmp	r3, #0
 8003234:	d06e      	beq.n	8003314 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a69      	ldr	r2, [pc, #420]	; (80033e0 <HAL_DMA_IRQHandler+0x3f8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d04a      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a67      	ldr	r2, [pc, #412]	; (80033e4 <HAL_DMA_IRQHandler+0x3fc>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d045      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a66      	ldr	r2, [pc, #408]	; (80033e8 <HAL_DMA_IRQHandler+0x400>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d040      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a64      	ldr	r2, [pc, #400]	; (80033ec <HAL_DMA_IRQHandler+0x404>)
 800325a:	4293      	cmp	r3, r2
 800325c:	d03b      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a63      	ldr	r2, [pc, #396]	; (80033f0 <HAL_DMA_IRQHandler+0x408>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d036      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a61      	ldr	r2, [pc, #388]	; (80033f4 <HAL_DMA_IRQHandler+0x40c>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d031      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a60      	ldr	r2, [pc, #384]	; (80033f8 <HAL_DMA_IRQHandler+0x410>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d02c      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a5e      	ldr	r2, [pc, #376]	; (80033fc <HAL_DMA_IRQHandler+0x414>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d027      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a5d      	ldr	r2, [pc, #372]	; (8003400 <HAL_DMA_IRQHandler+0x418>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d022      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a5b      	ldr	r2, [pc, #364]	; (8003404 <HAL_DMA_IRQHandler+0x41c>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d01d      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a5a      	ldr	r2, [pc, #360]	; (8003408 <HAL_DMA_IRQHandler+0x420>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d018      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a58      	ldr	r2, [pc, #352]	; (800340c <HAL_DMA_IRQHandler+0x424>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d013      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a57      	ldr	r2, [pc, #348]	; (8003410 <HAL_DMA_IRQHandler+0x428>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d00e      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a55      	ldr	r2, [pc, #340]	; (8003414 <HAL_DMA_IRQHandler+0x42c>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d009      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4a54      	ldr	r2, [pc, #336]	; (8003418 <HAL_DMA_IRQHandler+0x430>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d004      	beq.n	80032d6 <HAL_DMA_IRQHandler+0x2ee>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a52      	ldr	r2, [pc, #328]	; (800341c <HAL_DMA_IRQHandler+0x434>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d10a      	bne.n	80032ec <HAL_DMA_IRQHandler+0x304>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	e003      	b.n	80032f4 <HAL_DMA_IRQHandler+0x30c>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d00d      	beq.n	8003314 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fc:	f003 031f 	and.w	r3, r3, #31
 8003300:	2201      	movs	r2, #1
 8003302:	409a      	lsls	r2, r3
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800330c:	f043 0202 	orr.w	r2, r3, #2
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003318:	f003 031f 	and.w	r3, r3, #31
 800331c:	2204      	movs	r2, #4
 800331e:	409a      	lsls	r2, r3
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 808f 	beq.w	8003448 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a2c      	ldr	r2, [pc, #176]	; (80033e0 <HAL_DMA_IRQHandler+0x3f8>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d04a      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a2a      	ldr	r2, [pc, #168]	; (80033e4 <HAL_DMA_IRQHandler+0x3fc>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d045      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	4a29      	ldr	r2, [pc, #164]	; (80033e8 <HAL_DMA_IRQHandler+0x400>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d040      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a27      	ldr	r2, [pc, #156]	; (80033ec <HAL_DMA_IRQHandler+0x404>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d03b      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a26      	ldr	r2, [pc, #152]	; (80033f0 <HAL_DMA_IRQHandler+0x408>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d036      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a24      	ldr	r2, [pc, #144]	; (80033f4 <HAL_DMA_IRQHandler+0x40c>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d031      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a23      	ldr	r2, [pc, #140]	; (80033f8 <HAL_DMA_IRQHandler+0x410>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d02c      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a21      	ldr	r2, [pc, #132]	; (80033fc <HAL_DMA_IRQHandler+0x414>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d027      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a20      	ldr	r2, [pc, #128]	; (8003400 <HAL_DMA_IRQHandler+0x418>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d022      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a1e      	ldr	r2, [pc, #120]	; (8003404 <HAL_DMA_IRQHandler+0x41c>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d01d      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a1d      	ldr	r2, [pc, #116]	; (8003408 <HAL_DMA_IRQHandler+0x420>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d018      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a1b      	ldr	r2, [pc, #108]	; (800340c <HAL_DMA_IRQHandler+0x424>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	4a1a      	ldr	r2, [pc, #104]	; (8003410 <HAL_DMA_IRQHandler+0x428>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d00e      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	4a18      	ldr	r2, [pc, #96]	; (8003414 <HAL_DMA_IRQHandler+0x42c>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d009      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a17      	ldr	r2, [pc, #92]	; (8003418 <HAL_DMA_IRQHandler+0x430>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d004      	beq.n	80033ca <HAL_DMA_IRQHandler+0x3e2>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a15      	ldr	r2, [pc, #84]	; (800341c <HAL_DMA_IRQHandler+0x434>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d12a      	bne.n	8003420 <HAL_DMA_IRQHandler+0x438>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	bf14      	ite	ne
 80033d8:	2301      	movne	r3, #1
 80033da:	2300      	moveq	r3, #0
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	e023      	b.n	8003428 <HAL_DMA_IRQHandler+0x440>
 80033e0:	40020010 	.word	0x40020010
 80033e4:	40020028 	.word	0x40020028
 80033e8:	40020040 	.word	0x40020040
 80033ec:	40020058 	.word	0x40020058
 80033f0:	40020070 	.word	0x40020070
 80033f4:	40020088 	.word	0x40020088
 80033f8:	400200a0 	.word	0x400200a0
 80033fc:	400200b8 	.word	0x400200b8
 8003400:	40020410 	.word	0x40020410
 8003404:	40020428 	.word	0x40020428
 8003408:	40020440 	.word	0x40020440
 800340c:	40020458 	.word	0x40020458
 8003410:	40020470 	.word	0x40020470
 8003414:	40020488 	.word	0x40020488
 8003418:	400204a0 	.word	0x400204a0
 800341c:	400204b8 	.word	0x400204b8
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	2300      	movs	r3, #0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00d      	beq.n	8003448 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003430:	f003 031f 	and.w	r3, r3, #31
 8003434:	2204      	movs	r2, #4
 8003436:	409a      	lsls	r2, r3
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003440:	f043 0204 	orr.w	r2, r3, #4
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800344c:	f003 031f 	and.w	r3, r3, #31
 8003450:	2210      	movs	r2, #16
 8003452:	409a      	lsls	r2, r3
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	4013      	ands	r3, r2
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80a6 	beq.w	80035aa <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a85      	ldr	r2, [pc, #532]	; (8003678 <HAL_DMA_IRQHandler+0x690>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d04a      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a83      	ldr	r2, [pc, #524]	; (800367c <HAL_DMA_IRQHandler+0x694>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d045      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a82      	ldr	r2, [pc, #520]	; (8003680 <HAL_DMA_IRQHandler+0x698>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d040      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a80      	ldr	r2, [pc, #512]	; (8003684 <HAL_DMA_IRQHandler+0x69c>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d03b      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a7f      	ldr	r2, [pc, #508]	; (8003688 <HAL_DMA_IRQHandler+0x6a0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d036      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a7d      	ldr	r2, [pc, #500]	; (800368c <HAL_DMA_IRQHandler+0x6a4>)
 8003496:	4293      	cmp	r3, r2
 8003498:	d031      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a7c      	ldr	r2, [pc, #496]	; (8003690 <HAL_DMA_IRQHandler+0x6a8>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d02c      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a7a      	ldr	r2, [pc, #488]	; (8003694 <HAL_DMA_IRQHandler+0x6ac>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d027      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a79      	ldr	r2, [pc, #484]	; (8003698 <HAL_DMA_IRQHandler+0x6b0>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d022      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a77      	ldr	r2, [pc, #476]	; (800369c <HAL_DMA_IRQHandler+0x6b4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d01d      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a76      	ldr	r2, [pc, #472]	; (80036a0 <HAL_DMA_IRQHandler+0x6b8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d018      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a74      	ldr	r2, [pc, #464]	; (80036a4 <HAL_DMA_IRQHandler+0x6bc>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d013      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4a73      	ldr	r2, [pc, #460]	; (80036a8 <HAL_DMA_IRQHandler+0x6c0>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d00e      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a71      	ldr	r2, [pc, #452]	; (80036ac <HAL_DMA_IRQHandler+0x6c4>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d009      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	4a70      	ldr	r2, [pc, #448]	; (80036b0 <HAL_DMA_IRQHandler+0x6c8>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d004      	beq.n	80034fe <HAL_DMA_IRQHandler+0x516>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a6e      	ldr	r2, [pc, #440]	; (80036b4 <HAL_DMA_IRQHandler+0x6cc>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d10a      	bne.n	8003514 <HAL_DMA_IRQHandler+0x52c>
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0308 	and.w	r3, r3, #8
 8003508:	2b00      	cmp	r3, #0
 800350a:	bf14      	ite	ne
 800350c:	2301      	movne	r3, #1
 800350e:	2300      	moveq	r3, #0
 8003510:	b2db      	uxtb	r3, r3
 8003512:	e009      	b.n	8003528 <HAL_DMA_IRQHandler+0x540>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	bf14      	ite	ne
 8003522:	2301      	movne	r3, #1
 8003524:	2300      	moveq	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	2b00      	cmp	r3, #0
 800352a:	d03e      	beq.n	80035aa <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003530:	f003 031f 	and.w	r3, r3, #31
 8003534:	2210      	movs	r2, #16
 8003536:	409a      	lsls	r2, r3
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d018      	beq.n	800357c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003554:	2b00      	cmp	r3, #0
 8003556:	d108      	bne.n	800356a <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355c:	2b00      	cmp	r3, #0
 800355e:	d024      	beq.n	80035aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	4798      	blx	r3
 8003568:	e01f      	b.n	80035aa <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800356e:	2b00      	cmp	r3, #0
 8003570:	d01b      	beq.n	80035aa <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	4798      	blx	r3
 800357a:	e016      	b.n	80035aa <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003586:	2b00      	cmp	r3, #0
 8003588:	d107      	bne.n	800359a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f022 0208 	bic.w	r2, r2, #8
 8003598:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d003      	beq.n	80035aa <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ae:	f003 031f 	and.w	r3, r3, #31
 80035b2:	2220      	movs	r2, #32
 80035b4:	409a      	lsls	r2, r3
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	4013      	ands	r3, r2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f000 8110 	beq.w	80037e0 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4a2c      	ldr	r2, [pc, #176]	; (8003678 <HAL_DMA_IRQHandler+0x690>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d04a      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a2b      	ldr	r2, [pc, #172]	; (800367c <HAL_DMA_IRQHandler+0x694>)
 80035d0:	4293      	cmp	r3, r2
 80035d2:	d045      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a29      	ldr	r2, [pc, #164]	; (8003680 <HAL_DMA_IRQHandler+0x698>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d040      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a28      	ldr	r2, [pc, #160]	; (8003684 <HAL_DMA_IRQHandler+0x69c>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d03b      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a26      	ldr	r2, [pc, #152]	; (8003688 <HAL_DMA_IRQHandler+0x6a0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d036      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a25      	ldr	r2, [pc, #148]	; (800368c <HAL_DMA_IRQHandler+0x6a4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d031      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a23      	ldr	r2, [pc, #140]	; (8003690 <HAL_DMA_IRQHandler+0x6a8>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d02c      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a22      	ldr	r2, [pc, #136]	; (8003694 <HAL_DMA_IRQHandler+0x6ac>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d027      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a20      	ldr	r2, [pc, #128]	; (8003698 <HAL_DMA_IRQHandler+0x6b0>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d022      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a1f      	ldr	r2, [pc, #124]	; (800369c <HAL_DMA_IRQHandler+0x6b4>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d01d      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a1d      	ldr	r2, [pc, #116]	; (80036a0 <HAL_DMA_IRQHandler+0x6b8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d018      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a1c      	ldr	r2, [pc, #112]	; (80036a4 <HAL_DMA_IRQHandler+0x6bc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d013      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a1a      	ldr	r2, [pc, #104]	; (80036a8 <HAL_DMA_IRQHandler+0x6c0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d00e      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a19      	ldr	r2, [pc, #100]	; (80036ac <HAL_DMA_IRQHandler+0x6c4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d009      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a17      	ldr	r2, [pc, #92]	; (80036b0 <HAL_DMA_IRQHandler+0x6c8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d004      	beq.n	8003660 <HAL_DMA_IRQHandler+0x678>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a16      	ldr	r2, [pc, #88]	; (80036b4 <HAL_DMA_IRQHandler+0x6cc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d12b      	bne.n	80036b8 <HAL_DMA_IRQHandler+0x6d0>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0310 	and.w	r3, r3, #16
 800366a:	2b00      	cmp	r3, #0
 800366c:	bf14      	ite	ne
 800366e:	2301      	movne	r3, #1
 8003670:	2300      	moveq	r3, #0
 8003672:	b2db      	uxtb	r3, r3
 8003674:	e02a      	b.n	80036cc <HAL_DMA_IRQHandler+0x6e4>
 8003676:	bf00      	nop
 8003678:	40020010 	.word	0x40020010
 800367c:	40020028 	.word	0x40020028
 8003680:	40020040 	.word	0x40020040
 8003684:	40020058 	.word	0x40020058
 8003688:	40020070 	.word	0x40020070
 800368c:	40020088 	.word	0x40020088
 8003690:	400200a0 	.word	0x400200a0
 8003694:	400200b8 	.word	0x400200b8
 8003698:	40020410 	.word	0x40020410
 800369c:	40020428 	.word	0x40020428
 80036a0:	40020440 	.word	0x40020440
 80036a4:	40020458 	.word	0x40020458
 80036a8:	40020470 	.word	0x40020470
 80036ac:	40020488 	.word	0x40020488
 80036b0:	400204a0 	.word	0x400204a0
 80036b4:	400204b8 	.word	0x400204b8
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	bf14      	ite	ne
 80036c6:	2301      	movne	r3, #1
 80036c8:	2300      	moveq	r3, #0
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	f000 8087 	beq.w	80037e0 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d6:	f003 031f 	and.w	r3, r3, #31
 80036da:	2220      	movs	r2, #32
 80036dc:	409a      	lsls	r2, r3
 80036de:	6a3b      	ldr	r3, [r7, #32]
 80036e0:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036e8:	b2db      	uxtb	r3, r3
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	d139      	bne.n	8003762 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0216 	bic.w	r2, r2, #22
 80036fc:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800370c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d103      	bne.n	800371e <HAL_DMA_IRQHandler+0x736>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800371a:	2b00      	cmp	r3, #0
 800371c:	d007      	beq.n	800372e <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0208 	bic.w	r2, r2, #8
 800372c:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003732:	f003 031f 	and.w	r3, r3, #31
 8003736:	223f      	movs	r2, #63	; 0x3f
 8003738:	409a      	lsls	r2, r3
 800373a:	6a3b      	ldr	r3, [r7, #32]
 800373c:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 834a 	beq.w	8003dec <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800375c:	6878      	ldr	r0, [r7, #4]
 800375e:	4798      	blx	r3
          }
          return;
 8003760:	e344      	b.n	8003dec <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d018      	beq.n	80037a2 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800377a:	2b00      	cmp	r3, #0
 800377c:	d108      	bne.n	8003790 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003782:	2b00      	cmp	r3, #0
 8003784:	d02c      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	4798      	blx	r3
 800378e:	e027      	b.n	80037e0 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003794:	2b00      	cmp	r3, #0
 8003796:	d023      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	4798      	blx	r3
 80037a0:	e01e      	b.n	80037e0 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10f      	bne.n	80037d0 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f022 0210 	bic.w	r2, r2, #16
 80037be:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d003      	beq.n	80037e0 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 8306 	beq.w	8003df6 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	f000 8088 	beq.w	8003908 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2204      	movs	r2, #4
 80037fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	4a7a      	ldr	r2, [pc, #488]	; (80039f0 <HAL_DMA_IRQHandler+0xa08>)
 8003806:	4293      	cmp	r3, r2
 8003808:	d04a      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	4a79      	ldr	r2, [pc, #484]	; (80039f4 <HAL_DMA_IRQHandler+0xa0c>)
 8003810:	4293      	cmp	r3, r2
 8003812:	d045      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a77      	ldr	r2, [pc, #476]	; (80039f8 <HAL_DMA_IRQHandler+0xa10>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d040      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a76      	ldr	r2, [pc, #472]	; (80039fc <HAL_DMA_IRQHandler+0xa14>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d03b      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a74      	ldr	r2, [pc, #464]	; (8003a00 <HAL_DMA_IRQHandler+0xa18>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d036      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a73      	ldr	r2, [pc, #460]	; (8003a04 <HAL_DMA_IRQHandler+0xa1c>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d031      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a71      	ldr	r2, [pc, #452]	; (8003a08 <HAL_DMA_IRQHandler+0xa20>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d02c      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	4a70      	ldr	r2, [pc, #448]	; (8003a0c <HAL_DMA_IRQHandler+0xa24>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d027      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a6e      	ldr	r2, [pc, #440]	; (8003a10 <HAL_DMA_IRQHandler+0xa28>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d022      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a6d      	ldr	r2, [pc, #436]	; (8003a14 <HAL_DMA_IRQHandler+0xa2c>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d01d      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4a6b      	ldr	r2, [pc, #428]	; (8003a18 <HAL_DMA_IRQHandler+0xa30>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d018      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4a6a      	ldr	r2, [pc, #424]	; (8003a1c <HAL_DMA_IRQHandler+0xa34>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d013      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a68      	ldr	r2, [pc, #416]	; (8003a20 <HAL_DMA_IRQHandler+0xa38>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00e      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a67      	ldr	r2, [pc, #412]	; (8003a24 <HAL_DMA_IRQHandler+0xa3c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d009      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a65      	ldr	r2, [pc, #404]	; (8003a28 <HAL_DMA_IRQHandler+0xa40>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d004      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x8b8>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	4a64      	ldr	r2, [pc, #400]	; (8003a2c <HAL_DMA_IRQHandler+0xa44>)
 800389c:	4293      	cmp	r3, r2
 800389e:	d108      	bne.n	80038b2 <HAL_DMA_IRQHandler+0x8ca>
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f022 0201 	bic.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	e007      	b.n	80038c2 <HAL_DMA_IRQHandler+0x8da>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 0201 	bic.w	r2, r2, #1
 80038c0:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	3301      	adds	r3, #1
 80038c6:	60fb      	str	r3, [r7, #12]
 80038c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d307      	bcc.n	80038de <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d1f2      	bne.n	80038c2 <HAL_DMA_IRQHandler+0x8da>
 80038dc:	e000      	b.n	80038e0 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80038de:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f003 0301 	and.w	r3, r3, #1
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d004      	beq.n	8003900 <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2203      	movs	r2, #3
 80038fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80038fe:	e003      	b.n	8003908 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 8272 	beq.w	8003df6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	4798      	blx	r3
 800391a:	e26c      	b.n	8003df6 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a43      	ldr	r2, [pc, #268]	; (8003a30 <HAL_DMA_IRQHandler+0xa48>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d022      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a42      	ldr	r2, [pc, #264]	; (8003a34 <HAL_DMA_IRQHandler+0xa4c>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d01d      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a40      	ldr	r2, [pc, #256]	; (8003a38 <HAL_DMA_IRQHandler+0xa50>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d018      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a3f      	ldr	r2, [pc, #252]	; (8003a3c <HAL_DMA_IRQHandler+0xa54>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d013      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a3d      	ldr	r2, [pc, #244]	; (8003a40 <HAL_DMA_IRQHandler+0xa58>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d00e      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a3c      	ldr	r2, [pc, #240]	; (8003a44 <HAL_DMA_IRQHandler+0xa5c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d009      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a3a      	ldr	r2, [pc, #232]	; (8003a48 <HAL_DMA_IRQHandler+0xa60>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d004      	beq.n	800396c <HAL_DMA_IRQHandler+0x984>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a39      	ldr	r2, [pc, #228]	; (8003a4c <HAL_DMA_IRQHandler+0xa64>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d101      	bne.n	8003970 <HAL_DMA_IRQHandler+0x988>
 800396c:	2301      	movs	r3, #1
 800396e:	e000      	b.n	8003972 <HAL_DMA_IRQHandler+0x98a>
 8003970:	2300      	movs	r3, #0
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 823f 	beq.w	8003df6 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003984:	f003 031f 	and.w	r3, r3, #31
 8003988:	2204      	movs	r2, #4
 800398a:	409a      	lsls	r2, r3
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	4013      	ands	r3, r2
 8003990:	2b00      	cmp	r3, #0
 8003992:	f000 80cd 	beq.w	8003b30 <HAL_DMA_IRQHandler+0xb48>
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f003 0304 	and.w	r3, r3, #4
 800399c:	2b00      	cmp	r3, #0
 800399e:	f000 80c7 	beq.w	8003b30 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a6:	f003 031f 	and.w	r3, r3, #31
 80039aa:	2204      	movs	r2, #4
 80039ac:	409a      	lsls	r2, r3
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d049      	beq.n	8003a50 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d109      	bne.n	80039da <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 8210 	beq.w	8003df0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039d8:	e20a      	b.n	8003df0 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 8206 	beq.w	8003df0 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80039ec:	e200      	b.n	8003df0 <HAL_DMA_IRQHandler+0xe08>
 80039ee:	bf00      	nop
 80039f0:	40020010 	.word	0x40020010
 80039f4:	40020028 	.word	0x40020028
 80039f8:	40020040 	.word	0x40020040
 80039fc:	40020058 	.word	0x40020058
 8003a00:	40020070 	.word	0x40020070
 8003a04:	40020088 	.word	0x40020088
 8003a08:	400200a0 	.word	0x400200a0
 8003a0c:	400200b8 	.word	0x400200b8
 8003a10:	40020410 	.word	0x40020410
 8003a14:	40020428 	.word	0x40020428
 8003a18:	40020440 	.word	0x40020440
 8003a1c:	40020458 	.word	0x40020458
 8003a20:	40020470 	.word	0x40020470
 8003a24:	40020488 	.word	0x40020488
 8003a28:	400204a0 	.word	0x400204a0
 8003a2c:	400204b8 	.word	0x400204b8
 8003a30:	58025408 	.word	0x58025408
 8003a34:	5802541c 	.word	0x5802541c
 8003a38:	58025430 	.word	0x58025430
 8003a3c:	58025444 	.word	0x58025444
 8003a40:	58025458 	.word	0x58025458
 8003a44:	5802546c 	.word	0x5802546c
 8003a48:	58025480 	.word	0x58025480
 8003a4c:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	f003 0320 	and.w	r3, r3, #32
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d160      	bne.n	8003b1c <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a8c      	ldr	r2, [pc, #560]	; (8003c90 <HAL_DMA_IRQHandler+0xca8>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d04a      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a8a      	ldr	r2, [pc, #552]	; (8003c94 <HAL_DMA_IRQHandler+0xcac>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d045      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a89      	ldr	r2, [pc, #548]	; (8003c98 <HAL_DMA_IRQHandler+0xcb0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d040      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a87      	ldr	r2, [pc, #540]	; (8003c9c <HAL_DMA_IRQHandler+0xcb4>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d03b      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a86      	ldr	r2, [pc, #536]	; (8003ca0 <HAL_DMA_IRQHandler+0xcb8>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d036      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a84      	ldr	r2, [pc, #528]	; (8003ca4 <HAL_DMA_IRQHandler+0xcbc>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d031      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a83      	ldr	r2, [pc, #524]	; (8003ca8 <HAL_DMA_IRQHandler+0xcc0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d02c      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a81      	ldr	r2, [pc, #516]	; (8003cac <HAL_DMA_IRQHandler+0xcc4>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d027      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a80      	ldr	r2, [pc, #512]	; (8003cb0 <HAL_DMA_IRQHandler+0xcc8>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d022      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a7e      	ldr	r2, [pc, #504]	; (8003cb4 <HAL_DMA_IRQHandler+0xccc>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d01d      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a7d      	ldr	r2, [pc, #500]	; (8003cb8 <HAL_DMA_IRQHandler+0xcd0>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d018      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a7b      	ldr	r2, [pc, #492]	; (8003cbc <HAL_DMA_IRQHandler+0xcd4>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d013      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a7a      	ldr	r2, [pc, #488]	; (8003cc0 <HAL_DMA_IRQHandler+0xcd8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d00e      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a78      	ldr	r2, [pc, #480]	; (8003cc4 <HAL_DMA_IRQHandler+0xcdc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d009      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a77      	ldr	r2, [pc, #476]	; (8003cc8 <HAL_DMA_IRQHandler+0xce0>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d004      	beq.n	8003afa <HAL_DMA_IRQHandler+0xb12>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a75      	ldr	r2, [pc, #468]	; (8003ccc <HAL_DMA_IRQHandler+0xce4>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d108      	bne.n	8003b0c <HAL_DMA_IRQHandler+0xb24>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 0208 	bic.w	r2, r2, #8
 8003b08:	601a      	str	r2, [r3, #0]
 8003b0a:	e007      	b.n	8003b1c <HAL_DMA_IRQHandler+0xb34>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f022 0204 	bic.w	r2, r2, #4
 8003b1a:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 8165 	beq.w	8003df0 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b2e:	e15f      	b.n	8003df0 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b34:	f003 031f 	and.w	r3, r3, #31
 8003b38:	2202      	movs	r2, #2
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f000 80c5 	beq.w	8003cd0 <HAL_DMA_IRQHandler+0xce8>
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 80bf 	beq.w	8003cd0 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b56:	f003 031f 	and.w	r3, r3, #31
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	409a      	lsls	r2, r3
 8003b5e:	69fb      	ldr	r3, [r7, #28]
 8003b60:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d018      	beq.n	8003b9e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d109      	bne.n	8003b8a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 813a 	beq.w	8003df4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b84:	6878      	ldr	r0, [r7, #4]
 8003b86:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b88:	e134      	b.n	8003df4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 8130 	beq.w	8003df4 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003b9c:	e12a      	b.n	8003df4 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	f003 0320 	and.w	r3, r3, #32
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d168      	bne.n	8003c7a <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a38      	ldr	r2, [pc, #224]	; (8003c90 <HAL_DMA_IRQHandler+0xca8>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d04a      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a37      	ldr	r2, [pc, #220]	; (8003c94 <HAL_DMA_IRQHandler+0xcac>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d045      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a35      	ldr	r2, [pc, #212]	; (8003c98 <HAL_DMA_IRQHandler+0xcb0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d040      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4a34      	ldr	r2, [pc, #208]	; (8003c9c <HAL_DMA_IRQHandler+0xcb4>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d03b      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a32      	ldr	r2, [pc, #200]	; (8003ca0 <HAL_DMA_IRQHandler+0xcb8>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d036      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a31      	ldr	r2, [pc, #196]	; (8003ca4 <HAL_DMA_IRQHandler+0xcbc>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d031      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a2f      	ldr	r2, [pc, #188]	; (8003ca8 <HAL_DMA_IRQHandler+0xcc0>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d02c      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a2e      	ldr	r2, [pc, #184]	; (8003cac <HAL_DMA_IRQHandler+0xcc4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d027      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	4a2c      	ldr	r2, [pc, #176]	; (8003cb0 <HAL_DMA_IRQHandler+0xcc8>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d022      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a2b      	ldr	r2, [pc, #172]	; (8003cb4 <HAL_DMA_IRQHandler+0xccc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d01d      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a29      	ldr	r2, [pc, #164]	; (8003cb8 <HAL_DMA_IRQHandler+0xcd0>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d018      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a28      	ldr	r2, [pc, #160]	; (8003cbc <HAL_DMA_IRQHandler+0xcd4>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d013      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a26      	ldr	r2, [pc, #152]	; (8003cc0 <HAL_DMA_IRQHandler+0xcd8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d00e      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a25      	ldr	r2, [pc, #148]	; (8003cc4 <HAL_DMA_IRQHandler+0xcdc>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d009      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a23      	ldr	r2, [pc, #140]	; (8003cc8 <HAL_DMA_IRQHandler+0xce0>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d004      	beq.n	8003c48 <HAL_DMA_IRQHandler+0xc60>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a22      	ldr	r2, [pc, #136]	; (8003ccc <HAL_DMA_IRQHandler+0xce4>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d108      	bne.n	8003c5a <HAL_DMA_IRQHandler+0xc72>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f022 0214 	bic.w	r2, r2, #20
 8003c56:	601a      	str	r2, [r3, #0]
 8003c58:	e007      	b.n	8003c6a <HAL_DMA_IRQHandler+0xc82>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 020a 	bic.w	r2, r2, #10
 8003c68:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 80b8 	beq.w	8003df4 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c8c:	e0b2      	b.n	8003df4 <HAL_DMA_IRQHandler+0xe0c>
 8003c8e:	bf00      	nop
 8003c90:	40020010 	.word	0x40020010
 8003c94:	40020028 	.word	0x40020028
 8003c98:	40020040 	.word	0x40020040
 8003c9c:	40020058 	.word	0x40020058
 8003ca0:	40020070 	.word	0x40020070
 8003ca4:	40020088 	.word	0x40020088
 8003ca8:	400200a0 	.word	0x400200a0
 8003cac:	400200b8 	.word	0x400200b8
 8003cb0:	40020410 	.word	0x40020410
 8003cb4:	40020428 	.word	0x40020428
 8003cb8:	40020440 	.word	0x40020440
 8003cbc:	40020458 	.word	0x40020458
 8003cc0:	40020470 	.word	0x40020470
 8003cc4:	40020488 	.word	0x40020488
 8003cc8:	400204a0 	.word	0x400204a0
 8003ccc:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cd4:	f003 031f 	and.w	r3, r3, #31
 8003cd8:	2208      	movs	r2, #8
 8003cda:	409a      	lsls	r2, r3
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	4013      	ands	r3, r2
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 8088 	beq.w	8003df6 <HAL_DMA_IRQHandler+0xe0e>
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	f003 0308 	and.w	r3, r3, #8
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 8082 	beq.w	8003df6 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a41      	ldr	r2, [pc, #260]	; (8003dfc <HAL_DMA_IRQHandler+0xe14>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d04a      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a3f      	ldr	r2, [pc, #252]	; (8003e00 <HAL_DMA_IRQHandler+0xe18>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d045      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4a3e      	ldr	r2, [pc, #248]	; (8003e04 <HAL_DMA_IRQHandler+0xe1c>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d040      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4a3c      	ldr	r2, [pc, #240]	; (8003e08 <HAL_DMA_IRQHandler+0xe20>)
 8003d16:	4293      	cmp	r3, r2
 8003d18:	d03b      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a3b      	ldr	r2, [pc, #236]	; (8003e0c <HAL_DMA_IRQHandler+0xe24>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d036      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a39      	ldr	r2, [pc, #228]	; (8003e10 <HAL_DMA_IRQHandler+0xe28>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d031      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a38      	ldr	r2, [pc, #224]	; (8003e14 <HAL_DMA_IRQHandler+0xe2c>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d02c      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a36      	ldr	r2, [pc, #216]	; (8003e18 <HAL_DMA_IRQHandler+0xe30>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d027      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4a35      	ldr	r2, [pc, #212]	; (8003e1c <HAL_DMA_IRQHandler+0xe34>)
 8003d48:	4293      	cmp	r3, r2
 8003d4a:	d022      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a33      	ldr	r2, [pc, #204]	; (8003e20 <HAL_DMA_IRQHandler+0xe38>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d01d      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a32      	ldr	r2, [pc, #200]	; (8003e24 <HAL_DMA_IRQHandler+0xe3c>)
 8003d5c:	4293      	cmp	r3, r2
 8003d5e:	d018      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a30      	ldr	r2, [pc, #192]	; (8003e28 <HAL_DMA_IRQHandler+0xe40>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d013      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a2f      	ldr	r2, [pc, #188]	; (8003e2c <HAL_DMA_IRQHandler+0xe44>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d00e      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4a2d      	ldr	r2, [pc, #180]	; (8003e30 <HAL_DMA_IRQHandler+0xe48>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d009      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4a2c      	ldr	r2, [pc, #176]	; (8003e34 <HAL_DMA_IRQHandler+0xe4c>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d004      	beq.n	8003d92 <HAL_DMA_IRQHandler+0xdaa>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a2a      	ldr	r2, [pc, #168]	; (8003e38 <HAL_DMA_IRQHandler+0xe50>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d108      	bne.n	8003da4 <HAL_DMA_IRQHandler+0xdbc>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f022 021c 	bic.w	r2, r2, #28
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	e007      	b.n	8003db4 <HAL_DMA_IRQHandler+0xdcc>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 020e 	bic.w	r2, r2, #14
 8003db2:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db8:	f003 031f 	and.w	r3, r3, #31
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	409a      	lsls	r2, r3
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2201      	movs	r2, #1
 8003dd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	4798      	blx	r3
 8003dea:	e004      	b.n	8003df6 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8003dec:	bf00      	nop
 8003dee:	e002      	b.n	8003df6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003df0:	bf00      	nop
 8003df2:	e000      	b.n	8003df6 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003df4:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003df6:	3728      	adds	r7, #40	; 0x28
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	40020010 	.word	0x40020010
 8003e00:	40020028 	.word	0x40020028
 8003e04:	40020040 	.word	0x40020040
 8003e08:	40020058 	.word	0x40020058
 8003e0c:	40020070 	.word	0x40020070
 8003e10:	40020088 	.word	0x40020088
 8003e14:	400200a0 	.word	0x400200a0
 8003e18:	400200b8 	.word	0x400200b8
 8003e1c:	40020410 	.word	0x40020410
 8003e20:	40020428 	.word	0x40020428
 8003e24:	40020440 	.word	0x40020440
 8003e28:	40020458 	.word	0x40020458
 8003e2c:	40020470 	.word	0x40020470
 8003e30:	40020488 	.word	0x40020488
 8003e34:	400204a0 	.word	0x400204a0
 8003e38:	400204b8 	.word	0x400204b8

08003e3c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b087      	sub	sp, #28
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e4e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e54:	613b      	str	r3, [r7, #16]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003e5a:	68fa      	ldr	r2, [r7, #12]
 8003e5c:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003e5e:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d004      	beq.n	8003e72 <DMA_SetConfig+0x36>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8003e70:	605a      	str	r2, [r3, #4]
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a68      	ldr	r2, [pc, #416]	; (8004018 <DMA_SetConfig+0x1dc>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d04a      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a66      	ldr	r2, [pc, #408]	; (800401c <DMA_SetConfig+0x1e0>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d045      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a65      	ldr	r2, [pc, #404]	; (8004020 <DMA_SetConfig+0x1e4>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d040      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a63      	ldr	r2, [pc, #396]	; (8004024 <DMA_SetConfig+0x1e8>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d03b      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a62      	ldr	r2, [pc, #392]	; (8004028 <DMA_SetConfig+0x1ec>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d036      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a60      	ldr	r2, [pc, #384]	; (800402c <DMA_SetConfig+0x1f0>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d031      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	4a5f      	ldr	r2, [pc, #380]	; (8004030 <DMA_SetConfig+0x1f4>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d02c      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a5d      	ldr	r2, [pc, #372]	; (8004034 <DMA_SetConfig+0x1f8>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d027      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a5c      	ldr	r2, [pc, #368]	; (8004038 <DMA_SetConfig+0x1fc>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d022      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a5a      	ldr	r2, [pc, #360]	; (800403c <DMA_SetConfig+0x200>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d01d      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a59      	ldr	r2, [pc, #356]	; (8004040 <DMA_SetConfig+0x204>)
 8003edc:	4293      	cmp	r3, r2
 8003ede:	d018      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a57      	ldr	r2, [pc, #348]	; (8004044 <DMA_SetConfig+0x208>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d013      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a56      	ldr	r2, [pc, #344]	; (8004048 <DMA_SetConfig+0x20c>)
 8003ef0:	4293      	cmp	r3, r2
 8003ef2:	d00e      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a54      	ldr	r2, [pc, #336]	; (800404c <DMA_SetConfig+0x210>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d009      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	4a53      	ldr	r2, [pc, #332]	; (8004050 <DMA_SetConfig+0x214>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d004      	beq.n	8003f12 <DMA_SetConfig+0xd6>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a51      	ldr	r2, [pc, #324]	; (8004054 <DMA_SetConfig+0x218>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d101      	bne.n	8003f16 <DMA_SetConfig+0xda>
 8003f12:	2301      	movs	r3, #1
 8003f14:	e000      	b.n	8003f18 <DMA_SetConfig+0xdc>
 8003f16:	2300      	movs	r3, #0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d029      	beq.n	8003f70 <DMA_SetConfig+0x134>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003f20:	f003 031f 	and.w	r3, r3, #31
 8003f24:	223f      	movs	r2, #63	; 0x3f
 8003f26:	409a      	lsls	r2, r3
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f3a:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	683a      	ldr	r2, [r7, #0]
 8003f42:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	2b40      	cmp	r3, #64	; 0x40
 8003f4a:	d108      	bne.n	8003f5e <DMA_SetConfig+0x122>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8003f5c:	e056      	b.n	800400c <DMA_SetConfig+0x1d0>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	68ba      	ldr	r2, [r7, #8]
 8003f64:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	60da      	str	r2, [r3, #12]
}
 8003f6e:	e04d      	b.n	800400c <DMA_SetConfig+0x1d0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a38      	ldr	r2, [pc, #224]	; (8004058 <DMA_SetConfig+0x21c>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d022      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a37      	ldr	r2, [pc, #220]	; (800405c <DMA_SetConfig+0x220>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d01d      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a35      	ldr	r2, [pc, #212]	; (8004060 <DMA_SetConfig+0x224>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d018      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a34      	ldr	r2, [pc, #208]	; (8004064 <DMA_SetConfig+0x228>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d013      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a32      	ldr	r2, [pc, #200]	; (8004068 <DMA_SetConfig+0x22c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d00e      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a31      	ldr	r2, [pc, #196]	; (800406c <DMA_SetConfig+0x230>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d009      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a2f      	ldr	r2, [pc, #188]	; (8004070 <DMA_SetConfig+0x234>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d004      	beq.n	8003fc0 <DMA_SetConfig+0x184>
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a2e      	ldr	r2, [pc, #184]	; (8004074 <DMA_SetConfig+0x238>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d101      	bne.n	8003fc4 <DMA_SetConfig+0x188>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <DMA_SetConfig+0x18a>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d020      	beq.n	800400c <DMA_SetConfig+0x1d0>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fce:	f003 031f 	and.w	r3, r3, #31
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	409a      	lsls	r2, r3
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	683a      	ldr	r2, [r7, #0]
 8003fe0:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	2b40      	cmp	r3, #64	; 0x40
 8003fe8:	d108      	bne.n	8003ffc <DMA_SetConfig+0x1c0>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	60da      	str	r2, [r3, #12]
}
 8003ffa:	e007      	b.n	800400c <DMA_SetConfig+0x1d0>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	687a      	ldr	r2, [r7, #4]
 800400a:	60da      	str	r2, [r3, #12]
}
 800400c:	bf00      	nop
 800400e:	371c      	adds	r7, #28
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr
 8004018:	40020010 	.word	0x40020010
 800401c:	40020028 	.word	0x40020028
 8004020:	40020040 	.word	0x40020040
 8004024:	40020058 	.word	0x40020058
 8004028:	40020070 	.word	0x40020070
 800402c:	40020088 	.word	0x40020088
 8004030:	400200a0 	.word	0x400200a0
 8004034:	400200b8 	.word	0x400200b8
 8004038:	40020410 	.word	0x40020410
 800403c:	40020428 	.word	0x40020428
 8004040:	40020440 	.word	0x40020440
 8004044:	40020458 	.word	0x40020458
 8004048:	40020470 	.word	0x40020470
 800404c:	40020488 	.word	0x40020488
 8004050:	400204a0 	.word	0x400204a0
 8004054:	400204b8 	.word	0x400204b8
 8004058:	58025408 	.word	0x58025408
 800405c:	5802541c 	.word	0x5802541c
 8004060:	58025430 	.word	0x58025430
 8004064:	58025444 	.word	0x58025444
 8004068:	58025458 	.word	0x58025458
 800406c:	5802546c 	.word	0x5802546c
 8004070:	58025480 	.word	0x58025480
 8004074:	58025494 	.word	0x58025494

08004078 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004078:	b480      	push	{r7}
 800407a:	b085      	sub	sp, #20
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a42      	ldr	r2, [pc, #264]	; (8004190 <DMA_CalcBaseAndBitshift+0x118>)
 8004086:	4293      	cmp	r3, r2
 8004088:	d04a      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a41      	ldr	r2, [pc, #260]	; (8004194 <DMA_CalcBaseAndBitshift+0x11c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d045      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a3f      	ldr	r2, [pc, #252]	; (8004198 <DMA_CalcBaseAndBitshift+0x120>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d040      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a3e      	ldr	r2, [pc, #248]	; (800419c <DMA_CalcBaseAndBitshift+0x124>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d03b      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a3c      	ldr	r2, [pc, #240]	; (80041a0 <DMA_CalcBaseAndBitshift+0x128>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d036      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a3b      	ldr	r2, [pc, #236]	; (80041a4 <DMA_CalcBaseAndBitshift+0x12c>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d031      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a39      	ldr	r2, [pc, #228]	; (80041a8 <DMA_CalcBaseAndBitshift+0x130>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d02c      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a38      	ldr	r2, [pc, #224]	; (80041ac <DMA_CalcBaseAndBitshift+0x134>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d027      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a36      	ldr	r2, [pc, #216]	; (80041b0 <DMA_CalcBaseAndBitshift+0x138>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d022      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a35      	ldr	r2, [pc, #212]	; (80041b4 <DMA_CalcBaseAndBitshift+0x13c>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d01d      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a33      	ldr	r2, [pc, #204]	; (80041b8 <DMA_CalcBaseAndBitshift+0x140>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d018      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a32      	ldr	r2, [pc, #200]	; (80041bc <DMA_CalcBaseAndBitshift+0x144>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d013      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a30      	ldr	r2, [pc, #192]	; (80041c0 <DMA_CalcBaseAndBitshift+0x148>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d00e      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a2f      	ldr	r2, [pc, #188]	; (80041c4 <DMA_CalcBaseAndBitshift+0x14c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d009      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a2d      	ldr	r2, [pc, #180]	; (80041c8 <DMA_CalcBaseAndBitshift+0x150>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d004      	beq.n	8004120 <DMA_CalcBaseAndBitshift+0xa8>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a2c      	ldr	r2, [pc, #176]	; (80041cc <DMA_CalcBaseAndBitshift+0x154>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d101      	bne.n	8004124 <DMA_CalcBaseAndBitshift+0xac>
 8004120:	2301      	movs	r3, #1
 8004122:	e000      	b.n	8004126 <DMA_CalcBaseAndBitshift+0xae>
 8004124:	2300      	movs	r3, #0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d024      	beq.n	8004174 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	b2db      	uxtb	r3, r3
 8004130:	3b10      	subs	r3, #16
 8004132:	4a27      	ldr	r2, [pc, #156]	; (80041d0 <DMA_CalcBaseAndBitshift+0x158>)
 8004134:	fba2 2303 	umull	r2, r3, r2, r3
 8004138:	091b      	lsrs	r3, r3, #4
 800413a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	f003 0307 	and.w	r3, r3, #7
 8004142:	4a24      	ldr	r2, [pc, #144]	; (80041d4 <DMA_CalcBaseAndBitshift+0x15c>)
 8004144:	5cd3      	ldrb	r3, [r2, r3]
 8004146:	461a      	mov	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	2b03      	cmp	r3, #3
 8004150:	d908      	bls.n	8004164 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	461a      	mov	r2, r3
 8004158:	4b1f      	ldr	r3, [pc, #124]	; (80041d8 <DMA_CalcBaseAndBitshift+0x160>)
 800415a:	4013      	ands	r3, r2
 800415c:	1d1a      	adds	r2, r3, #4
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	659a      	str	r2, [r3, #88]	; 0x58
 8004162:	e00d      	b.n	8004180 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	4b1b      	ldr	r3, [pc, #108]	; (80041d8 <DMA_CalcBaseAndBitshift+0x160>)
 800416c:	4013      	ands	r3, r2
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	6593      	str	r3, [r2, #88]	; 0x58
 8004172:	e005      	b.n	8004180 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004184:	4618      	mov	r0, r3
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr
 8004190:	40020010 	.word	0x40020010
 8004194:	40020028 	.word	0x40020028
 8004198:	40020040 	.word	0x40020040
 800419c:	40020058 	.word	0x40020058
 80041a0:	40020070 	.word	0x40020070
 80041a4:	40020088 	.word	0x40020088
 80041a8:	400200a0 	.word	0x400200a0
 80041ac:	400200b8 	.word	0x400200b8
 80041b0:	40020410 	.word	0x40020410
 80041b4:	40020428 	.word	0x40020428
 80041b8:	40020440 	.word	0x40020440
 80041bc:	40020458 	.word	0x40020458
 80041c0:	40020470 	.word	0x40020470
 80041c4:	40020488 	.word	0x40020488
 80041c8:	400204a0 	.word	0x400204a0
 80041cc:	400204b8 	.word	0x400204b8
 80041d0:	aaaaaaab 	.word	0xaaaaaaab
 80041d4:	0800837c 	.word	0x0800837c
 80041d8:	fffffc00 	.word	0xfffffc00

080041dc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80041dc:	b480      	push	{r7}
 80041de:	b085      	sub	sp, #20
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041e4:	2300      	movs	r3, #0
 80041e6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	699b      	ldr	r3, [r3, #24]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d120      	bne.n	8004232 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f4:	2b03      	cmp	r3, #3
 80041f6:	d858      	bhi.n	80042aa <DMA_CheckFifoParam+0xce>
 80041f8:	a201      	add	r2, pc, #4	; (adr r2, 8004200 <DMA_CheckFifoParam+0x24>)
 80041fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041fe:	bf00      	nop
 8004200:	08004211 	.word	0x08004211
 8004204:	08004223 	.word	0x08004223
 8004208:	08004211 	.word	0x08004211
 800420c:	080042ab 	.word	0x080042ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004214:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004218:	2b00      	cmp	r3, #0
 800421a:	d048      	beq.n	80042ae <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800421c:	2301      	movs	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004220:	e045      	b.n	80042ae <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004226:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800422a:	d142      	bne.n	80042b2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004230:	e03f      	b.n	80042b2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800423a:	d123      	bne.n	8004284 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004240:	2b03      	cmp	r3, #3
 8004242:	d838      	bhi.n	80042b6 <DMA_CheckFifoParam+0xda>
 8004244:	a201      	add	r2, pc, #4	; (adr r2, 800424c <DMA_CheckFifoParam+0x70>)
 8004246:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424a:	bf00      	nop
 800424c:	0800425d 	.word	0x0800425d
 8004250:	08004263 	.word	0x08004263
 8004254:	0800425d 	.word	0x0800425d
 8004258:	08004275 	.word	0x08004275
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	73fb      	strb	r3, [r7, #15]
        break;
 8004260:	e030      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004266:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800426a:	2b00      	cmp	r3, #0
 800426c:	d025      	beq.n	80042ba <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004272:	e022      	b.n	80042ba <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004278:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800427c:	d11f      	bne.n	80042be <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004282:	e01c      	b.n	80042be <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004288:	2b02      	cmp	r3, #2
 800428a:	d902      	bls.n	8004292 <DMA_CheckFifoParam+0xb6>
 800428c:	2b03      	cmp	r3, #3
 800428e:	d003      	beq.n	8004298 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004290:	e018      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	73fb      	strb	r3, [r7, #15]
        break;
 8004296:	e015      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d00e      	beq.n	80042c2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	73fb      	strb	r3, [r7, #15]
    break;
 80042a8:	e00b      	b.n	80042c2 <DMA_CheckFifoParam+0xe6>
        break;
 80042aa:	bf00      	nop
 80042ac:	e00a      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        break;
 80042ae:	bf00      	nop
 80042b0:	e008      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        break;
 80042b2:	bf00      	nop
 80042b4:	e006      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        break;
 80042b6:	bf00      	nop
 80042b8:	e004      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        break;
 80042ba:	bf00      	nop
 80042bc:	e002      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
        break;
 80042be:	bf00      	nop
 80042c0:	e000      	b.n	80042c4 <DMA_CheckFifoParam+0xe8>
    break;
 80042c2:	bf00      	nop
    }
  }

  return status;
 80042c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3714      	adds	r7, #20
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr
 80042d2:	bf00      	nop

080042d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b085      	sub	sp, #20
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a38      	ldr	r2, [pc, #224]	; (80043c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d022      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a36      	ldr	r2, [pc, #216]	; (80043cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d01d      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a35      	ldr	r2, [pc, #212]	; (80043d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d018      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a33      	ldr	r2, [pc, #204]	; (80043d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d013      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a32      	ldr	r2, [pc, #200]	; (80043d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d00e      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a30      	ldr	r2, [pc, #192]	; (80043dc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d009      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a2f      	ldr	r2, [pc, #188]	; (80043e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8004324:	4293      	cmp	r3, r2
 8004326:	d004      	beq.n	8004332 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a2d      	ldr	r2, [pc, #180]	; (80043e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d101      	bne.n	8004336 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8004332:	2301      	movs	r3, #1
 8004334:	e000      	b.n	8004338 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8004336:	2300      	movs	r3, #0
 8004338:	2b00      	cmp	r3, #0
 800433a:	d01a      	beq.n	8004372 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	b2db      	uxtb	r3, r3
 8004342:	3b08      	subs	r3, #8
 8004344:	4a28      	ldr	r2, [pc, #160]	; (80043e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004346:	fba2 2303 	umull	r2, r3, r2, r3
 800434a:	091b      	lsrs	r3, r3, #4
 800434c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	4b26      	ldr	r3, [pc, #152]	; (80043ec <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004352:	4413      	add	r3, r2
 8004354:	009b      	lsls	r3, r3, #2
 8004356:	461a      	mov	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a24      	ldr	r2, [pc, #144]	; (80043f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004360:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f003 031f 	and.w	r3, r3, #31
 8004368:	2201      	movs	r2, #1
 800436a:	409a      	lsls	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004370:	e024      	b.n	80043bc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	b2db      	uxtb	r3, r3
 8004378:	3b10      	subs	r3, #16
 800437a:	4a1e      	ldr	r2, [pc, #120]	; (80043f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800437c:	fba2 2303 	umull	r2, r3, r2, r3
 8004380:	091b      	lsrs	r3, r3, #4
 8004382:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	4a1c      	ldr	r2, [pc, #112]	; (80043f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d806      	bhi.n	800439a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	4a1b      	ldr	r2, [pc, #108]	; (80043fc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d902      	bls.n	800439a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3308      	adds	r3, #8
 8004398:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	4b18      	ldr	r3, [pc, #96]	; (8004400 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800439e:	4413      	add	r3, r2
 80043a0:	009b      	lsls	r3, r3, #2
 80043a2:	461a      	mov	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	4a16      	ldr	r2, [pc, #88]	; (8004404 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80043ac:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f003 031f 	and.w	r3, r3, #31
 80043b4:	2201      	movs	r2, #1
 80043b6:	409a      	lsls	r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	669a      	str	r2, [r3, #104]	; 0x68
}
 80043bc:	bf00      	nop
 80043be:	3714      	adds	r7, #20
 80043c0:	46bd      	mov	sp, r7
 80043c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c6:	4770      	bx	lr
 80043c8:	58025408 	.word	0x58025408
 80043cc:	5802541c 	.word	0x5802541c
 80043d0:	58025430 	.word	0x58025430
 80043d4:	58025444 	.word	0x58025444
 80043d8:	58025458 	.word	0x58025458
 80043dc:	5802546c 	.word	0x5802546c
 80043e0:	58025480 	.word	0x58025480
 80043e4:	58025494 	.word	0x58025494
 80043e8:	cccccccd 	.word	0xcccccccd
 80043ec:	16009600 	.word	0x16009600
 80043f0:	58025880 	.word	0x58025880
 80043f4:	aaaaaaab 	.word	0xaaaaaaab
 80043f8:	400204b8 	.word	0x400204b8
 80043fc:	4002040f 	.word	0x4002040f
 8004400:	10008200 	.word	0x10008200
 8004404:	40020880 	.word	0x40020880

08004408 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004408:	b480      	push	{r7}
 800440a:	b085      	sub	sp, #20
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	b2db      	uxtb	r3, r3
 8004416:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d04a      	beq.n	80044b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b08      	cmp	r3, #8
 8004422:	d847      	bhi.n	80044b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a25      	ldr	r2, [pc, #148]	; (80044c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d022      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a24      	ldr	r2, [pc, #144]	; (80044c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d01d      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a22      	ldr	r2, [pc, #136]	; (80044c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d018      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a21      	ldr	r2, [pc, #132]	; (80044cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d013      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a1f      	ldr	r2, [pc, #124]	; (80044d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d00e      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a1e      	ldr	r2, [pc, #120]	; (80044d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d009      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a1c      	ldr	r2, [pc, #112]	; (80044d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d004      	beq.n	8004474 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a1b      	ldr	r2, [pc, #108]	; (80044dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d101      	bne.n	8004478 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004474:	2301      	movs	r3, #1
 8004476:	e000      	b.n	800447a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004478:	2300      	movs	r3, #0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4b17      	ldr	r3, [pc, #92]	; (80044e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004482:	4413      	add	r3, r2
 8004484:	009b      	lsls	r3, r3, #2
 8004486:	461a      	mov	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4a15      	ldr	r2, [pc, #84]	; (80044e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004490:	671a      	str	r2, [r3, #112]	; 0x70
 8004492:	e009      	b.n	80044a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	4b14      	ldr	r3, [pc, #80]	; (80044e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004498:	4413      	add	r3, r2
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	461a      	mov	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a11      	ldr	r2, [pc, #68]	; (80044ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80044a6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	3b01      	subs	r3, #1
 80044ac:	2201      	movs	r2, #1
 80044ae:	409a      	lsls	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 80044b4:	bf00      	nop
 80044b6:	3714      	adds	r7, #20
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr
 80044c0:	58025408 	.word	0x58025408
 80044c4:	5802541c 	.word	0x5802541c
 80044c8:	58025430 	.word	0x58025430
 80044cc:	58025444 	.word	0x58025444
 80044d0:	58025458 	.word	0x58025458
 80044d4:	5802546c 	.word	0x5802546c
 80044d8:	58025480 	.word	0x58025480
 80044dc:	58025494 	.word	0x58025494
 80044e0:	1600963f 	.word	0x1600963f
 80044e4:	58025940 	.word	0x58025940
 80044e8:	1000823f 	.word	0x1000823f
 80044ec:	40020940 	.word	0x40020940

080044f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b089      	sub	sp, #36	; 0x24
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
 80044f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80044fa:	2300      	movs	r3, #0
 80044fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80044fe:	4b89      	ldr	r3, [pc, #548]	; (8004724 <HAL_GPIO_Init+0x234>)
 8004500:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004502:	e194      	b.n	800482e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	2101      	movs	r1, #1
 800450a:	69fb      	ldr	r3, [r7, #28]
 800450c:	fa01 f303 	lsl.w	r3, r1, r3
 8004510:	4013      	ands	r3, r2
 8004512:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	2b00      	cmp	r3, #0
 8004518:	f000 8186 	beq.w	8004828 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	2b02      	cmp	r3, #2
 8004522:	d003      	beq.n	800452c <HAL_GPIO_Init+0x3c>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b12      	cmp	r3, #18
 800452a:	d123      	bne.n	8004574 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	08da      	lsrs	r2, r3, #3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3208      	adds	r2, #8
 8004534:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004538:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800453a:	69fb      	ldr	r3, [r7, #28]
 800453c:	f003 0307 	and.w	r3, r3, #7
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	220f      	movs	r2, #15
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	43db      	mvns	r3, r3
 800454a:	69ba      	ldr	r2, [r7, #24]
 800454c:	4013      	ands	r3, r2
 800454e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	691a      	ldr	r2, [r3, #16]
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	f003 0307 	and.w	r3, r3, #7
 800455a:	009b      	lsls	r3, r3, #2
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	4313      	orrs	r3, r2
 8004564:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	08da      	lsrs	r2, r3, #3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	3208      	adds	r2, #8
 800456e:	69b9      	ldr	r1, [r7, #24]
 8004570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	2203      	movs	r2, #3
 8004580:	fa02 f303 	lsl.w	r3, r2, r3
 8004584:	43db      	mvns	r3, r3
 8004586:	69ba      	ldr	r2, [r7, #24]
 8004588:	4013      	ands	r3, r2
 800458a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	f003 0203 	and.w	r2, r3, #3
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	fa02 f303 	lsl.w	r3, r2, r3
 800459c:	69ba      	ldr	r2, [r7, #24]
 800459e:	4313      	orrs	r3, r2
 80045a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	69ba      	ldr	r2, [r7, #24]
 80045a6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	2b01      	cmp	r3, #1
 80045ae:	d00b      	beq.n	80045c8 <HAL_GPIO_Init+0xd8>
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d007      	beq.n	80045c8 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80045bc:	2b11      	cmp	r3, #17
 80045be:	d003      	beq.n	80045c8 <HAL_GPIO_Init+0xd8>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	2b12      	cmp	r3, #18
 80045c6:	d130      	bne.n	800462a <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	2203      	movs	r2, #3
 80045d4:	fa02 f303 	lsl.w	r3, r2, r3
 80045d8:	43db      	mvns	r3, r3
 80045da:	69ba      	ldr	r2, [r7, #24]
 80045dc:	4013      	ands	r3, r2
 80045de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	fa02 f303 	lsl.w	r3, r2, r3
 80045ec:	69ba      	ldr	r2, [r7, #24]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80045fe:	2201      	movs	r2, #1
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	fa02 f303 	lsl.w	r3, r2, r3
 8004606:	43db      	mvns	r3, r3
 8004608:	69ba      	ldr	r2, [r7, #24]
 800460a:	4013      	ands	r3, r2
 800460c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	091b      	lsrs	r3, r3, #4
 8004614:	f003 0201 	and.w	r2, r3, #1
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	4313      	orrs	r3, r2
 8004622:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	69ba      	ldr	r2, [r7, #24]
 8004628:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	2203      	movs	r2, #3
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	43db      	mvns	r3, r3
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	4013      	ands	r3, r2
 8004640:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	689a      	ldr	r2, [r3, #8]
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	005b      	lsls	r3, r3, #1
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	69ba      	ldr	r2, [r7, #24]
 8004650:	4313      	orrs	r3, r2
 8004652:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004662:	2b00      	cmp	r3, #0
 8004664:	f000 80e0 	beq.w	8004828 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004668:	4b2f      	ldr	r3, [pc, #188]	; (8004728 <HAL_GPIO_Init+0x238>)
 800466a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800466e:	4a2e      	ldr	r2, [pc, #184]	; (8004728 <HAL_GPIO_Init+0x238>)
 8004670:	f043 0302 	orr.w	r3, r3, #2
 8004674:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8004678:	4b2b      	ldr	r3, [pc, #172]	; (8004728 <HAL_GPIO_Init+0x238>)
 800467a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004686:	4a29      	ldr	r2, [pc, #164]	; (800472c <HAL_GPIO_Init+0x23c>)
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	089b      	lsrs	r3, r3, #2
 800468c:	3302      	adds	r3, #2
 800468e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004692:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f003 0303 	and.w	r3, r3, #3
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	220f      	movs	r2, #15
 800469e:	fa02 f303 	lsl.w	r3, r2, r3
 80046a2:	43db      	mvns	r3, r3
 80046a4:	69ba      	ldr	r2, [r7, #24]
 80046a6:	4013      	ands	r3, r2
 80046a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	4a20      	ldr	r2, [pc, #128]	; (8004730 <HAL_GPIO_Init+0x240>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d052      	beq.n	8004758 <HAL_GPIO_Init+0x268>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a1f      	ldr	r2, [pc, #124]	; (8004734 <HAL_GPIO_Init+0x244>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d031      	beq.n	800471e <HAL_GPIO_Init+0x22e>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a1e      	ldr	r2, [pc, #120]	; (8004738 <HAL_GPIO_Init+0x248>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d02b      	beq.n	800471a <HAL_GPIO_Init+0x22a>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a1d      	ldr	r2, [pc, #116]	; (800473c <HAL_GPIO_Init+0x24c>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d025      	beq.n	8004716 <HAL_GPIO_Init+0x226>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a1c      	ldr	r2, [pc, #112]	; (8004740 <HAL_GPIO_Init+0x250>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d01f      	beq.n	8004712 <HAL_GPIO_Init+0x222>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a1b      	ldr	r2, [pc, #108]	; (8004744 <HAL_GPIO_Init+0x254>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d019      	beq.n	800470e <HAL_GPIO_Init+0x21e>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a1a      	ldr	r2, [pc, #104]	; (8004748 <HAL_GPIO_Init+0x258>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d013      	beq.n	800470a <HAL_GPIO_Init+0x21a>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a19      	ldr	r2, [pc, #100]	; (800474c <HAL_GPIO_Init+0x25c>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d00d      	beq.n	8004706 <HAL_GPIO_Init+0x216>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a18      	ldr	r2, [pc, #96]	; (8004750 <HAL_GPIO_Init+0x260>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d007      	beq.n	8004702 <HAL_GPIO_Init+0x212>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a17      	ldr	r2, [pc, #92]	; (8004754 <HAL_GPIO_Init+0x264>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d101      	bne.n	80046fe <HAL_GPIO_Init+0x20e>
 80046fa:	2309      	movs	r3, #9
 80046fc:	e02d      	b.n	800475a <HAL_GPIO_Init+0x26a>
 80046fe:	230a      	movs	r3, #10
 8004700:	e02b      	b.n	800475a <HAL_GPIO_Init+0x26a>
 8004702:	2308      	movs	r3, #8
 8004704:	e029      	b.n	800475a <HAL_GPIO_Init+0x26a>
 8004706:	2307      	movs	r3, #7
 8004708:	e027      	b.n	800475a <HAL_GPIO_Init+0x26a>
 800470a:	2306      	movs	r3, #6
 800470c:	e025      	b.n	800475a <HAL_GPIO_Init+0x26a>
 800470e:	2305      	movs	r3, #5
 8004710:	e023      	b.n	800475a <HAL_GPIO_Init+0x26a>
 8004712:	2304      	movs	r3, #4
 8004714:	e021      	b.n	800475a <HAL_GPIO_Init+0x26a>
 8004716:	2303      	movs	r3, #3
 8004718:	e01f      	b.n	800475a <HAL_GPIO_Init+0x26a>
 800471a:	2302      	movs	r3, #2
 800471c:	e01d      	b.n	800475a <HAL_GPIO_Init+0x26a>
 800471e:	2301      	movs	r3, #1
 8004720:	e01b      	b.n	800475a <HAL_GPIO_Init+0x26a>
 8004722:	bf00      	nop
 8004724:	58000080 	.word	0x58000080
 8004728:	58024400 	.word	0x58024400
 800472c:	58000400 	.word	0x58000400
 8004730:	58020000 	.word	0x58020000
 8004734:	58020400 	.word	0x58020400
 8004738:	58020800 	.word	0x58020800
 800473c:	58020c00 	.word	0x58020c00
 8004740:	58021000 	.word	0x58021000
 8004744:	58021400 	.word	0x58021400
 8004748:	58021800 	.word	0x58021800
 800474c:	58021c00 	.word	0x58021c00
 8004750:	58022000 	.word	0x58022000
 8004754:	58022400 	.word	0x58022400
 8004758:	2300      	movs	r3, #0
 800475a:	69fa      	ldr	r2, [r7, #28]
 800475c:	f002 0203 	and.w	r2, r2, #3
 8004760:	0092      	lsls	r2, r2, #2
 8004762:	4093      	lsls	r3, r2
 8004764:	69ba      	ldr	r2, [r7, #24]
 8004766:	4313      	orrs	r3, r2
 8004768:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800476a:	4938      	ldr	r1, [pc, #224]	; (800484c <HAL_GPIO_Init+0x35c>)
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	089b      	lsrs	r3, r3, #2
 8004770:	3302      	adds	r3, #2
 8004772:	69ba      	ldr	r2, [r7, #24]
 8004774:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	43db      	mvns	r3, r3
 8004782:	69ba      	ldr	r2, [r7, #24]
 8004784:	4013      	ands	r3, r2
 8004786:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	4313      	orrs	r3, r2
 800479a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800479c:	697b      	ldr	r3, [r7, #20]
 800479e:	69ba      	ldr	r2, [r7, #24]
 80047a0:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	43db      	mvns	r3, r3
 80047ac:	69ba      	ldr	r2, [r7, #24]
 80047ae:	4013      	ands	r3, r2
 80047b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80047be:	69ba      	ldr	r2, [r7, #24]
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	43db      	mvns	r3, r3
 80047d8:	69ba      	ldr	r2, [r7, #24]
 80047da:	4013      	ands	r3, r2
 80047dc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 80047ea:	69ba      	ldr	r2, [r7, #24]
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80047f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80047fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	43db      	mvns	r3, r3
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	4013      	ands	r3, r2
 800480a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8004818:	69ba      	ldr	r2, [r7, #24]
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004820:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004828:	69fb      	ldr	r3, [r7, #28]
 800482a:	3301      	adds	r3, #1
 800482c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	fa22 f303 	lsr.w	r3, r2, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	f47f ae63 	bne.w	8004504 <HAL_GPIO_Init+0x14>
  }
}
 800483e:	bf00      	nop
 8004840:	3724      	adds	r7, #36	; 0x24
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	58000400 	.word	0x58000400

08004850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	807b      	strh	r3, [r7, #2]
 800485c:	4613      	mov	r3, r2
 800485e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004860:	787b      	ldrb	r3, [r7, #1]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004866:	887a      	ldrh	r2, [r7, #2]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800486c:	e003      	b.n	8004876 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800486e:	887b      	ldrh	r3, [r7, #2]
 8004870:	041a      	lsls	r2, r3, #16
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	619a      	str	r2, [r3, #24]
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004882:	b480      	push	{r7}
 8004884:	b083      	sub	sp, #12
 8004886:	af00      	add	r7, sp, #0
 8004888:	6078      	str	r0, [r7, #4]
 800488a:	460b      	mov	r3, r1
 800488c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	695a      	ldr	r2, [r3, #20]
 8004892:	887b      	ldrh	r3, [r7, #2]
 8004894:	401a      	ands	r2, r3
 8004896:	887b      	ldrh	r3, [r7, #2]
 8004898:	429a      	cmp	r2, r3
 800489a:	d104      	bne.n	80048a6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800489c:	887b      	ldrh	r3, [r7, #2]
 800489e:	041a      	lsls	r2, r3, #16
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80048a4:	e002      	b.n	80048ac <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80048a6:	887a      	ldrh	r2, [r7, #2]
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	619a      	str	r2, [r3, #24]
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b6:	4770      	bx	lr

080048b8 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b083      	sub	sp, #12
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80048c0:	4a08      	ldr	r2, [pc, #32]	; (80048e4 <HAL_HSEM_FastTake+0x2c>)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	3320      	adds	r3, #32
 80048c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048ca:	4a07      	ldr	r2, [pc, #28]	; (80048e8 <HAL_HSEM_FastTake+0x30>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d101      	bne.n	80048d4 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	e000      	b.n	80048d6 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
 80048e2:	bf00      	nop
 80048e4:	58026400 	.word	0x58026400
 80048e8:	80000300 	.word	0x80000300

080048ec <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80048f6:	4906      	ldr	r1, [pc, #24]	; (8004910 <HAL_HSEM_Release+0x24>)
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004904:	bf00      	nop
 8004906:	370c      	adds	r7, #12
 8004908:	46bd      	mov	sp, r7
 800490a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490e:	4770      	bx	lr
 8004910:	58026400 	.word	0x58026400

08004914 <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The SMPS and the LDO are Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b084      	sub	sp, #16
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  if((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800491c:	4b28      	ldr	r3, [pc, #160]	; (80049c0 <HAL_PWREx_ConfigSupply+0xac>)
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	f003 0307 	and.w	r3, r3, #7
 8004924:	2b06      	cmp	r3, #6
 8004926:	d008      	beq.n	800493a <HAL_PWREx_ConfigSupply+0x26>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004928:	4b25      	ldr	r3, [pc, #148]	; (80049c0 <HAL_PWREx_ConfigSupply+0xac>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	429a      	cmp	r2, r3
 8004934:	d001      	beq.n	800493a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new regulator config */
      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e03e      	b.n	80049b8 <HAL_PWREx_ConfigSupply+0xa4>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800493a:	4b21      	ldr	r3, [pc, #132]	; (80049c0 <HAL_PWREx_ConfigSupply+0xac>)
 800493c:	68db      	ldr	r3, [r3, #12]
 800493e:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8004942:	491f      	ldr	r1, [pc, #124]	; (80049c0 <HAL_PWREx_ConfigSupply+0xac>)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	4313      	orrs	r3, r2
 8004948:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800494a:	f7fc fa47 	bl	8000ddc <HAL_GetTick>
 800494e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8004950:	e009      	b.n	8004966 <HAL_PWREx_ConfigSupply+0x52>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 8004952:	f7fc fa43 	bl	8000ddc <HAL_GetTick>
 8004956:	4602      	mov	r2, r0
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	1ad3      	subs	r3, r2, r3
 800495c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004960:	d901      	bls.n	8004966 <HAL_PWREx_ConfigSupply+0x52>
    {
      return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e028      	b.n	80049b8 <HAL_PWREx_ConfigSupply+0xa4>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 8004966:	4b16      	ldr	r3, [pc, #88]	; (80049c0 <HAL_PWREx_ConfigSupply+0xac>)
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800496e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004972:	d1ee      	bne.n	8004952 <HAL_PWREx_ConfigSupply+0x3e>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b1e      	cmp	r3, #30
 8004978:	d008      	beq.n	800498c <HAL_PWREx_ConfigSupply+0x78>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b2e      	cmp	r3, #46	; 0x2e
 800497e:	d005      	beq.n	800498c <HAL_PWREx_ConfigSupply+0x78>
     (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b1d      	cmp	r3, #29
 8004984:	d002      	beq.n	800498c <HAL_PWREx_ConfigSupply+0x78>
     (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT) ||
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b2d      	cmp	r3, #45	; 0x2d
 800498a:	d114      	bne.n	80049b6 <HAL_PWREx_ConfigSupply+0xa2>
     (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800498c:	f7fc fa26 	bl	8000ddc <HAL_GetTick>
 8004990:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while(!__HAL_PWR_GET_FLAG(PWR_FLAG_SMPSEXTRDY))
 8004992:	e009      	b.n	80049a8 <HAL_PWREx_ConfigSupply+0x94>
    {
      if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 8004994:	f7fc fa22 	bl	8000ddc <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049a2:	d901      	bls.n	80049a8 <HAL_PWREx_ConfigSupply+0x94>
      {
        return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e007      	b.n	80049b8 <HAL_PWREx_ConfigSupply+0xa4>
    while(!__HAL_PWR_GET_FLAG(PWR_FLAG_SMPSEXTRDY))
 80049a8:	4b05      	ldr	r3, [pc, #20]	; (80049c0 <HAL_PWREx_ConfigSupply+0xac>)
 80049aa:	68db      	ldr	r3, [r3, #12]
 80049ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049b4:	d1ee      	bne.n	8004994 <HAL_PWREx_ConfigSupply+0x80>
      }
    }
  }

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	58024800 	.word	0x58024800

080049c4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b08a      	sub	sp, #40	; 0x28
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e3a4      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	f000 8087 	beq.w	8004af2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049e4:	4b9a      	ldr	r3, [pc, #616]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 80049e6:	691b      	ldr	r3, [r3, #16]
 80049e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049ec:	627b      	str	r3, [r7, #36]	; 0x24
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80049ee:	4b98      	ldr	r3, [pc, #608]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 80049f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049f2:	623b      	str	r3, [r7, #32]
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80049f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049f6:	2b10      	cmp	r3, #16
 80049f8:	d007      	beq.n	8004a0a <HAL_RCC_OscConfig+0x46>
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	2b18      	cmp	r3, #24
 80049fe:	d110      	bne.n	8004a22 <HAL_RCC_OscConfig+0x5e>
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	f003 0303 	and.w	r3, r3, #3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d10b      	bne.n	8004a22 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a0a:	4b91      	ldr	r3, [pc, #580]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d06c      	beq.n	8004af0 <HAL_RCC_OscConfig+0x12c>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d168      	bne.n	8004af0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e37e      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a2a:	d106      	bne.n	8004a3a <HAL_RCC_OscConfig+0x76>
 8004a2c:	4b88      	ldr	r3, [pc, #544]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a87      	ldr	r2, [pc, #540]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a32:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	e02e      	b.n	8004a98 <HAL_RCC_OscConfig+0xd4>
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10c      	bne.n	8004a5c <HAL_RCC_OscConfig+0x98>
 8004a42:	4b83      	ldr	r3, [pc, #524]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a82      	ldr	r2, [pc, #520]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a48:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a4c:	6013      	str	r3, [r2, #0]
 8004a4e:	4b80      	ldr	r3, [pc, #512]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a7f      	ldr	r2, [pc, #508]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a58:	6013      	str	r3, [r2, #0]
 8004a5a:	e01d      	b.n	8004a98 <HAL_RCC_OscConfig+0xd4>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a64:	d10c      	bne.n	8004a80 <HAL_RCC_OscConfig+0xbc>
 8004a66:	4b7a      	ldr	r3, [pc, #488]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	4a79      	ldr	r2, [pc, #484]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a70:	6013      	str	r3, [r2, #0]
 8004a72:	4b77      	ldr	r3, [pc, #476]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4a76      	ldr	r2, [pc, #472]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a7c:	6013      	str	r3, [r2, #0]
 8004a7e:	e00b      	b.n	8004a98 <HAL_RCC_OscConfig+0xd4>
 8004a80:	4b73      	ldr	r3, [pc, #460]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a72      	ldr	r2, [pc, #456]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a8a:	6013      	str	r3, [r2, #0]
 8004a8c:	4b70      	ldr	r3, [pc, #448]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a6f      	ldr	r2, [pc, #444]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004a92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d013      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa0:	f7fc f99c 	bl	8000ddc <HAL_GetTick>
 8004aa4:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004aa6:	e008      	b.n	8004aba <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aa8:	f7fc f998 	bl	8000ddc <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	69fb      	ldr	r3, [r7, #28]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	2b64      	cmp	r3, #100	; 0x64
 8004ab4:	d901      	bls.n	8004aba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004ab6:	2303      	movs	r3, #3
 8004ab8:	e332      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004aba:	4b65      	ldr	r3, [pc, #404]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d0f0      	beq.n	8004aa8 <HAL_RCC_OscConfig+0xe4>
 8004ac6:	e014      	b.n	8004af2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac8:	f7fc f988 	bl	8000ddc <HAL_GetTick>
 8004acc:	61f8      	str	r0, [r7, #28]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ace:	e008      	b.n	8004ae2 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ad0:	f7fc f984 	bl	8000ddc <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	2b64      	cmp	r3, #100	; 0x64
 8004adc:	d901      	bls.n	8004ae2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004ade:	2303      	movs	r3, #3
 8004ae0:	e31e      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004ae2:	4b5b      	ldr	r3, [pc, #364]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1f0      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x10c>
 8004aee:	e000      	b.n	8004af2 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004af0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0302 	and.w	r3, r3, #2
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f000 80b0 	beq.w	8004c60 <HAL_RCC_OscConfig+0x29c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b00:	4b53      	ldr	r3, [pc, #332]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b08:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004b0a:	4b51      	ldr	r3, [pc, #324]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b0e:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d007      	beq.n	8004b26 <HAL_RCC_OscConfig+0x162>
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	2b18      	cmp	r3, #24
 8004b1a:	d149      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x1ec>
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d144      	bne.n	8004bb0 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b26:	4b4a      	ldr	r3, [pc, #296]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0304 	and.w	r3, r3, #4
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d005      	beq.n	8004b3e <HAL_RCC_OscConfig+0x17a>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d101      	bne.n	8004b3e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e2f0      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
      /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004b3e:	4b44      	ldr	r3, [pc, #272]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f023 0219 	bic.w	r2, r3, #25
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	4941      	ldr	r1, [pc, #260]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b50:	f7fc f944 	bl	8000ddc <HAL_GetTick>
 8004b54:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b56:	e008      	b.n	8004b6a <HAL_RCC_OscConfig+0x1a6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b58:	f7fc f940 	bl	8000ddc <HAL_GetTick>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	1ad3      	subs	r3, r2, r3
 8004b62:	2b02      	cmp	r3, #2
 8004b64:	d901      	bls.n	8004b6a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8004b66:	2303      	movs	r3, #3
 8004b68:	e2da      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b6a:	4b39      	ldr	r3, [pc, #228]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f003 0304 	and.w	r3, r3, #4
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d0f0      	beq.n	8004b58 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b76:	f7fc f95f 	bl	8000e38 <HAL_GetREVID>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	f241 0303 	movw	r3, #4099	; 0x1003
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d80a      	bhi.n	8004b9a <HAL_RCC_OscConfig+0x1d6>
 8004b84:	4b32      	ldr	r3, [pc, #200]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	691b      	ldr	r3, [r3, #16]
 8004b90:	031b      	lsls	r3, r3, #12
 8004b92:	492f      	ldr	r1, [pc, #188]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b98:	e062      	b.n	8004c60 <HAL_RCC_OscConfig+0x29c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b9a:	4b2d      	ldr	r3, [pc, #180]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	061b      	lsls	r3, r3, #24
 8004ba8:	4929      	ldr	r1, [pc, #164]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004baa:	4313      	orrs	r3, r2
 8004bac:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bae:	e057      	b.n	8004c60 <HAL_RCC_OscConfig+0x29c>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d038      	beq.n	8004c2a <HAL_RCC_OscConfig+0x266>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004bb8:	4b25      	ldr	r3, [pc, #148]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f023 0219 	bic.w	r2, r3, #25
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	4922      	ldr	r1, [pc, #136]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bca:	f7fc f907 	bl	8000ddc <HAL_GetTick>
 8004bce:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bd0:	e008      	b.n	8004be4 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bd2:	f7fc f903 	bl	8000ddc <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	2b02      	cmp	r3, #2
 8004bde:	d901      	bls.n	8004be4 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004be0:	2303      	movs	r3, #3
 8004be2:	e29d      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004be4:	4b1a      	ldr	r3, [pc, #104]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0304 	and.w	r3, r3, #4
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0f0      	beq.n	8004bd2 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bf0:	f7fc f922 	bl	8000e38 <HAL_GetREVID>
 8004bf4:	4602      	mov	r2, r0
 8004bf6:	f241 0303 	movw	r3, #4099	; 0x1003
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d80a      	bhi.n	8004c14 <HAL_RCC_OscConfig+0x250>
 8004bfe:	4b14      	ldr	r3, [pc, #80]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	691b      	ldr	r3, [r3, #16]
 8004c0a:	031b      	lsls	r3, r3, #12
 8004c0c:	4910      	ldr	r1, [pc, #64]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	604b      	str	r3, [r1, #4]
 8004c12:	e025      	b.n	8004c60 <HAL_RCC_OscConfig+0x29c>
 8004c14:	4b0e      	ldr	r3, [pc, #56]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	061b      	lsls	r3, r3, #24
 8004c22:	490b      	ldr	r1, [pc, #44]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	604b      	str	r3, [r1, #4]
 8004c28:	e01a      	b.n	8004c60 <HAL_RCC_OscConfig+0x29c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c2a:	4b09      	ldr	r3, [pc, #36]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a08      	ldr	r2, [pc, #32]	; (8004c50 <HAL_RCC_OscConfig+0x28c>)
 8004c30:	f023 0301 	bic.w	r3, r3, #1
 8004c34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c36:	f7fc f8d1 	bl	8000ddc <HAL_GetTick>
 8004c3a:	61f8      	str	r0, [r7, #28]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c3c:	e00a      	b.n	8004c54 <HAL_RCC_OscConfig+0x290>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c3e:	f7fc f8cd 	bl	8000ddc <HAL_GetTick>
 8004c42:	4602      	mov	r2, r0
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	1ad3      	subs	r3, r2, r3
 8004c48:	2b02      	cmp	r3, #2
 8004c4a:	d903      	bls.n	8004c54 <HAL_RCC_OscConfig+0x290>
          {
            return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e267      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
 8004c50:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004c54:	4ba0      	ldr	r3, [pc, #640]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0304 	and.w	r3, r3, #4
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d1ee      	bne.n	8004c3e <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0310 	and.w	r3, r3, #16
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 808f 	beq.w	8004d8c <HAL_RCC_OscConfig+0x3c8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004c6e:	4b9a      	ldr	r3, [pc, #616]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004c70:	691b      	ldr	r3, [r3, #16]
 8004c72:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004c76:	613b      	str	r3, [r7, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004c78:	4b97      	ldr	r3, [pc, #604]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7c:	60fb      	str	r3, [r7, #12]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	2b08      	cmp	r3, #8
 8004c82:	d007      	beq.n	8004c94 <HAL_RCC_OscConfig+0x2d0>
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	2b18      	cmp	r3, #24
 8004c88:	d12d      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x322>
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f003 0303 	and.w	r3, r3, #3
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d128      	bne.n	8004ce6 <HAL_RCC_OscConfig+0x322>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004c94:	4b90      	ldr	r3, [pc, #576]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d005      	beq.n	8004cac <HAL_RCC_OscConfig+0x2e8>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	69db      	ldr	r3, [r3, #28]
 8004ca4:	2b80      	cmp	r3, #128	; 0x80
 8004ca6:	d001      	beq.n	8004cac <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e239      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004cac:	f7fc f8c4 	bl	8000e38 <HAL_GetREVID>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	f241 0303 	movw	r3, #4099	; 0x1003
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d80a      	bhi.n	8004cd0 <HAL_RCC_OscConfig+0x30c>
 8004cba:	4b87      	ldr	r3, [pc, #540]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	069b      	lsls	r3, r3, #26
 8004cc8:	4983      	ldr	r1, [pc, #524]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004cce:	e05d      	b.n	8004d8c <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004cd0:	4b81      	ldr	r3, [pc, #516]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	061b      	lsls	r3, r3, #24
 8004cde:	497e      	ldr	r1, [pc, #504]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004ce4:	e052      	b.n	8004d8c <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d035      	beq.n	8004d5a <HAL_RCC_OscConfig+0x396>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8004cee:	4b7a      	ldr	r3, [pc, #488]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a79      	ldr	r2, [pc, #484]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cfa:	f7fc f86f 	bl	8000ddc <HAL_GetTick>
 8004cfe:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d00:	e008      	b.n	8004d14 <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004d02:	f7fc f86b 	bl	8000ddc <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e205      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d14:	4b70      	ldr	r3, [pc, #448]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d0f0      	beq.n	8004d02 <HAL_RCC_OscConfig+0x33e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004d20:	f7fc f88a 	bl	8000e38 <HAL_GetREVID>
 8004d24:	4602      	mov	r2, r0
 8004d26:	f241 0303 	movw	r3, #4099	; 0x1003
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d80a      	bhi.n	8004d44 <HAL_RCC_OscConfig+0x380>
 8004d2e:	4b6a      	ldr	r3, [pc, #424]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a1b      	ldr	r3, [r3, #32]
 8004d3a:	069b      	lsls	r3, r3, #26
 8004d3c:	4966      	ldr	r1, [pc, #408]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	604b      	str	r3, [r1, #4]
 8004d42:	e023      	b.n	8004d8c <HAL_RCC_OscConfig+0x3c8>
 8004d44:	4b64      	ldr	r3, [pc, #400]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	061b      	lsls	r3, r3, #24
 8004d52:	4961      	ldr	r1, [pc, #388]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	60cb      	str	r3, [r1, #12]
 8004d58:	e018      	b.n	8004d8c <HAL_RCC_OscConfig+0x3c8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004d5a:	4b5f      	ldr	r3, [pc, #380]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a5e      	ldr	r2, [pc, #376]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d66:	f7fc f839 	bl	8000ddc <HAL_GetTick>
 8004d6a:	61f8      	str	r0, [r7, #28]

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d6c:	e008      	b.n	8004d80 <HAL_RCC_OscConfig+0x3bc>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8004d6e:	f7fc f835 	bl	8000ddc <HAL_GetTick>
 8004d72:	4602      	mov	r2, r0
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	2b02      	cmp	r3, #2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e1cf      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004d80:	4b55      	ldr	r3, [pc, #340]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d1f0      	bne.n	8004d6e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0308 	and.w	r3, r3, #8
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d036      	beq.n	8004e06 <HAL_RCC_OscConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d019      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x410>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004da0:	4b4d      	ldr	r3, [pc, #308]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004da2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004da4:	4a4c      	ldr	r2, [pc, #304]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004da6:	f043 0301 	orr.w	r3, r3, #1
 8004daa:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dac:	f7fc f816 	bl	8000ddc <HAL_GetTick>
 8004db0:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x402>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004db4:	f7fc f812 	bl	8000ddc <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x402>
        {
          return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e1ac      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004dc6:	4b44      	ldr	r3, [pc, #272]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004dc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d0f0      	beq.n	8004db4 <HAL_RCC_OscConfig+0x3f0>
 8004dd2:	e018      	b.n	8004e06 <HAL_RCC_OscConfig+0x442>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004dd4:	4b40      	ldr	r3, [pc, #256]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004dd6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dd8:	4a3f      	ldr	r2, [pc, #252]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004dda:	f023 0301 	bic.w	r3, r3, #1
 8004dde:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de0:	f7fb fffc 	bl	8000ddc <HAL_GetTick>
 8004de4:	61f8      	str	r0, [r7, #28]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004de6:	e008      	b.n	8004dfa <HAL_RCC_OscConfig+0x436>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004de8:	f7fb fff8 	bl	8000ddc <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d901      	bls.n	8004dfa <HAL_RCC_OscConfig+0x436>
        {
          return HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	e192      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004dfa:	4b37      	ldr	r3, [pc, #220]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004dfc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004dfe:	f003 0302 	and.w	r3, r3, #2
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d1f0      	bne.n	8004de8 <HAL_RCC_OscConfig+0x424>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d036      	beq.n	8004e80 <HAL_RCC_OscConfig+0x4bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	699b      	ldr	r3, [r3, #24]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d019      	beq.n	8004e4e <HAL_RCC_OscConfig+0x48a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e1a:	4b2f      	ldr	r3, [pc, #188]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a2e      	ldr	r2, [pc, #184]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004e20:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004e24:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004e26:	f7fb ffd9 	bl	8000ddc <HAL_GetTick>
 8004e2a:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004e2c:	e008      	b.n	8004e40 <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004e2e:	f7fb ffd5 	bl	8000ddc <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e16f      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004e40:	4b25      	ldr	r3, [pc, #148]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d0f0      	beq.n	8004e2e <HAL_RCC_OscConfig+0x46a>
 8004e4c:	e018      	b.n	8004e80 <HAL_RCC_OscConfig+0x4bc>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004e4e:	4b22      	ldr	r3, [pc, #136]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a21      	ldr	r2, [pc, #132]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004e54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e58:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004e5a:	f7fb ffbf 	bl	8000ddc <HAL_GetTick>
 8004e5e:	61f8      	str	r0, [r7, #28]

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004e60:	e008      	b.n	8004e74 <HAL_RCC_OscConfig+0x4b0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004e62:	f7fb ffbb 	bl	8000ddc <HAL_GetTick>
 8004e66:	4602      	mov	r2, r0
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	2b02      	cmp	r3, #2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x4b0>
        {
          return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e155      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004e74:	4b18      	ldr	r3, [pc, #96]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1f0      	bne.n	8004e62 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 8086 	beq.w	8004f9a <HAL_RCC_OscConfig+0x5d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004e8e:	4b13      	ldr	r3, [pc, #76]	; (8004edc <HAL_RCC_OscConfig+0x518>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a12      	ldr	r2, [pc, #72]	; (8004edc <HAL_RCC_OscConfig+0x518>)
 8004e94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e9a:	f7fb ff9f 	bl	8000ddc <HAL_GetTick>
 8004e9e:	61f8      	str	r0, [r7, #28]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ea0:	e008      	b.n	8004eb4 <HAL_RCC_OscConfig+0x4f0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004ea2:	f7fb ff9b 	bl	8000ddc <HAL_GetTick>
 8004ea6:	4602      	mov	r2, r0
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	1ad3      	subs	r3, r2, r3
 8004eac:	2b64      	cmp	r3, #100	; 0x64
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x4f0>
      {
        return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e135      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004eb4:	4b09      	ldr	r3, [pc, #36]	; (8004edc <HAL_RCC_OscConfig+0x518>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d0f0      	beq.n	8004ea2 <HAL_RCC_OscConfig+0x4de>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d10b      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x51c>
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ecc:	4a02      	ldr	r2, [pc, #8]	; (8004ed8 <HAL_RCC_OscConfig+0x514>)
 8004ece:	f043 0301 	orr.w	r3, r3, #1
 8004ed2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ed4:	e032      	b.n	8004f3c <HAL_RCC_OscConfig+0x578>
 8004ed6:	bf00      	nop
 8004ed8:	58024400 	.word	0x58024400
 8004edc:	58024800 	.word	0x58024800
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d10c      	bne.n	8004f02 <HAL_RCC_OscConfig+0x53e>
 8004ee8:	4b8f      	ldr	r3, [pc, #572]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004eec:	4a8e      	ldr	r2, [pc, #568]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004eee:	f023 0301 	bic.w	r3, r3, #1
 8004ef2:	6713      	str	r3, [r2, #112]	; 0x70
 8004ef4:	4b8c      	ldr	r3, [pc, #560]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ef8:	4a8b      	ldr	r2, [pc, #556]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004efa:	f023 0304 	bic.w	r3, r3, #4
 8004efe:	6713      	str	r3, [r2, #112]	; 0x70
 8004f00:	e01c      	b.n	8004f3c <HAL_RCC_OscConfig+0x578>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	2b05      	cmp	r3, #5
 8004f08:	d10c      	bne.n	8004f24 <HAL_RCC_OscConfig+0x560>
 8004f0a:	4b87      	ldr	r3, [pc, #540]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f0e:	4a86      	ldr	r2, [pc, #536]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f10:	f043 0304 	orr.w	r3, r3, #4
 8004f14:	6713      	str	r3, [r2, #112]	; 0x70
 8004f16:	4b84      	ldr	r3, [pc, #528]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f1a:	4a83      	ldr	r2, [pc, #524]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f1c:	f043 0301 	orr.w	r3, r3, #1
 8004f20:	6713      	str	r3, [r2, #112]	; 0x70
 8004f22:	e00b      	b.n	8004f3c <HAL_RCC_OscConfig+0x578>
 8004f24:	4b80      	ldr	r3, [pc, #512]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f28:	4a7f      	ldr	r2, [pc, #508]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f2a:	f023 0301 	bic.w	r3, r3, #1
 8004f2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004f30:	4b7d      	ldr	r3, [pc, #500]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f34:	4a7c      	ldr	r2, [pc, #496]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f36:	f023 0304 	bic.w	r3, r3, #4
 8004f3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d015      	beq.n	8004f70 <HAL_RCC_OscConfig+0x5ac>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f44:	f7fb ff4a 	bl	8000ddc <HAL_GetTick>
 8004f48:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f4a:	e00a      	b.n	8004f62 <HAL_RCC_OscConfig+0x59e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f4c:	f7fb ff46 	bl	8000ddc <HAL_GetTick>
 8004f50:	4602      	mov	r2, r0
 8004f52:	69fb      	ldr	r3, [r7, #28]
 8004f54:	1ad3      	subs	r3, r2, r3
 8004f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x59e>
        {
          return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e0de      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004f62:	4b71      	ldr	r3, [pc, #452]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0ee      	beq.n	8004f4c <HAL_RCC_OscConfig+0x588>
 8004f6e:	e014      	b.n	8004f9a <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f70:	f7fb ff34 	bl	8000ddc <HAL_GetTick>
 8004f74:	61f8      	str	r0, [r7, #28]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f76:	e00a      	b.n	8004f8e <HAL_RCC_OscConfig+0x5ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f78:	f7fb ff30 	bl	8000ddc <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d901      	bls.n	8004f8e <HAL_RCC_OscConfig+0x5ca>
        {
          return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e0c8      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004f8e:	4b66      	ldr	r3, [pc, #408]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f92:	f003 0302 	and.w	r3, r3, #2
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d1ee      	bne.n	8004f78 <HAL_RCC_OscConfig+0x5b4>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	f000 80bd 	beq.w	800511e <HAL_RCC_OscConfig+0x75a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8004fa4:	4b60      	ldr	r3, [pc, #384]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004fac:	2b18      	cmp	r3, #24
 8004fae:	f000 80b4 	beq.w	800511a <HAL_RCC_OscConfig+0x756>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb6:	2b02      	cmp	r3, #2
 8004fb8:	f040 8095 	bne.w	80050e6 <HAL_RCC_OscConfig+0x722>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fbc:	4b5a      	ldr	r3, [pc, #360]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a59      	ldr	r2, [pc, #356]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004fc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004fc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc8:	f7fb ff08 	bl	8000ddc <HAL_GetTick>
 8004fcc:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004fce:	e008      	b.n	8004fe2 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fd0:	f7fb ff04 	bl	8000ddc <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d901      	bls.n	8004fe2 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	e09e      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004fe2:	4b51      	ldr	r3, [pc, #324]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1f0      	bne.n	8004fd0 <HAL_RCC_OscConfig+0x60c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fee:	4b4e      	ldr	r3, [pc, #312]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8004ff0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ff2:	4b4e      	ldr	r3, [pc, #312]	; (800512c <HAL_RCC_OscConfig+0x768>)
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004ffe:	0112      	lsls	r2, r2, #4
 8005000:	430a      	orrs	r2, r1
 8005002:	4949      	ldr	r1, [pc, #292]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005004:	4313      	orrs	r3, r2
 8005006:	628b      	str	r3, [r1, #40]	; 0x28
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800500c:	3b01      	subs	r3, #1
 800500e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005016:	3b01      	subs	r3, #1
 8005018:	025b      	lsls	r3, r3, #9
 800501a:	b29b      	uxth	r3, r3
 800501c:	431a      	orrs	r2, r3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005022:	3b01      	subs	r3, #1
 8005024:	041b      	lsls	r3, r3, #16
 8005026:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800502a:	431a      	orrs	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005030:	3b01      	subs	r3, #1
 8005032:	061b      	lsls	r3, r3, #24
 8005034:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005038:	493b      	ldr	r1, [pc, #236]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800503a:	4313      	orrs	r3, r2
 800503c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800503e:	4b3a      	ldr	r3, [pc, #232]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005042:	4a39      	ldr	r2, [pc, #228]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005044:	f023 0301 	bic.w	r3, r3, #1
 8005048:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL  PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800504a:	4b37      	ldr	r3, [pc, #220]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800504c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800504e:	4b38      	ldr	r3, [pc, #224]	; (8005130 <HAL_RCC_OscConfig+0x76c>)
 8005050:	4013      	ands	r3, r2
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005056:	00d2      	lsls	r2, r2, #3
 8005058:	4933      	ldr	r1, [pc, #204]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800505a:	4313      	orrs	r3, r2
 800505c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800505e:	4b32      	ldr	r3, [pc, #200]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005062:	f023 020c 	bic.w	r2, r3, #12
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800506a:	492f      	ldr	r1, [pc, #188]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800506c:	4313      	orrs	r3, r2
 800506e:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005070:	4b2d      	ldr	r3, [pc, #180]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005074:	f023 0202 	bic.w	r2, r3, #2
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800507c:	492a      	ldr	r1, [pc, #168]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800507e:	4313      	orrs	r3, r2
 8005080:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005082:	4b29      	ldr	r3, [pc, #164]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005086:	4a28      	ldr	r2, [pc, #160]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800508c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800508e:	4b26      	ldr	r3, [pc, #152]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005090:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005092:	4a25      	ldr	r2, [pc, #148]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 8005094:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005098:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800509a:	4b23      	ldr	r3, [pc, #140]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800509c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800509e:	4a22      	ldr	r2, [pc, #136]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80050a4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80050a6:	4b20      	ldr	r3, [pc, #128]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050aa:	4a1f      	ldr	r2, [pc, #124]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050ac:	f043 0301 	orr.w	r3, r3, #1
 80050b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80050b2:	4b1d      	ldr	r3, [pc, #116]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	4a1c      	ldr	r2, [pc, #112]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050b8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80050bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050be:	f7fb fe8d 	bl	8000ddc <HAL_GetTick>
 80050c2:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x714>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050c6:	f7fb fe89 	bl	8000ddc <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b02      	cmp	r3, #2
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x714>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e023      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80050d8:	4b13      	ldr	r3, [pc, #76]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d0f0      	beq.n	80050c6 <HAL_RCC_OscConfig+0x702>
 80050e4:	e01b      	b.n	800511e <HAL_RCC_OscConfig+0x75a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050e6:	4b10      	ldr	r3, [pc, #64]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a0f      	ldr	r2, [pc, #60]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 80050ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80050f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f2:	f7fb fe73 	bl	8000ddc <HAL_GetTick>
 80050f6:	61f8      	str	r0, [r7, #28]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80050f8:	e008      	b.n	800510c <HAL_RCC_OscConfig+0x748>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050fa:	f7fb fe6f 	bl	8000ddc <HAL_GetTick>
 80050fe:	4602      	mov	r2, r0
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	1ad3      	subs	r3, r2, r3
 8005104:	2b02      	cmp	r3, #2
 8005106:	d901      	bls.n	800510c <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8005108:	2303      	movs	r3, #3
 800510a:	e009      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800510c:	4b06      	ldr	r3, [pc, #24]	; (8005128 <HAL_RCC_OscConfig+0x764>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005114:	2b00      	cmp	r3, #0
 8005116:	d1f0      	bne.n	80050fa <HAL_RCC_OscConfig+0x736>
 8005118:	e001      	b.n	800511e <HAL_RCC_OscConfig+0x75a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e000      	b.n	8005120 <HAL_RCC_OscConfig+0x75c>
    }
  }
  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3728      	adds	r7, #40	; 0x28
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	58024400 	.word	0x58024400
 800512c:	fffffc0c 	.word	0xfffffc0c
 8005130:	ffff0007 	.word	0xffff0007

08005134 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
 800513c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d101      	bne.n	8005148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e18d      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005148:	4b8a      	ldr	r3, [pc, #552]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 030f 	and.w	r3, r3, #15
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	429a      	cmp	r2, r3
 8005154:	d910      	bls.n	8005178 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005156:	4b87      	ldr	r3, [pc, #540]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f023 020f 	bic.w	r2, r3, #15
 800515e:	4985      	ldr	r1, [pc, #532]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	4313      	orrs	r3, r2
 8005164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005166:	4b83      	ldr	r3, [pc, #524]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 030f 	and.w	r3, r3, #15
 800516e:	683a      	ldr	r2, [r7, #0]
 8005170:	429a      	cmp	r2, r3
 8005172:	d001      	beq.n	8005178 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e175      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0304 	and.w	r3, r3, #4
 8005180:	2b00      	cmp	r3, #0
 8005182:	d010      	beq.n	80051a6 <HAL_RCC_ClockConfig+0x72>
  {
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691a      	ldr	r2, [r3, #16]
 8005188:	4b7b      	ldr	r3, [pc, #492]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005190:	429a      	cmp	r2, r3
 8005192:	d908      	bls.n	80051a6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005194:	4b78      	ldr	r3, [pc, #480]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	691b      	ldr	r3, [r3, #16]
 80051a0:	4975      	ldr	r1, [pc, #468]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	618b      	str	r3, [r1, #24]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0308 	and.w	r3, r3, #8
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d010      	beq.n	80051d4 <HAL_RCC_ClockConfig+0xa0>
  {
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	695a      	ldr	r2, [r3, #20]
 80051b6:	4b70      	ldr	r3, [pc, #448]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051b8:	69db      	ldr	r3, [r3, #28]
 80051ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80051be:	429a      	cmp	r2, r3
 80051c0:	d908      	bls.n	80051d4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80051c2:	4b6d      	ldr	r3, [pc, #436]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051c4:	69db      	ldr	r3, [r3, #28]
 80051c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	695b      	ldr	r3, [r3, #20]
 80051ce:	496a      	ldr	r1, [pc, #424]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051d0:	4313      	orrs	r3, r2
 80051d2:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d010      	beq.n	8005202 <HAL_RCC_ClockConfig+0xce>
  {
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	699a      	ldr	r2, [r3, #24]
 80051e4:	4b64      	ldr	r3, [pc, #400]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80051ec:	429a      	cmp	r2, r3
 80051ee:	d908      	bls.n	8005202 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80051f0:	4b61      	ldr	r3, [pc, #388]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051f2:	69db      	ldr	r3, [r3, #28]
 80051f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	495e      	ldr	r1, [pc, #376]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	61cb      	str	r3, [r1, #28]
    }
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b00      	cmp	r3, #0
 800520c:	d010      	beq.n	8005230 <HAL_RCC_ClockConfig+0xfc>
  {
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	69da      	ldr	r2, [r3, #28]
 8005212:	4b59      	ldr	r3, [pc, #356]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800521a:	429a      	cmp	r2, r3
 800521c:	d908      	bls.n	8005230 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800521e:	4b56      	ldr	r3, [pc, #344]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	69db      	ldr	r3, [r3, #28]
 800522a:	4953      	ldr	r1, [pc, #332]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 800522c:	4313      	orrs	r3, r2
 800522e:	620b      	str	r3, [r1, #32]
    }
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0302 	and.w	r3, r3, #2
 8005238:	2b00      	cmp	r3, #0
 800523a:	d010      	beq.n	800525e <HAL_RCC_ClockConfig+0x12a>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	4b4d      	ldr	r3, [pc, #308]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	f003 030f 	and.w	r3, r3, #15
 8005248:	429a      	cmp	r2, r3
 800524a:	d908      	bls.n	800525e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800524c:	4b4a      	ldr	r3, [pc, #296]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	f023 020f 	bic.w	r2, r3, #15
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	4947      	ldr	r1, [pc, #284]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 800525a:	4313      	orrs	r3, r2
 800525c:	618b      	str	r3, [r1, #24]
    }
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d055      	beq.n	8005316 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800526a:	4b43      	ldr	r3, [pc, #268]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 800526c:	699b      	ldr	r3, [r3, #24]
 800526e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	4940      	ldr	r1, [pc, #256]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005278:	4313      	orrs	r3, r2
 800527a:	618b      	str	r3, [r1, #24]
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	2b02      	cmp	r3, #2
 8005282:	d107      	bne.n	8005294 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005284:	4b3c      	ldr	r3, [pc, #240]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d121      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e0e7      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b03      	cmp	r3, #3
 800529a:	d107      	bne.n	80052ac <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800529c:	4b36      	ldr	r3, [pc, #216]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d115      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e0db      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d107      	bne.n	80052c4 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80052b4:	4b30      	ldr	r3, [pc, #192]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d109      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e0cf      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052c4:	4b2c      	ldr	r3, [pc, #176]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d101      	bne.n	80052d4 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e0c7      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80052d4:	4b28      	ldr	r3, [pc, #160]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	f023 0207 	bic.w	r2, r3, #7
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	4925      	ldr	r1, [pc, #148]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 80052e2:	4313      	orrs	r3, r2
 80052e4:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052e6:	f7fb fd79 	bl	8000ddc <HAL_GetTick>
 80052ea:	60f8      	str	r0, [r7, #12]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ec:	e00a      	b.n	8005304 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ee:	f7fb fd75 	bl	8000ddc <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d901      	bls.n	8005304 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005300:	2303      	movs	r3, #3
 8005302:	e0af      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005304:	4b1c      	ldr	r3, [pc, #112]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	00db      	lsls	r3, r3, #3
 8005312:	429a      	cmp	r2, r3
 8005314:	d1eb      	bne.n	80052ee <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d010      	beq.n	8005344 <HAL_RCC_ClockConfig+0x210>
  {
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	68da      	ldr	r2, [r3, #12]
 8005326:	4b14      	ldr	r3, [pc, #80]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	f003 030f 	and.w	r3, r3, #15
 800532e:	429a      	cmp	r2, r3
 8005330:	d208      	bcs.n	8005344 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005332:	4b11      	ldr	r3, [pc, #68]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	f023 020f 	bic.w	r2, r3, #15
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	490e      	ldr	r1, [pc, #56]	; (8005378 <HAL_RCC_ClockConfig+0x244>)
 8005340:	4313      	orrs	r3, r2
 8005342:	618b      	str	r3, [r1, #24]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005344:	4b0b      	ldr	r3, [pc, #44]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 030f 	and.w	r3, r3, #15
 800534c:	683a      	ldr	r2, [r7, #0]
 800534e:	429a      	cmp	r2, r3
 8005350:	d214      	bcs.n	800537c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005352:	4b08      	ldr	r3, [pc, #32]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f023 020f 	bic.w	r2, r3, #15
 800535a:	4906      	ldr	r1, [pc, #24]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	4313      	orrs	r3, r2
 8005360:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005362:	4b04      	ldr	r3, [pc, #16]	; (8005374 <HAL_RCC_ClockConfig+0x240>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 030f 	and.w	r3, r3, #15
 800536a:	683a      	ldr	r2, [r7, #0]
 800536c:	429a      	cmp	r2, r3
 800536e:	d005      	beq.n	800537c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e077      	b.n	8005464 <HAL_RCC_ClockConfig+0x330>
 8005374:	52002000 	.word	0x52002000
 8005378:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0304 	and.w	r3, r3, #4
 8005384:	2b00      	cmp	r3, #0
 8005386:	d010      	beq.n	80053aa <HAL_RCC_ClockConfig+0x276>
 {
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	4b37      	ldr	r3, [pc, #220]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005394:	429a      	cmp	r2, r3
 8005396:	d208      	bcs.n	80053aa <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005398:	4b34      	ldr	r3, [pc, #208]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 800539a:	699b      	ldr	r3, [r3, #24]
 800539c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	4931      	ldr	r1, [pc, #196]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 80053a6:	4313      	orrs	r3, r2
 80053a8:	618b      	str	r3, [r1, #24]
   }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0308 	and.w	r3, r3, #8
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d010      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x2a4>
 {
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	695a      	ldr	r2, [r3, #20]
 80053ba:	4b2c      	ldr	r3, [pc, #176]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 80053bc:	69db      	ldr	r3, [r3, #28]
 80053be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80053c2:	429a      	cmp	r2, r3
 80053c4:	d208      	bcs.n	80053d8 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80053c6:	4b29      	ldr	r3, [pc, #164]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 80053c8:	69db      	ldr	r3, [r3, #28]
 80053ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	4926      	ldr	r1, [pc, #152]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 80053d4:	4313      	orrs	r3, r2
 80053d6:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d010      	beq.n	8005406 <HAL_RCC_ClockConfig+0x2d2>
 {
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	699a      	ldr	r2, [r3, #24]
 80053e8:	4b20      	ldr	r3, [pc, #128]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 80053ea:	69db      	ldr	r3, [r3, #28]
 80053ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d208      	bcs.n	8005406 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80053f4:	4b1d      	ldr	r3, [pc, #116]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 80053f6:	69db      	ldr	r3, [r3, #28]
 80053f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	491a      	ldr	r1, [pc, #104]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 8005402:	4313      	orrs	r3, r2
 8005404:	61cb      	str	r3, [r1, #28]
   }
 }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f003 0320 	and.w	r3, r3, #32
 800540e:	2b00      	cmp	r3, #0
 8005410:	d010      	beq.n	8005434 <HAL_RCC_ClockConfig+0x300>
 {
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	69da      	ldr	r2, [r3, #28]
 8005416:	4b15      	ldr	r3, [pc, #84]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 8005418:	6a1b      	ldr	r3, [r3, #32]
 800541a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800541e:	429a      	cmp	r2, r3
 8005420:	d208      	bcs.n	8005434 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8005422:	4b12      	ldr	r3, [pc, #72]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 8005424:	6a1b      	ldr	r3, [r3, #32]
 8005426:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	69db      	ldr	r3, [r3, #28]
 800542e:	490f      	ldr	r1, [pc, #60]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 8005430:	4313      	orrs	r3, r2
 8005432:	620b      	str	r3, [r1, #32]
   }
 }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005434:	f000 f822 	bl	800547c <HAL_RCC_GetSysClockFreq>
 8005438:	4601      	mov	r1, r0
 800543a:	4b0c      	ldr	r3, [pc, #48]	; (800546c <HAL_RCC_ClockConfig+0x338>)
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	0a1b      	lsrs	r3, r3, #8
 8005440:	f003 030f 	and.w	r3, r3, #15
 8005444:	4a0a      	ldr	r2, [pc, #40]	; (8005470 <HAL_RCC_ClockConfig+0x33c>)
 8005446:	5cd3      	ldrb	r3, [r2, r3]
 8005448:	f003 031f 	and.w	r3, r3, #31
 800544c:	fa21 f303 	lsr.w	r3, r1, r3
 8005450:	4a08      	ldr	r2, [pc, #32]	; (8005474 <HAL_RCC_ClockConfig+0x340>)
 8005452:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8005454:	4b08      	ldr	r3, [pc, #32]	; (8005478 <HAL_RCC_ClockConfig+0x344>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4618      	mov	r0, r3
 800545a:	f7fb fc5b 	bl	8000d14 <HAL_InitTick>
 800545e:	4603      	mov	r3, r0
 8005460:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8005462:	7afb      	ldrb	r3, [r7, #11]
}
 8005464:	4618      	mov	r0, r3
 8005466:	3710      	adds	r7, #16
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	58024400 	.word	0x58024400
 8005470:	0800836c 	.word	0x0800836c
 8005474:	24040000 	.word	0x24040000
 8005478:	24040014 	.word	0x24040014

0800547c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800547c:	b480      	push	{r7}
 800547e:	b089      	sub	sp, #36	; 0x24
 8005480:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005482:	4baf      	ldr	r3, [pc, #700]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800548a:	2b18      	cmp	r3, #24
 800548c:	f200 814e 	bhi.w	800572c <HAL_RCC_GetSysClockFreq+0x2b0>
 8005490:	a201      	add	r2, pc, #4	; (adr r2, 8005498 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005496:	bf00      	nop
 8005498:	080054fd 	.word	0x080054fd
 800549c:	0800572d 	.word	0x0800572d
 80054a0:	0800572d 	.word	0x0800572d
 80054a4:	0800572d 	.word	0x0800572d
 80054a8:	0800572d 	.word	0x0800572d
 80054ac:	0800572d 	.word	0x0800572d
 80054b0:	0800572d 	.word	0x0800572d
 80054b4:	0800572d 	.word	0x0800572d
 80054b8:	08005523 	.word	0x08005523
 80054bc:	0800572d 	.word	0x0800572d
 80054c0:	0800572d 	.word	0x0800572d
 80054c4:	0800572d 	.word	0x0800572d
 80054c8:	0800572d 	.word	0x0800572d
 80054cc:	0800572d 	.word	0x0800572d
 80054d0:	0800572d 	.word	0x0800572d
 80054d4:	0800572d 	.word	0x0800572d
 80054d8:	08005529 	.word	0x08005529
 80054dc:	0800572d 	.word	0x0800572d
 80054e0:	0800572d 	.word	0x0800572d
 80054e4:	0800572d 	.word	0x0800572d
 80054e8:	0800572d 	.word	0x0800572d
 80054ec:	0800572d 	.word	0x0800572d
 80054f0:	0800572d 	.word	0x0800572d
 80054f4:	0800572d 	.word	0x0800572d
 80054f8:	0800552f 	.word	0x0800552f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80054fc:	4b90      	ldr	r3, [pc, #576]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 0320 	and.w	r3, r3, #32
 8005504:	2b00      	cmp	r3, #0
 8005506:	d009      	beq.n	800551c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8005508:	4b8d      	ldr	r3, [pc, #564]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	08db      	lsrs	r3, r3, #3
 800550e:	f003 0303 	and.w	r3, r3, #3
 8005512:	4a8c      	ldr	r2, [pc, #560]	; (8005744 <HAL_RCC_GetSysClockFreq+0x2c8>)
 8005514:	fa22 f303 	lsr.w	r3, r2, r3
 8005518:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800551a:	e10a      	b.n	8005732 <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800551c:	4b89      	ldr	r3, [pc, #548]	; (8005744 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800551e:	61bb      	str	r3, [r7, #24]
    break;
 8005520:	e107      	b.n	8005732 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8005522:	4b89      	ldr	r3, [pc, #548]	; (8005748 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8005524:	61bb      	str	r3, [r7, #24]
    break;
 8005526:	e104      	b.n	8005732 <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8005528:	4b88      	ldr	r3, [pc, #544]	; (800574c <HAL_RCC_GetSysClockFreq+0x2d0>)
 800552a:	61bb      	str	r3, [r7, #24]
    break;
 800552c:	e101      	b.n	8005732 <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800552e:	4b84      	ldr	r3, [pc, #528]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005532:	f003 0303 	and.w	r3, r3, #3
 8005536:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8005538:	4b81      	ldr	r3, [pc, #516]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800553a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553c:	091b      	lsrs	r3, r3, #4
 800553e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005542:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005544:	4b7e      	ldr	r3, [pc, #504]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800554e:	4b7c      	ldr	r3, [pc, #496]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005550:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005552:	08db      	lsrs	r3, r3, #3
 8005554:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	fb02 f303 	mul.w	r3, r2, r3
 800555e:	ee07 3a90 	vmov	s15, r3
 8005562:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005566:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	2b00      	cmp	r3, #0
 800556e:	f000 80da 	beq.w	8005726 <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b01      	cmp	r3, #1
 8005576:	d05a      	beq.n	800562e <HAL_RCC_GetSysClockFreq+0x1b2>
 8005578:	2b01      	cmp	r3, #1
 800557a:	d302      	bcc.n	8005582 <HAL_RCC_GetSysClockFreq+0x106>
 800557c:	2b02      	cmp	r3, #2
 800557e:	d078      	beq.n	8005672 <HAL_RCC_GetSysClockFreq+0x1f6>
 8005580:	e099      	b.n	80056b6 <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005582:	4b6f      	ldr	r3, [pc, #444]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0320 	and.w	r3, r3, #32
 800558a:	2b00      	cmp	r3, #0
 800558c:	d02d      	beq.n	80055ea <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800558e:	4b6c      	ldr	r3, [pc, #432]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	08db      	lsrs	r3, r3, #3
 8005594:	f003 0303 	and.w	r3, r3, #3
 8005598:	4a6a      	ldr	r2, [pc, #424]	; (8005744 <HAL_RCC_GetSysClockFreq+0x2c8>)
 800559a:	fa22 f303 	lsr.w	r3, r2, r3
 800559e:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	ee07 3a90 	vmov	s15, r3
 80055a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	ee07 3a90 	vmov	s15, r3
 80055b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055b8:	4b61      	ldr	r3, [pc, #388]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80055ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c0:	ee07 3a90 	vmov	s15, r3
 80055c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80055c8:	ed97 6a02 	vldr	s12, [r7, #8]
 80055cc:	eddf 5a60 	vldr	s11, [pc, #384]	; 8005750 <HAL_RCC_GetSysClockFreq+0x2d4>
 80055d0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80055d4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80055d8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80055dc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80055e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055e4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80055e8:	e087      	b.n	80056fa <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	ee07 3a90 	vmov	s15, r3
 80055f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80055f4:	eddf 6a57 	vldr	s13, [pc, #348]	; 8005754 <HAL_RCC_GetSysClockFreq+0x2d8>
 80055f8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80055fc:	4b50      	ldr	r3, [pc, #320]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80055fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005600:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005604:	ee07 3a90 	vmov	s15, r3
 8005608:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800560c:	ed97 6a02 	vldr	s12, [r7, #8]
 8005610:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8005750 <HAL_RCC_GetSysClockFreq+0x2d4>
 8005614:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005618:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800561c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005620:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005624:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005628:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800562c:	e065      	b.n	80056fa <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	ee07 3a90 	vmov	s15, r3
 8005634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005638:	eddf 6a47 	vldr	s13, [pc, #284]	; 8005758 <HAL_RCC_GetSysClockFreq+0x2dc>
 800563c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005640:	4b3f      	ldr	r3, [pc, #252]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005648:	ee07 3a90 	vmov	s15, r3
 800564c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005650:	ed97 6a02 	vldr	s12, [r7, #8]
 8005654:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8005750 <HAL_RCC_GetSysClockFreq+0x2d4>
 8005658:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800565c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005660:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005664:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800566c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005670:	e043      	b.n	80056fa <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	ee07 3a90 	vmov	s15, r3
 8005678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800567c:	eddf 6a37 	vldr	s13, [pc, #220]	; 800575c <HAL_RCC_GetSysClockFreq+0x2e0>
 8005680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005684:	4b2e      	ldr	r3, [pc, #184]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8005686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800568c:	ee07 3a90 	vmov	s15, r3
 8005690:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005694:	ed97 6a02 	vldr	s12, [r7, #8]
 8005698:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8005750 <HAL_RCC_GetSysClockFreq+0x2d4>
 800569c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056b4:	e021      	b.n	80056fa <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	ee07 3a90 	vmov	s15, r3
 80056bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80056c0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8005758 <HAL_RCC_GetSysClockFreq+0x2dc>
 80056c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80056c8:	4b1d      	ldr	r3, [pc, #116]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80056ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80056d0:	ee07 3a90 	vmov	s15, r3
 80056d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80056d8:	ed97 6a02 	vldr	s12, [r7, #8]
 80056dc:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8005750 <HAL_RCC_GetSysClockFreq+0x2d4>
 80056e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80056e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80056e8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80056ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80056f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80056f8:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80056fa:	4b11      	ldr	r3, [pc, #68]	; (8005740 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80056fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056fe:	0a5b      	lsrs	r3, r3, #9
 8005700:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005704:	3301      	adds	r3, #1
 8005706:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	ee07 3a90 	vmov	s15, r3
 800570e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005712:	edd7 6a07 	vldr	s13, [r7, #28]
 8005716:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800571a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800571e:	ee17 3a90 	vmov	r3, s15
 8005722:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8005724:	e005      	b.n	8005732 <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	61bb      	str	r3, [r7, #24]
    break;
 800572a:	e002      	b.n	8005732 <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 800572c:	4b06      	ldr	r3, [pc, #24]	; (8005748 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800572e:	61bb      	str	r3, [r7, #24]
    break;
 8005730:	bf00      	nop
  }

  return sysclockfreq;
 8005732:	69bb      	ldr	r3, [r7, #24]
}
 8005734:	4618      	mov	r0, r3
 8005736:	3724      	adds	r7, #36	; 0x24
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr
 8005740:	58024400 	.word	0x58024400
 8005744:	03d09000 	.word	0x03d09000
 8005748:	003d0900 	.word	0x003d0900
 800574c:	017d7840 	.word	0x017d7840
 8005750:	46000000 	.word	0x46000000
 8005754:	4c742400 	.word	0x4c742400
 8005758:	4a742400 	.word	0x4a742400
 800575c:	4bbebc20 	.word	0x4bbebc20

08005760 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	af00      	add	r7, sp, #0
  SystemD2Clock = (HAL_RCCEx_GetD1SysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005764:	f001 fd22 	bl	80071ac <HAL_RCCEx_GetD1SysClockFreq>
 8005768:	4601      	mov	r1, r0
 800576a:	4b08      	ldr	r3, [pc, #32]	; (800578c <HAL_RCC_GetHCLKFreq+0x2c>)
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	f003 030f 	and.w	r3, r3, #15
 8005772:	4a07      	ldr	r2, [pc, #28]	; (8005790 <HAL_RCC_GetHCLKFreq+0x30>)
 8005774:	5cd3      	ldrb	r3, [r2, r3]
 8005776:	f003 031f 	and.w	r3, r3, #31
 800577a:	fa21 f303 	lsr.w	r3, r1, r3
 800577e:	4a05      	ldr	r2, [pc, #20]	; (8005794 <HAL_RCC_GetHCLKFreq+0x34>)
 8005780:	6013      	str	r3, [r2, #0]
  return SystemD2Clock;
 8005782:	4b04      	ldr	r3, [pc, #16]	; (8005794 <HAL_RCC_GetHCLKFreq+0x34>)
 8005784:	681b      	ldr	r3, [r3, #0]
}
 8005786:	4618      	mov	r0, r3
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	58024400 	.word	0x58024400
 8005790:	0800836c 	.word	0x0800836c
 8005794:	24040004 	.word	0x24040004

08005798 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80057a0:	2300      	movs	r3, #0
 80057a2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80057a4:	2300      	movs	r3, #0
 80057a6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d03d      	beq.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80057b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057bc:	d013      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80057be:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057c2:	d802      	bhi.n	80057ca <HAL_RCCEx_PeriphCLKConfig+0x32>
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d007      	beq.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80057c8:	e01f      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x72>
 80057ca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80057ce:	d013      	beq.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80057d0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80057d4:	d01c      	beq.n	8005810 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80057d6:	e018      	b.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057d8:	4baf      	ldr	r3, [pc, #700]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80057da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057dc:	4aae      	ldr	r2, [pc, #696]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80057de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057e2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80057e4:	e015      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	3304      	adds	r3, #4
 80057ea:	2102      	movs	r1, #2
 80057ec:	4618      	mov	r0, r3
 80057ee:	f001 fcf9 	bl	80071e4 <RCCEx_PLL2_Config>
 80057f2:	4603      	mov	r3, r0
 80057f4:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80057f6:	e00c      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	3324      	adds	r3, #36	; 0x24
 80057fc:	2102      	movs	r1, #2
 80057fe:	4618      	mov	r0, r3
 8005800:	f001 fda2 	bl	8007348 <RCCEx_PLL3_Config>
 8005804:	4603      	mov	r3, r0
 8005806:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005808:	e003      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	75fb      	strb	r3, [r7, #23]
      break;
 800580e:	e000      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8005810:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005812:	7dfb      	ldrb	r3, [r7, #23]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d109      	bne.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005818:	4b9f      	ldr	r3, [pc, #636]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800581a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800581c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005824:	499c      	ldr	r1, [pc, #624]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005826:	4313      	orrs	r3, r2
 8005828:	650b      	str	r3, [r1, #80]	; 0x50
 800582a:	e001      	b.n	8005830 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800582c:	7dfb      	ldrb	r3, [r7, #23]
 800582e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005838:	2b00      	cmp	r3, #0
 800583a:	d03d      	beq.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005840:	2b04      	cmp	r3, #4
 8005842:	d826      	bhi.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8005844:	a201      	add	r2, pc, #4	; (adr r2, 800584c <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8005846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800584a:	bf00      	nop
 800584c:	08005861 	.word	0x08005861
 8005850:	0800586f 	.word	0x0800586f
 8005854:	08005881 	.word	0x08005881
 8005858:	08005899 	.word	0x08005899
 800585c:	08005899 	.word	0x08005899
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005860:	4b8d      	ldr	r3, [pc, #564]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005864:	4a8c      	ldr	r2, [pc, #560]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005866:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800586a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800586c:	e015      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	3304      	adds	r3, #4
 8005872:	2100      	movs	r1, #0
 8005874:	4618      	mov	r0, r3
 8005876:	f001 fcb5 	bl	80071e4 <RCCEx_PLL2_Config>
 800587a:	4603      	mov	r3, r0
 800587c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800587e:	e00c      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	3324      	adds	r3, #36	; 0x24
 8005884:	2100      	movs	r1, #0
 8005886:	4618      	mov	r0, r3
 8005888:	f001 fd5e 	bl	8007348 <RCCEx_PLL3_Config>
 800588c:	4603      	mov	r3, r0
 800588e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005890:	e003      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	75fb      	strb	r3, [r7, #23]
      break;
 8005896:	e000      	b.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8005898:	bf00      	nop
    }

    if(ret == HAL_OK)
 800589a:	7dfb      	ldrb	r3, [r7, #23]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d109      	bne.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80058a0:	4b7d      	ldr	r3, [pc, #500]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a4:	f023 0207 	bic.w	r2, r3, #7
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ac:	497a      	ldr	r1, [pc, #488]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	650b      	str	r3, [r1, #80]	; 0x50
 80058b2:	e001      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058b4:	7dfb      	ldrb	r3, [r7, #23]
 80058b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d03e      	beq.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80058c8:	2b80      	cmp	r3, #128	; 0x80
 80058ca:	d01c      	beq.n	8005906 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80058cc:	2b80      	cmp	r3, #128	; 0x80
 80058ce:	d804      	bhi.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x142>
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d008      	beq.n	80058e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80058d4:	2b40      	cmp	r3, #64	; 0x40
 80058d6:	d00d      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80058d8:	e01e      	b.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80058da:	2bc0      	cmp	r3, #192	; 0xc0
 80058dc:	d01f      	beq.n	800591e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80058de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80058e2:	d01e      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80058e4:	e018      	b.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058e6:	4b6c      	ldr	r3, [pc, #432]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ea:	4a6b      	ldr	r2, [pc, #428]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80058ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80058f0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80058f2:	e017      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	3304      	adds	r3, #4
 80058f8:	2100      	movs	r1, #0
 80058fa:	4618      	mov	r0, r3
 80058fc:	f001 fc72 	bl	80071e4 <RCCEx_PLL2_Config>
 8005900:	4603      	mov	r3, r0
 8005902:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005904:	e00e      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	3324      	adds	r3, #36	; 0x24
 800590a:	2100      	movs	r1, #0
 800590c:	4618      	mov	r0, r3
 800590e:	f001 fd1b 	bl	8007348 <RCCEx_PLL3_Config>
 8005912:	4603      	mov	r3, r0
 8005914:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8005916:	e005      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	75fb      	strb	r3, [r7, #23]
      break;
 800591c:	e002      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800591e:	bf00      	nop
 8005920:	e000      	b.n	8005924 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8005922:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005924:	7dfb      	ldrb	r3, [r7, #23]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d109      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800592a:	4b5b      	ldr	r3, [pc, #364]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800592c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800592e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005936:	4958      	ldr	r1, [pc, #352]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005938:	4313      	orrs	r3, r2
 800593a:	650b      	str	r3, [r1, #80]	; 0x50
 800593c:	e001      	b.n	8005942 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800593e:	7dfb      	ldrb	r3, [r7, #23]
 8005940:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800594a:	2b00      	cmp	r3, #0
 800594c:	d044      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005954:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005958:	d01f      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800595a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800595e:	d805      	bhi.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00a      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8005964:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005968:	d00e      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 800596a:	e01f      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x214>
 800596c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005970:	d01f      	beq.n	80059b2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8005972:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005976:	d01e      	beq.n	80059b6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005978:	e018      	b.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800597a:	4b47      	ldr	r3, [pc, #284]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800597c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597e:	4a46      	ldr	r2, [pc, #280]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005980:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005984:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005986:	e017      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	3304      	adds	r3, #4
 800598c:	2100      	movs	r1, #0
 800598e:	4618      	mov	r0, r3
 8005990:	f001 fc28 	bl	80071e4 <RCCEx_PLL2_Config>
 8005994:	4603      	mov	r3, r0
 8005996:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005998:	e00e      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	3324      	adds	r3, #36	; 0x24
 800599e:	2100      	movs	r1, #0
 80059a0:	4618      	mov	r0, r3
 80059a2:	f001 fcd1 	bl	8007348 <RCCEx_PLL3_Config>
 80059a6:	4603      	mov	r3, r0
 80059a8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80059aa:	e005      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	75fb      	strb	r3, [r7, #23]
      break;
 80059b0:	e002      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80059b2:	bf00      	nop
 80059b4:	e000      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80059b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80059b8:	7dfb      	ldrb	r3, [r7, #23]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d10a      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80059be:	4b36      	ldr	r3, [pc, #216]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80059c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c2:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80059cc:	4932      	ldr	r1, [pc, #200]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	658b      	str	r3, [r1, #88]	; 0x58
 80059d2:	e001      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d4:	7dfb      	ldrb	r3, [r7, #23]
 80059d6:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d044      	beq.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80059ea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059ee:	d01f      	beq.n	8005a30 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80059f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80059f4:	d805      	bhi.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00a      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x278>
 80059fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80059fe:	d00e      	beq.n	8005a1e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8005a00:	e01f      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8005a02:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8005a06:	d01f      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005a08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a0c:	d01e      	beq.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8005a0e:	e018      	b.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a10:	4b21      	ldr	r3, [pc, #132]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a14:	4a20      	ldr	r2, [pc, #128]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a16:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a1a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a1c:	e017      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	3304      	adds	r3, #4
 8005a22:	2100      	movs	r1, #0
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 fbdd 	bl	80071e4 <RCCEx_PLL2_Config>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005a2e:	e00e      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	3324      	adds	r3, #36	; 0x24
 8005a34:	2100      	movs	r1, #0
 8005a36:	4618      	mov	r0, r3
 8005a38:	f001 fc86 	bl	8007348 <RCCEx_PLL3_Config>
 8005a3c:	4603      	mov	r3, r0
 8005a3e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005a40:	e005      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	75fb      	strb	r3, [r7, #23]
      break;
 8005a46:	e002      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8005a48:	bf00      	nop
 8005a4a:	e000      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8005a4c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005a4e:	7dfb      	ldrb	r3, [r7, #23]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d10a      	bne.n	8005a6a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8005a54:	4b10      	ldr	r3, [pc, #64]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a58:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8005a62:	490d      	ldr	r1, [pc, #52]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	658b      	str	r3, [r1, #88]	; 0x58
 8005a68:	e001      	b.n	8005a6e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a6a:	7dfb      	ldrb	r3, [r7, #23]
 8005a6c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d035      	beq.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a7e:	2b10      	cmp	r3, #16
 8005a80:	d00c      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x304>
 8005a82:	2b10      	cmp	r3, #16
 8005a84:	d802      	bhi.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d01b      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 8005a8a:	e017      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d00c      	beq.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x312>
 8005a90:	2b30      	cmp	r3, #48	; 0x30
 8005a92:	d018      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8005a94:	e012      	b.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x324>
 8005a96:	bf00      	nop
 8005a98:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a9c:	4baf      	ldr	r3, [pc, #700]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa0:	4aae      	ldr	r2, [pc, #696]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005aa2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005aa6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005aa8:	e00e      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3304      	adds	r3, #4
 8005aae:	2102      	movs	r1, #2
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f001 fb97 	bl	80071e4 <RCCEx_PLL2_Config>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8005aba:	e005      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005abc:	2301      	movs	r3, #1
 8005abe:	75fb      	strb	r3, [r7, #23]
      break;
 8005ac0:	e002      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005ac2:	bf00      	nop
 8005ac4:	e000      	b.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8005ac6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ac8:	7dfb      	ldrb	r3, [r7, #23]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d109      	bne.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005ace:	4ba3      	ldr	r3, [pc, #652]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005ad0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ad2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ada:	49a0      	ldr	r1, [pc, #640]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005ae0:	e001      	b.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ae2:	7dfb      	ldrb	r3, [r7, #23]
 8005ae4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d042      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005af6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005afa:	d01f      	beq.n	8005b3c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8005afc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b00:	d805      	bhi.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x384>
 8005b06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b0a:	d00e      	beq.n	8005b2a <HAL_RCCEx_PeriphCLKConfig+0x392>
 8005b0c:	e01f      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 8005b0e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005b12:	d01f      	beq.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8005b14:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b18:	d01e      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 8005b1a:	e018      	b.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b1c:	4b8f      	ldr	r3, [pc, #572]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b20:	4a8e      	ldr	r2, [pc, #568]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b26:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005b28:	e017      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	3304      	adds	r3, #4
 8005b2e:	2100      	movs	r1, #0
 8005b30:	4618      	mov	r0, r3
 8005b32:	f001 fb57 	bl	80071e4 <RCCEx_PLL2_Config>
 8005b36:	4603      	mov	r3, r0
 8005b38:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005b3a:	e00e      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	3324      	adds	r3, #36	; 0x24
 8005b40:	2100      	movs	r1, #0
 8005b42:	4618      	mov	r0, r3
 8005b44:	f001 fc00 	bl	8007348 <RCCEx_PLL3_Config>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8005b4c:	e005      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	75fb      	strb	r3, [r7, #23]
      break;
 8005b52:	e002      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8005b54:	bf00      	nop
 8005b56:	e000      	b.n	8005b5a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8005b58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b5a:	7dfb      	ldrb	r3, [r7, #23]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d109      	bne.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005b60:	4b7e      	ldr	r3, [pc, #504]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b62:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b64:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005b6c:	497b      	ldr	r1, [pc, #492]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	650b      	str	r3, [r1, #80]	; 0x50
 8005b72:	e001      	b.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b74:	7dfb      	ldrb	r3, [r7, #23]
 8005b76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d042      	beq.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b8c:	d01b      	beq.n	8005bc6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8005b8e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005b92:	d805      	bhi.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d022      	beq.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x446>
 8005b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b9c:	d00a      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005b9e:	e01b      	b.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8005ba0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005ba4:	d01d      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8005ba6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005baa:	d01c      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 8005bac:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005bb0:	d01b      	beq.n	8005bea <HAL_RCCEx_PeriphCLKConfig+0x452>
 8005bb2:	e011      	b.n	8005bd8 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	3304      	adds	r3, #4
 8005bb8:	2101      	movs	r1, #1
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f001 fb12 	bl	80071e4 <RCCEx_PLL2_Config>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005bc4:	e012      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	3324      	adds	r3, #36	; 0x24
 8005bca:	2101      	movs	r1, #1
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f001 fbbb 	bl	8007348 <RCCEx_PLL3_Config>
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8005bd6:	e009      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	75fb      	strb	r3, [r7, #23]
      break;
 8005bdc:	e006      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005bde:	bf00      	nop
 8005be0:	e004      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005be2:	bf00      	nop
 8005be4:	e002      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005be6:	bf00      	nop
 8005be8:	e000      	b.n	8005bec <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8005bea:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bec:	7dfb      	ldrb	r3, [r7, #23]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d109      	bne.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005bf2:	4b5a      	ldr	r3, [pc, #360]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005bf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bf6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bfe:	4957      	ldr	r1, [pc, #348]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c00:	4313      	orrs	r3, r2
 8005c02:	650b      	str	r3, [r1, #80]	; 0x50
 8005c04:	e001      	b.n	8005c0a <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c06:	7dfb      	ldrb	r3, [r7, #23]
 8005c08:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d044      	beq.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c20:	d01b      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005c22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c26:	d805      	bhi.n	8005c34 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d022      	beq.n	8005c72 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8005c2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c30:	d00a      	beq.n	8005c48 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005c32:	e01b      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8005c34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c38:	d01d      	beq.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8005c3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c3e:	d01c      	beq.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8005c40:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005c44:	d01b      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8005c46:	e011      	b.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3304      	adds	r3, #4
 8005c4c:	2101      	movs	r1, #1
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f001 fac8 	bl	80071e4 <RCCEx_PLL2_Config>
 8005c54:	4603      	mov	r3, r0
 8005c56:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005c58:	e012      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	3324      	adds	r3, #36	; 0x24
 8005c5e:	2101      	movs	r1, #1
 8005c60:	4618      	mov	r0, r3
 8005c62:	f001 fb71 	bl	8007348 <RCCEx_PLL3_Config>
 8005c66:	4603      	mov	r3, r0
 8005c68:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005c6a:	e009      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* HSE,  oscillator is used as source of SPI6 clock */
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	75fb      	strb	r3, [r7, #23]
      break;
 8005c70:	e006      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c72:	bf00      	nop
 8005c74:	e004      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c76:	bf00      	nop
 8005c78:	e002      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c7a:	bf00      	nop
 8005c7c:	e000      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8005c7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c80:	7dfb      	ldrb	r3, [r7, #23]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10a      	bne.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8005c86:	4b35      	ldr	r3, [pc, #212]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c8a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005c94:	4931      	ldr	r1, [pc, #196]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	658b      	str	r3, [r1, #88]	; 0x58
 8005c9a:	e001      	b.n	8005ca0 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c9c:	7dfb      	ldrb	r3, [r7, #23]
 8005c9e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d02d      	beq.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005cb4:	d005      	beq.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8005cb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005cba:	d009      	beq.n	8005cd0 <HAL_RCCEx_PeriphCLKConfig+0x538>
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d013      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8005cc0:	e00f      	b.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005cc2:	4b26      	ldr	r3, [pc, #152]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cc6:	4a25      	ldr	r2, [pc, #148]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ccc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005cce:	e00c      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	3304      	adds	r3, #4
 8005cd4:	2101      	movs	r1, #1
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f001 fa84 	bl	80071e4 <RCCEx_PLL2_Config>
 8005cdc:	4603      	mov	r3, r0
 8005cde:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005ce0:	e003      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce6:	e000      	b.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8005ce8:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cea:	7dfb      	ldrb	r3, [r7, #23]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d109      	bne.n	8005d04 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005cf0:	4b1a      	ldr	r3, [pc, #104]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005cf4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cfc:	4917      	ldr	r1, [pc, #92]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	650b      	str	r3, [r1, #80]	; 0x50
 8005d02:	e001      	b.n	8005d08 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d04:	7dfb      	ldrb	r3, [r7, #23]
 8005d06:	75bb      	strb	r3, [r7, #22]
    }
  }

#endif /*FDCAN1 || FDCAN2*/
  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d035      	beq.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d18:	2b03      	cmp	r3, #3
 8005d1a:	d81b      	bhi.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8005d1c:	a201      	add	r2, pc, #4	; (adr r2, 8005d24 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8005d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d22:	bf00      	nop
 8005d24:	08005d61 	.word	0x08005d61
 8005d28:	08005d35 	.word	0x08005d35
 8005d2c:	08005d43 	.word	0x08005d43
 8005d30:	08005d61 	.word	0x08005d61
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d34:	4b09      	ldr	r3, [pc, #36]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d38:	4a08      	ldr	r2, [pc, #32]	; (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8005d3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d3e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005d40:	e00f      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	3304      	adds	r3, #4
 8005d46:	2102      	movs	r1, #2
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f001 fa4b 	bl	80071e4 <RCCEx_PLL2_Config>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005d52:	e006      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	75fb      	strb	r3, [r7, #23]
      break;
 8005d58:	e003      	b.n	8005d62 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8005d5a:	bf00      	nop
 8005d5c:	58024400 	.word	0x58024400
      break;
 8005d60:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d62:	7dfb      	ldrb	r3, [r7, #23]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d109      	bne.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005d68:	4bba      	ldr	r3, [pc, #744]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005d6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d6c:	f023 0203 	bic.w	r2, r3, #3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d74:	49b7      	ldr	r1, [pc, #732]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005d7a:	e001      	b.n	8005d80 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d7c:	7dfb      	ldrb	r3, [r7, #23]
 8005d7e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 8086 	beq.w	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d8e:	4bb2      	ldr	r3, [pc, #712]	; (8006058 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4ab1      	ldr	r2, [pc, #708]	; (8006058 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005d94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d98:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d9a:	f7fb f81f 	bl	8000ddc <HAL_GetTick>
 8005d9e:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005da0:	e009      	b.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005da2:	f7fb f81b 	bl	8000ddc <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b64      	cmp	r3, #100	; 0x64
 8005dae:	d902      	bls.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	75fb      	strb	r3, [r7, #23]
        break;
 8005db4:	e005      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005db6:	4ba8      	ldr	r3, [pc, #672]	; (8006058 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d0ef      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8005dc2:	7dfb      	ldrb	r3, [r7, #23]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d166      	bne.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005dc8:	4ba2      	ldr	r3, [pc, #648]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005dca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005dd2:	4053      	eors	r3, r2
 8005dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d013      	beq.n	8005e04 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005ddc:	4b9d      	ldr	r3, [pc, #628]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005dde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de4:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005de6:	4b9b      	ldr	r3, [pc, #620]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005de8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dea:	4a9a      	ldr	r2, [pc, #616]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005dec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005df0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005df2:	4b98      	ldr	r3, [pc, #608]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005df4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005df6:	4a97      	ldr	r2, [pc, #604]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005df8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dfc:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005dfe:	4a95      	ldr	r2, [pc, #596]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source, wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e0a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e0e:	d115      	bne.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e10:	f7fa ffe4 	bl	8000ddc <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e16:	e00b      	b.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e18:	f7fa ffe0 	bl	8000ddc <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d902      	bls.n	8005e30 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	75fb      	strb	r3, [r7, #23]
            break;
 8005e2e:	e005      	b.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005e30:	4b88      	ldr	r3, [pc, #544]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e34:	f003 0302 	and.w	r3, r3, #2
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d0ed      	beq.n	8005e18 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8005e3c:	7dfb      	ldrb	r3, [r7, #23]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d126      	bne.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005e50:	d10d      	bne.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8005e52:	4b80      	ldr	r3, [pc, #512]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e54:	691b      	ldr	r3, [r3, #16]
 8005e56:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e60:	0919      	lsrs	r1, r3, #4
 8005e62:	4b7e      	ldr	r3, [pc, #504]	; (800605c <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8005e64:	400b      	ands	r3, r1
 8005e66:	497b      	ldr	r1, [pc, #492]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	610b      	str	r3, [r1, #16]
 8005e6c:	e005      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8005e6e:	4b79      	ldr	r3, [pc, #484]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	4a78      	ldr	r2, [pc, #480]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e74:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005e78:	6113      	str	r3, [r2, #16]
 8005e7a:	4b76      	ldr	r3, [pc, #472]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e88:	4972      	ldr	r1, [pc, #456]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005e8a:	4313      	orrs	r3, r2
 8005e8c:	670b      	str	r3, [r1, #112]	; 0x70
 8005e8e:	e004      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e90:	7dfb      	ldrb	r3, [r7, #23]
 8005e92:	75bb      	strb	r3, [r7, #22]
 8005e94:	e001      	b.n	8005e9a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e96:	7dfb      	ldrb	r3, [r7, #23]
 8005e98:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	f003 0301 	and.w	r3, r3, #1
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d07d      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005eaa:	2b28      	cmp	r3, #40	; 0x28
 8005eac:	d866      	bhi.n	8005f7c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8005eae:	a201      	add	r2, pc, #4	; (adr r2, 8005eb4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005f83 	.word	0x08005f83
 8005eb8:	08005f7d 	.word	0x08005f7d
 8005ebc:	08005f7d 	.word	0x08005f7d
 8005ec0:	08005f7d 	.word	0x08005f7d
 8005ec4:	08005f7d 	.word	0x08005f7d
 8005ec8:	08005f7d 	.word	0x08005f7d
 8005ecc:	08005f7d 	.word	0x08005f7d
 8005ed0:	08005f7d 	.word	0x08005f7d
 8005ed4:	08005f59 	.word	0x08005f59
 8005ed8:	08005f7d 	.word	0x08005f7d
 8005edc:	08005f7d 	.word	0x08005f7d
 8005ee0:	08005f7d 	.word	0x08005f7d
 8005ee4:	08005f7d 	.word	0x08005f7d
 8005ee8:	08005f7d 	.word	0x08005f7d
 8005eec:	08005f7d 	.word	0x08005f7d
 8005ef0:	08005f7d 	.word	0x08005f7d
 8005ef4:	08005f6b 	.word	0x08005f6b
 8005ef8:	08005f7d 	.word	0x08005f7d
 8005efc:	08005f7d 	.word	0x08005f7d
 8005f00:	08005f7d 	.word	0x08005f7d
 8005f04:	08005f7d 	.word	0x08005f7d
 8005f08:	08005f7d 	.word	0x08005f7d
 8005f0c:	08005f7d 	.word	0x08005f7d
 8005f10:	08005f7d 	.word	0x08005f7d
 8005f14:	08005f83 	.word	0x08005f83
 8005f18:	08005f7d 	.word	0x08005f7d
 8005f1c:	08005f7d 	.word	0x08005f7d
 8005f20:	08005f7d 	.word	0x08005f7d
 8005f24:	08005f7d 	.word	0x08005f7d
 8005f28:	08005f7d 	.word	0x08005f7d
 8005f2c:	08005f7d 	.word	0x08005f7d
 8005f30:	08005f7d 	.word	0x08005f7d
 8005f34:	08005f83 	.word	0x08005f83
 8005f38:	08005f7d 	.word	0x08005f7d
 8005f3c:	08005f7d 	.word	0x08005f7d
 8005f40:	08005f7d 	.word	0x08005f7d
 8005f44:	08005f7d 	.word	0x08005f7d
 8005f48:	08005f7d 	.word	0x08005f7d
 8005f4c:	08005f7d 	.word	0x08005f7d
 8005f50:	08005f7d 	.word	0x08005f7d
 8005f54:	08005f83 	.word	0x08005f83
    case RCC_USART16CLKSOURCE_D2PCLK2: /* D2PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	3304      	adds	r3, #4
 8005f5c:	2101      	movs	r1, #1
 8005f5e:	4618      	mov	r0, r3
 8005f60:	f001 f940 	bl	80071e4 <RCCEx_PLL2_Config>
 8005f64:	4603      	mov	r3, r0
 8005f66:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005f68:	e00c      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	3324      	adds	r3, #36	; 0x24
 8005f6e:	2101      	movs	r1, #1
 8005f70:	4618      	mov	r0, r3
 8005f72:	f001 f9e9 	bl	8007348 <RCCEx_PLL3_Config>
 8005f76:	4603      	mov	r3, r0
 8005f78:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005f7a:	e003      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	75fb      	strb	r3, [r7, #23]
      break;
 8005f80:	e000      	b.n	8005f84 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8005f82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f84:	7dfb      	ldrb	r3, [r7, #23]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d109      	bne.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005f8a:	4b32      	ldr	r3, [pc, #200]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005f8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f8e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f96:	492f      	ldr	r1, [pc, #188]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	654b      	str	r3, [r1, #84]	; 0x54
 8005f9c:	e001      	b.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f9e:	7dfb      	ldrb	r3, [r7, #23]
 8005fa0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d037      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005fb2:	2b05      	cmp	r3, #5
 8005fb4:	d820      	bhi.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8005fb6:	a201      	add	r2, pc, #4	; (adr r2, 8005fbc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8005fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fbc:	08005fff 	.word	0x08005fff
 8005fc0:	08005fd5 	.word	0x08005fd5
 8005fc4:	08005fe7 	.word	0x08005fe7
 8005fc8:	08005fff 	.word	0x08005fff
 8005fcc:	08005fff 	.word	0x08005fff
 8005fd0:	08005fff 	.word	0x08005fff
    case RCC_USART234578CLKSOURCE_D2PCLK1: /* D2PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	3304      	adds	r3, #4
 8005fd8:	2101      	movs	r1, #1
 8005fda:	4618      	mov	r0, r3
 8005fdc:	f001 f902 	bl	80071e4 <RCCEx_PLL2_Config>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005fe4:	e00c      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	3324      	adds	r3, #36	; 0x24
 8005fea:	2101      	movs	r1, #1
 8005fec:	4618      	mov	r0, r3
 8005fee:	f001 f9ab 	bl	8007348 <RCCEx_PLL3_Config>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005ff6:	e003      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	75fb      	strb	r3, [r7, #23]
      break;
 8005ffc:	e000      	b.n	8006000 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8005ffe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006000:	7dfb      	ldrb	r3, [r7, #23]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d109      	bne.n	800601a <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006006:	4b13      	ldr	r3, [pc, #76]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006008:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800600a:	f023 0207 	bic.w	r2, r3, #7
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006012:	4910      	ldr	r1, [pc, #64]	; (8006054 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8006014:	4313      	orrs	r3, r2
 8006016:	654b      	str	r3, [r1, #84]	; 0x54
 8006018:	e001      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800601a:	7dfb      	ldrb	r3, [r7, #23]
 800601c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 0304 	and.w	r3, r3, #4
 8006026:	2b00      	cmp	r3, #0
 8006028:	d040      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006030:	2b05      	cmp	r3, #5
 8006032:	d827      	bhi.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8006034:	a201      	add	r2, pc, #4	; (adr r2, 800603c <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8006036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800603a:	bf00      	nop
 800603c:	0800608b 	.word	0x0800608b
 8006040:	08006061 	.word	0x08006061
 8006044:	08006073 	.word	0x08006073
 8006048:	0800608b 	.word	0x0800608b
 800604c:	0800608b 	.word	0x0800608b
 8006050:	0800608b 	.word	0x0800608b
 8006054:	58024400 	.word	0x58024400
 8006058:	58024800 	.word	0x58024800
 800605c:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_D3PCLK1: /* D3PCLK1 as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	3304      	adds	r3, #4
 8006064:	2101      	movs	r1, #1
 8006066:	4618      	mov	r0, r3
 8006068:	f001 f8bc 	bl	80071e4 <RCCEx_PLL2_Config>
 800606c:	4603      	mov	r3, r0
 800606e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006070:	e00c      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	3324      	adds	r3, #36	; 0x24
 8006076:	2101      	movs	r1, #1
 8006078:	4618      	mov	r0, r3
 800607a:	f001 f965 	bl	8007348 <RCCEx_PLL3_Config>
 800607e:	4603      	mov	r3, r0
 8006080:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8006082:	e003      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006084:	2301      	movs	r3, #1
 8006086:	75fb      	strb	r3, [r7, #23]
      break;
 8006088:	e000      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 800608a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800608c:	7dfb      	ldrb	r3, [r7, #23]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d10a      	bne.n	80060a8 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006092:	4bb3      	ldr	r3, [pc, #716]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8006094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006096:	f023 0207 	bic.w	r2, r3, #7
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060a0:	49af      	ldr	r1, [pc, #700]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80060a2:	4313      	orrs	r3, r2
 80060a4:	658b      	str	r3, [r1, #88]	; 0x58
 80060a6:	e001      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a8:	7dfb      	ldrb	r3, [r7, #23]
 80060aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0320 	and.w	r3, r3, #32
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d044      	beq.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060c2:	d01b      	beq.n	80060fc <HAL_RCCEx_PeriphCLKConfig+0x964>
 80060c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060c8:	d805      	bhi.n	80060d6 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d022      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80060ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80060d2:	d00a      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x952>
 80060d4:	e01b      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x976>
 80060d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060da:	d01d      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0x980>
 80060dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80060e0:	d01c      	beq.n	800611c <HAL_RCCEx_PeriphCLKConfig+0x984>
 80060e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80060e6:	d01b      	beq.n	8006120 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80060e8:	e011      	b.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	3304      	adds	r3, #4
 80060ee:	2100      	movs	r1, #0
 80060f0:	4618      	mov	r0, r3
 80060f2:	f001 f877 	bl	80071e4 <RCCEx_PLL2_Config>
 80060f6:	4603      	mov	r3, r0
 80060f8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80060fa:	e012      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	3324      	adds	r3, #36	; 0x24
 8006100:	2102      	movs	r1, #2
 8006102:	4618      	mov	r0, r3
 8006104:	f001 f920 	bl	8007348 <RCCEx_PLL3_Config>
 8006108:	4603      	mov	r3, r0
 800610a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800610c:	e009      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	75fb      	strb	r3, [r7, #23]
      break;
 8006112:	e006      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006114:	bf00      	nop
 8006116:	e004      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006118:	bf00      	nop
 800611a:	e002      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 800611c:	bf00      	nop
 800611e:	e000      	b.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8006120:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006122:	7dfb      	ldrb	r3, [r7, #23]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10a      	bne.n	800613e <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006128:	4b8d      	ldr	r3, [pc, #564]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800612a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006136:	498a      	ldr	r1, [pc, #552]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8006138:	4313      	orrs	r3, r2
 800613a:	654b      	str	r3, [r1, #84]	; 0x54
 800613c:	e001      	b.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800613e:	7dfb      	ldrb	r3, [r7, #23]
 8006140:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800614a:	2b00      	cmp	r3, #0
 800614c:	d044      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006154:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006158:	d01b      	beq.n	8006192 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 800615a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800615e:	d805      	bhi.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8006160:	2b00      	cmp	r3, #0
 8006162:	d022      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8006164:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006168:	d00a      	beq.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 800616a:	e01b      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 800616c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006170:	d01d      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8006172:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006176:	d01c      	beq.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8006178:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800617c:	d01b      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 800617e:	e011      	b.n	80061a4 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	3304      	adds	r3, #4
 8006184:	2100      	movs	r1, #0
 8006186:	4618      	mov	r0, r3
 8006188:	f001 f82c 	bl	80071e4 <RCCEx_PLL2_Config>
 800618c:	4603      	mov	r3, r0
 800618e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8006190:	e012      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	3324      	adds	r3, #36	; 0x24
 8006196:	2102      	movs	r1, #2
 8006198:	4618      	mov	r0, r3
 800619a:	f001 f8d5 	bl	8007348 <RCCEx_PLL3_Config>
 800619e:	4603      	mov	r3, r0
 80061a0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80061a2:	e009      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	75fb      	strb	r3, [r7, #23]
      break;
 80061a8:	e006      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061aa:	bf00      	nop
 80061ac:	e004      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061ae:	bf00      	nop
 80061b0:	e002      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061b2:	bf00      	nop
 80061b4:	e000      	b.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 80061b6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80061b8:	7dfb      	ldrb	r3, [r7, #23]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d10a      	bne.n	80061d4 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80061be:	4b68      	ldr	r3, [pc, #416]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80061c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80061cc:	4964      	ldr	r1, [pc, #400]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	658b      	str	r3, [r1, #88]	; 0x58
 80061d2:	e001      	b.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061d4:	7dfb      	ldrb	r3, [r7, #23]
 80061d6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d044      	beq.n	800626e <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80061ea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061ee:	d01b      	beq.n	8006228 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 80061f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80061f4:	d805      	bhi.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d022      	beq.n	8006240 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 80061fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80061fe:	d00a      	beq.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8006200:	e01b      	b.n	800623a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8006202:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006206:	d01d      	beq.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8006208:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800620c:	d01c      	beq.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 800620e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8006212:	d01b      	beq.n	800624c <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8006214:	e011      	b.n	800623a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_D3PCLK1:      /* D3PCLK1 as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	3304      	adds	r3, #4
 800621a:	2100      	movs	r1, #0
 800621c:	4618      	mov	r0, r3
 800621e:	f000 ffe1 	bl	80071e4 <RCCEx_PLL2_Config>
 8006222:	4603      	mov	r3, r0
 8006224:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006226:	e012      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	3324      	adds	r3, #36	; 0x24
 800622c:	2102      	movs	r1, #2
 800622e:	4618      	mov	r0, r3
 8006230:	f001 f88a 	bl	8007348 <RCCEx_PLL3_Config>
 8006234:	4603      	mov	r3, r0
 8006236:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8006238:	e009      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	75fb      	strb	r3, [r7, #23]
      break;
 800623e:	e006      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006240:	bf00      	nop
 8006242:	e004      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006244:	bf00      	nop
 8006246:	e002      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8006248:	bf00      	nop
 800624a:	e000      	b.n	800624e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 800624c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800624e:	7dfb      	ldrb	r3, [r7, #23]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d10a      	bne.n	800626a <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006254:	4b42      	ldr	r3, [pc, #264]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8006256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006258:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006262:	493f      	ldr	r1, [pc, #252]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8006264:	4313      	orrs	r3, r2
 8006266:	658b      	str	r3, [r1, #88]	; 0x58
 8006268:	e001      	b.n	800626e <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800626a:	7dfb      	ldrb	r3, [r7, #23]
 800626c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f003 0308 	and.w	r3, r3, #8
 8006276:	2b00      	cmp	r3, #0
 8006278:	d01b      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006280:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006284:	d10b      	bne.n	800629e <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	3324      	adds	r3, #36	; 0x24
 800628a:	2102      	movs	r1, #2
 800628c:	4618      	mov	r0, r3
 800628e:	f001 f85b 	bl	8007348 <RCCEx_PLL3_Config>
 8006292:	4603      	mov	r3, r0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d00c      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
        {
          status = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	75bb      	strb	r3, [r7, #22]
 800629c:	e009      	b.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
        }
    }

    else
    {
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800629e:	4b30      	ldr	r3, [pc, #192]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80062a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062ac:	492c      	ldr	r1, [pc, #176]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80062ae:	4313      	orrs	r3, r2
 80062b0:	654b      	str	r3, [r1, #84]	; 0x54
    }

  }

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f003 0310 	and.w	r3, r3, #16
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d01b      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062c8:	d10b      	bne.n	80062e2 <HAL_RCCEx_PeriphCLKConfig+0xb4a>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	3324      	adds	r3, #36	; 0x24
 80062ce:	2102      	movs	r1, #2
 80062d0:	4618      	mov	r0, r3
 80062d2:	f001 f839 	bl	8007348 <RCCEx_PLL3_Config>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d00c      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
      {
        status = HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	75bb      	strb	r3, [r7, #22]
 80062e0:	e009      	b.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0xb5e>
      }
    }

    else
    {
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80062e2:	4b1f      	ldr	r3, [pc, #124]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80062e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062e6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062f0:	491b      	ldr	r1, [pc, #108]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 80062f2:	4313      	orrs	r3, r2
 80062f4:	658b      	str	r3, [r1, #88]	; 0x58
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d032      	beq.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006308:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800630c:	d00d      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xb92>
 800630e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006312:	d016      	beq.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8006314:	2b00      	cmp	r3, #0
 8006316:	d111      	bne.n	800633c <HAL_RCCEx_PeriphCLKConfig+0xba4>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	3304      	adds	r3, #4
 800631c:	2100      	movs	r1, #0
 800631e:	4618      	mov	r0, r3
 8006320:	f000 ff60 	bl	80071e4 <RCCEx_PLL2_Config>
 8006324:	4603      	mov	r3, r0
 8006326:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8006328:	e00c      	b.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xbac>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	3324      	adds	r3, #36	; 0x24
 800632e:	2102      	movs	r1, #2
 8006330:	4618      	mov	r0, r3
 8006332:	f001 f809 	bl	8007348 <RCCEx_PLL3_Config>
 8006336:	4603      	mov	r3, r0
 8006338:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800633a:	e003      	b.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xbac>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800633c:	2301      	movs	r3, #1
 800633e:	75fb      	strb	r3, [r7, #23]
      break;
 8006340:	e000      	b.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0xbac>
      break;
 8006342:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006344:	7dfb      	ldrb	r3, [r7, #23]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10c      	bne.n	8006364 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800634a:	4b05      	ldr	r3, [pc, #20]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800634c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800634e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8006358:	4901      	ldr	r1, [pc, #4]	; (8006360 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 800635a:	4313      	orrs	r3, r2
 800635c:	658b      	str	r3, [r1, #88]	; 0x58
 800635e:	e003      	b.n	8006368 <HAL_RCCEx_PeriphCLKConfig+0xbd0>
 8006360:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006364:	7dfb      	ldrb	r3, [r7, #23]
 8006366:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006370:	2b00      	cmp	r3, #0
 8006372:	d02f      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800637a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800637e:	d00c      	beq.n	800639a <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8006380:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8006384:	d015      	beq.n	80063b2 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8006386:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800638a:	d10f      	bne.n	80063ac <HAL_RCCEx_PeriphCLKConfig+0xc14>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800638c:	4b79      	ldr	r3, [pc, #484]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800638e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006390:	4a78      	ldr	r2, [pc, #480]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8006392:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006396:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8006398:	e00c      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xc1c>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	3324      	adds	r3, #36	; 0x24
 800639e:	2101      	movs	r1, #1
 80063a0:	4618      	mov	r0, r3
 80063a2:	f000 ffd1 	bl	8007348 <RCCEx_PLL3_Config>
 80063a6:	4603      	mov	r3, r0
 80063a8:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80063aa:	e003      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	75fb      	strb	r3, [r7, #23]
      break;
 80063b0:	e000      	b.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0xc1c>
      break;
 80063b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80063b4:	7dfb      	ldrb	r3, [r7, #23]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d10a      	bne.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80063ba:	4b6e      	ldr	r3, [pc, #440]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80063bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063c8:	496a      	ldr	r1, [pc, #424]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	654b      	str	r3, [r1, #84]	; 0x54
 80063ce:	e001      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063d0:	7dfb      	ldrb	r3, [r7, #23]
 80063d2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d029      	beq.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0xc58>
 80063e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063ec:	d007      	beq.n	80063fe <HAL_RCCEx_PeriphCLKConfig+0xc66>
 80063ee:	e00f      	b.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0xc78>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063f0:	4b60      	ldr	r3, [pc, #384]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80063f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063f4:	4a5f      	ldr	r2, [pc, #380]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80063f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80063fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 80063fc:	e00b      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	3304      	adds	r3, #4
 8006402:	2102      	movs	r1, #2
 8006404:	4618      	mov	r0, r3
 8006406:	f000 feed 	bl	80071e4 <RCCEx_PLL2_Config>
 800640a:	4603      	mov	r3, r0
 800640c:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800640e:	e002      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

    default:
      ret = HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	75fb      	strb	r3, [r7, #23]
      break;
 8006414:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006416:	7dfb      	ldrb	r3, [r7, #23]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d109      	bne.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800641c:	4b55      	ldr	r3, [pc, #340]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800641e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006420:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006428:	4952      	ldr	r1, [pc, #328]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800642a:	4313      	orrs	r3, r2
 800642c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800642e:	e001      	b.n	8006434 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006430:	7dfb      	ldrb	r3, [r7, #23]
 8006432:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00a      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3324      	adds	r3, #36	; 0x24
 8006444:	2102      	movs	r1, #2
 8006446:	4618      	mov	r0, r3
 8006448:	f000 ff7e 	bl	8007348 <RCCEx_PLL3_Config>
 800644c:	4603      	mov	r3, r0
 800644e:	2b00      	cmp	r3, #0
 8006450:	d001      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    {
      status=HAL_ERROR;
 8006452:	2301      	movs	r3, #1
 8006454:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800645e:	2b00      	cmp	r3, #0
 8006460:	d02f      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0xd2a>
  {

    switch(PeriphClkInit->RngClockSelection)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006466:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800646a:	d00c      	beq.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0xcee>
 800646c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006470:	d802      	bhi.n	8006478 <HAL_RCCEx_PeriphCLKConfig+0xce0>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d011      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8006476:	e00d      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
 8006478:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800647c:	d00f      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0xd06>
 800647e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006482:	d00e      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0xd0a>
 8006484:	e006      	b.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0xcfc>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006486:	4b3b      	ldr	r3, [pc, #236]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8006488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800648a:	4a3a      	ldr	r2, [pc, #232]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800648c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006490:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8006492:	e007      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	75fb      	strb	r3, [r7, #23]
      break;
 8006498:	e004      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 800649a:	bf00      	nop
 800649c:	e002      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 800649e:	bf00      	nop
 80064a0:	e000      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
      break;
 80064a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80064a4:	7dfb      	ldrb	r3, [r7, #23]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d109      	bne.n	80064be <HAL_RCCEx_PeriphCLKConfig+0xd26>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80064aa:	4b32      	ldr	r3, [pc, #200]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80064ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80064b6:	492f      	ldr	r1, [pc, #188]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80064b8:	4313      	orrs	r3, r2
 80064ba:	654b      	str	r3, [r1, #84]	; 0x54
 80064bc:	e001      	b.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0xd2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064be:	7dfb      	ldrb	r3, [r7, #23]
 80064c0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d008      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0xd48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80064ce:	4b29      	ldr	r3, [pc, #164]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80064d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064d2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064da:	4926      	ldr	r1, [pc, #152]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d009      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0xd68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80064ec:	4b21      	ldr	r3, [pc, #132]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80064fa:	491e      	ldr	r1, [pc, #120]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 80064fc:	4313      	orrs	r3, r2
 80064fe:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006508:	2b00      	cmp	r3, #0
 800650a:	d008      	beq.n	800651e <HAL_RCCEx_PeriphCLKConfig+0xd86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800650c:	4b19      	ldr	r3, [pc, #100]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800650e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006510:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006518:	4916      	ldr	r1, [pc, #88]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800651a:	4313      	orrs	r3, r2
 800651c:	650b      	str	r3, [r1, #80]	; 0x50
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00d      	beq.n	8006546 <HAL_RCCEx_PeriphCLKConfig+0xdae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800652a:	4b12      	ldr	r3, [pc, #72]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800652c:	691b      	ldr	r3, [r3, #16]
 800652e:	4a11      	ldr	r2, [pc, #68]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8006530:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006534:	6113      	str	r3, [r2, #16]
 8006536:	4b0f      	ldr	r3, [pc, #60]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8006538:	691a      	ldr	r2, [r3, #16]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006540:	490c      	ldr	r1, [pc, #48]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8006542:	4313      	orrs	r3, r2
 8006544:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	da08      	bge.n	8006560 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800654e:	4b09      	ldr	r3, [pc, #36]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 8006550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006552:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800655a:	4906      	ldr	r1, [pc, #24]	; (8006574 <HAL_RCCEx_PeriphCLKConfig+0xddc>)
 800655c:	4313      	orrs	r3, r2
 800655e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8006560:	7dbb      	ldrb	r3, [r7, #22]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d101      	bne.n	800656a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    return HAL_OK;
 8006566:	2300      	movs	r3, #0
 8006568:	e000      	b.n	800656c <HAL_RCCEx_PeriphCLKConfig+0xdd4>
  }
  return HAL_ERROR;
 800656a:	2301      	movs	r3, #1
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	58024400 	.word	0x58024400

08006578 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI4B : SAI4B peripheral clock
  *            @arg RCC_PERIPHCLK_SPI123: SPI1/2/3 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b090      	sub	sp, #64	; 0x40
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006586:	d150      	bne.n	800662a <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8006588:	4ba1      	ldr	r3, [pc, #644]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800658a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800658c:	f003 0307 	and.w	r3, r3, #7
 8006590:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006594:	2b04      	cmp	r3, #4
 8006596:	d844      	bhi.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 8006598:	a201      	add	r2, pc, #4	; (adr r2, 80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 800659a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800659e:	bf00      	nop
 80065a0:	080065b5 	.word	0x080065b5
 80065a4:	080065c5 	.word	0x080065c5
 80065a8:	080065d5 	.word	0x080065d5
 80065ac:	0800661d 	.word	0x0800661d
 80065b0:	080065e5 	.word	0x080065e5
      {
      case 0: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065b8:	4618      	mov	r0, r3
 80065ba:	f000 fcab 	bl	8006f14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065c2:	e200      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_D2CCIP1R_SAI1SEL_0: /* PLLI2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065c4:	f107 0318 	add.w	r3, r7, #24
 80065c8:	4618      	mov	r0, r3
 80065ca:	f000 fa0b 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065d2:	e1f8      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D2CCIP1R_SAI1SEL_1: /* PLLI3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065d4:	f107 030c 	add.w	r3, r7, #12
 80065d8:	4618      	mov	r0, r3
 80065da:	f000 fb4f 	bl	8006c7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80065e2:	e1f0      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D2CCIP1R_SAI1SEL_2: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80065e4:	4b8a      	ldr	r3, [pc, #552]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80065e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80065ec:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== 0U)
 80065ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d102      	bne.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80065f4:	4b87      	ldr	r3, [pc, #540]	; (8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80065f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80065f8:	e1e5      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
 80065fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065fc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006600:	d102      	bne.n	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 8006602:	4b85      	ldr	r3, [pc, #532]	; (8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006604:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006606:	e1de      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
 8006608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800660a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800660e:	d102      	bne.n	8006616 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 8006610:	4b82      	ldr	r3, [pc, #520]	; (800681c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006612:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006614:	e1d7      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = 0;
 8006616:	2300      	movs	r3, #0
 8006618:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800661a:	e1d4      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case (RCC_D2CCIP1R_SAI1SEL_0 | RCC_D2CCIP1R_SAI1SEL_1 ): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800661c:	4b80      	ldr	r3, [pc, #512]	; (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800661e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006620:	e1d1      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      default :
        {
          frequency = 0;
 8006622:	2300      	movs	r3, #0
 8006624:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006626:	bf00      	nop
 8006628:	e1cd      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006630:	d14f      	bne.n	80066d2 <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 8006632:	4b77      	ldr	r3, [pc, #476]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006634:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006636:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800663a:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800663c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800663e:	2b80      	cmp	r3, #128	; 0x80
 8006640:	d01c      	beq.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8006642:	2b80      	cmp	r3, #128	; 0x80
 8006644:	d804      	bhi.n	8006650 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8006646:	2b00      	cmp	r3, #0
 8006648:	d008      	beq.n	800665c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800664a:	2b40      	cmp	r3, #64	; 0x40
 800664c:	d00e      	beq.n	800666c <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800664e:	e03c      	b.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 8006650:	2bc0      	cmp	r3, #192	; 0xc0
 8006652:	d037      	beq.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8006654:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006658:	d018      	beq.n	800668c <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 800665a:	e036      	b.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800665c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006660:	4618      	mov	r0, r3
 8006662:	f000 fc57 	bl	8006f14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006666:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006668:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800666a:	e1ac      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_D2CCIP1R_SAI23SEL_0: /* PLLI2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800666c:	f107 0318 	add.w	r3, r7, #24
 8006670:	4618      	mov	r0, r3
 8006672:	f000 f9b7 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800667a:	e1a4      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D2CCIP1R_SAI23SEL_1: /* PLLI3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800667c:	f107 030c 	add.w	r3, r7, #12
 8006680:	4618      	mov	r0, r3
 8006682:	f000 fafb 	bl	8006c7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800668a:	e19c      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D2CCIP1R_SAI23SEL_2: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800668c:	4b60      	ldr	r3, [pc, #384]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800668e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006690:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006694:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== 0U)
 8006696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006698:	2b00      	cmp	r3, #0
 800669a:	d102      	bne.n	80066a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800669c:	4b5d      	ldr	r3, [pc, #372]	; (8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800669e:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80066a0:	e191      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
 80066a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80066a8:	d102      	bne.n	80066b0 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 80066aa:	4b5b      	ldr	r3, [pc, #364]	; (8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80066ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066ae:	e18a      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
 80066b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80066b6:	d102      	bne.n	80066be <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 80066b8:	4b58      	ldr	r3, [pc, #352]	; (800681c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80066ba:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066bc:	e183      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = 0;
 80066be:	2300      	movs	r3, #0
 80066c0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066c2:	e180      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case (RCC_D2CCIP1R_SAI23SEL_0 | RCC_D2CCIP1R_SAI23SEL_1 ): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80066c4:	4b56      	ldr	r3, [pc, #344]	; (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80066c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066c8:	e17d      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      default :
        {
          frequency = 0;
 80066ca:	2300      	movs	r3, #0
 80066cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80066ce:	bf00      	nop
 80066d0:	e179      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066d8:	d153      	bne.n	8006782 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80066da:	4b4d      	ldr	r3, [pc, #308]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80066dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066de:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80066e2:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80066e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066ea:	d01f      	beq.n	800672c <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 80066ec:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80066f0:	d805      	bhi.n	80066fe <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00a      	beq.n	800670c <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 80066f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80066fa:	d00f      	beq.n	800671c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80066fc:	e03d      	b.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 80066fe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006702:	d037      	beq.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8006704:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006708:	d018      	beq.n	800673c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 800670a:	e036      	b.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800670c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006710:	4618      	mov	r0, r3
 8006712:	f000 fbff 	bl	8006f14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006718:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800671a:	e154      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800671c:	f107 0318 	add.w	r3, r7, #24
 8006720:	4618      	mov	r0, r3
 8006722:	f000 f95f 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006726:	69bb      	ldr	r3, [r7, #24]
 8006728:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800672a:	e14c      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800672c:	f107 030c 	add.w	r3, r7, #12
 8006730:	4618      	mov	r0, r3
 8006732:	f000 faa3 	bl	8006c7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800673a:	e144      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800673c:	4b34      	ldr	r3, [pc, #208]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800673e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006740:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006744:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== 0U)
 8006746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006748:	2b00      	cmp	r3, #0
 800674a:	d102      	bne.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800674c:	4b31      	ldr	r3, [pc, #196]	; (8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800674e:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8006750:	e139      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
 8006752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006754:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006758:	d102      	bne.n	8006760 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 800675a:	4b2f      	ldr	r3, [pc, #188]	; (8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800675c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800675e:	e132      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
 8006760:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006762:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006766:	d102      	bne.n	800676e <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8006768:	4b2c      	ldr	r3, [pc, #176]	; (800681c <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800676a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800676c:	e12b      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = 0;
 800676e:	2300      	movs	r3, #0
 8006770:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006772:	e128      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006774:	4b2a      	ldr	r3, [pc, #168]	; (8006820 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8006776:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006778:	e125      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      default :
        {
          frequency = 0;
 800677a:	2300      	movs	r3, #0
 800677c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800677e:	bf00      	nop
 8006780:	e121      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006788:	d15d      	bne.n	8006846 <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800678a:	4b21      	ldr	r3, [pc, #132]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800678c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800678e:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 8006792:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8006794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006796:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800679a:	d01f      	beq.n	80067dc <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800679c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80067a0:	d805      	bhi.n	80067ae <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d00a      	beq.n	80067bc <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 80067a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067aa:	d00f      	beq.n	80067cc <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 80067ac:	e047      	b.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 80067ae:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80067b2:	d041      	beq.n	8006838 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 80067b4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80067b8:	d018      	beq.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80067ba:	e040      	b.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80067c0:	4618      	mov	r0, r3
 80067c2:	f000 fba7 	bl	8006f14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067ca:	e0fc      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067cc:	f107 0318 	add.w	r3, r7, #24
 80067d0:	4618      	mov	r0, r3
 80067d2:	f000 f907 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067da:	e0f4      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067dc:	f107 030c 	add.w	r3, r7, #12
 80067e0:	4618      	mov	r0, r3
 80067e2:	f000 fa4b 	bl	8006c7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80067ea:	e0ec      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80067ec:	4b08      	ldr	r3, [pc, #32]	; (8006810 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80067ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80067f4:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== 0U)
 80067f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d102      	bne.n	8006802 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80067fc:	4b05      	ldr	r3, [pc, #20]	; (8006814 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80067fe:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8006800:	e0e1      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if(ckpclocksource== RCC_D1CCIPR_CKPERSEL_0)
 8006802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006804:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006808:	d10c      	bne.n	8006824 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 800680a:	4b03      	ldr	r3, [pc, #12]	; (8006818 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800680c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800680e:	e0da      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006810:	58024400 	.word	0x58024400
 8006814:	03d09000 	.word	0x03d09000
 8006818:	003d0900 	.word	0x003d0900
 800681c:	017d7840 	.word	0x017d7840
 8006820:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_D1CCIPR_CKPERSEL_1)
 8006824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006826:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800682a:	d102      	bne.n	8006832 <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 800682c:	4b68      	ldr	r3, [pc, #416]	; (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x458>)
 800682e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006830:	e0c9      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = 0;
 8006832:	2300      	movs	r3, #0
 8006834:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006836:	e0c6      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8006838:	4b66      	ldr	r3, [pc, #408]	; (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>)
 800683a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800683c:	e0c3      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      default :
        {
          frequency = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006842:	bf00      	nop
 8006844:	e0bf      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800684c:	d153      	bne.n	80068f6 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800684e:	4b62      	ldr	r3, [pc, #392]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>)
 8006850:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006852:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8006856:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006858:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800685a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800685e:	d01f      	beq.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8006860:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006864:	d805      	bhi.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00a      	beq.n	8006880 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 800686a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800686e:	d00f      	beq.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8006870:	e03d      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8006872:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006876:	d037      	beq.n	80068e8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8006878:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800687c:	d018      	beq.n	80068b0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800687e:	e036      	b.n	80068ee <HAL_RCCEx_GetPeriphCLKFreq+0x376>
      {
      case 0: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006880:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006884:	4618      	mov	r0, r3
 8006886:	f000 fb45 	bl	8006f14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800688a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800688e:	e09a      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_D2CCIP1R_SPI123SEL_0: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006890:	f107 0318 	add.w	r3, r7, #24
 8006894:	4618      	mov	r0, r3
 8006896:	f000 f8a5 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800689e:	e092      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D2CCIP1R_SPI123SEL_1: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068a0:	f107 030c 	add.w	r3, r7, #12
 80068a4:	4618      	mov	r0, r3
 80068a6:	f000 f9e9 	bl	8006c7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068ae:	e08a      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_D2CCIP1R_SPI123SEL_2: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80068b0:	4b49      	ldr	r3, [pc, #292]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>)
 80068b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80068b8:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80068ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d102      	bne.n	80068c6 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80068c0:	4b46      	ldr	r3, [pc, #280]	; (80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x464>)
 80068c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80068c4:	e07f      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80068c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80068cc:	d102      	bne.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            frequency = CSI_VALUE;
 80068ce:	4b44      	ldr	r3, [pc, #272]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x468>)
 80068d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068d2:	e078      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80068d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80068da:	d102      	bne.n	80068e2 <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HSE_VALUE;
 80068dc:	4b3c      	ldr	r3, [pc, #240]	; (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x458>)
 80068de:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068e0:	e071      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = 0;
 80068e2:	2300      	movs	r3, #0
 80068e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068e6:	e06e      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case (RCC_D2CCIP1R_SPI123SEL_0 | RCC_D2CCIP1R_SPI123SEL_1): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80068e8:	4b3a      	ldr	r3, [pc, #232]	; (80069d4 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>)
 80068ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068ec:	e06b      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      default :
        {
          frequency = 0;
 80068ee:	2300      	movs	r3, #0
 80068f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80068f2:	bf00      	nop
 80068f4:	e067      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80068fc:	d13d      	bne.n	800697a <HAL_RCCEx_GetPeriphCLKFreq+0x402>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80068fe:	4b36      	ldr	r3, [pc, #216]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>)
 8006900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006902:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006906:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8006908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800690a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800690e:	d00c      	beq.n	800692a <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8006910:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006914:	d011      	beq.n	800693a <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8006916:	2b00      	cmp	r3, #0
 8006918:	d12b      	bne.n	8006972 <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800691a:	f107 0318 	add.w	r3, r7, #24
 800691e:	4618      	mov	r0, r3
 8006920:	f000 f860 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006924:	69bb      	ldr	r3, [r7, #24]
 8006926:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006928:	e04d      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800692a:	f107 030c 	add.w	r3, r7, #12
 800692e:	4618      	mov	r0, r3
 8006930:	f000 f9a4 	bl	8006c7c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006934:	697b      	ldr	r3, [r7, #20]
 8006936:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006938:	e045      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800693a:	4b27      	ldr	r3, [pc, #156]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>)
 800693c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800693e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006942:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8006944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006946:	2b00      	cmp	r3, #0
 8006948:	d102      	bne.n	8006950 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 800694a:	4b24      	ldr	r3, [pc, #144]	; (80069dc <HAL_RCCEx_GetPeriphCLKFreq+0x464>)
 800694c:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800694e:	e03a      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8006950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006952:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006956:	d102      	bne.n	800695e <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = CSI_VALUE;
 8006958:	4b21      	ldr	r3, [pc, #132]	; (80069e0 <HAL_RCCEx_GetPeriphCLKFreq+0x468>)
 800695a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800695c:	e033      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800695e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006960:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006964:	d102      	bne.n	800696c <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
            frequency = HSE_VALUE;
 8006966:	4b1a      	ldr	r3, [pc, #104]	; (80069d0 <HAL_RCCEx_GetPeriphCLKFreq+0x458>)
 8006968:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800696a:	e02c      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
            frequency = 0;
 800696c:	2300      	movs	r3, #0
 800696e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006970:	e029      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      default :
        {
          frequency = 0;
 8006972:	2300      	movs	r3, #0
 8006974:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8006976:	bf00      	nop
 8006978:	e025      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006980:	d11f      	bne.n	80069c2 <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 8006982:	4b15      	ldr	r3, [pc, #84]	; (80069d8 <HAL_RCCEx_GetPeriphCLKFreq+0x460>)
 8006984:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006986:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800698a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800698c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800698e:	2b00      	cmp	r3, #0
 8006990:	d003      	beq.n	800699a <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8006992:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006996:	d008      	beq.n	80069aa <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 8006998:	e00f      	b.n	80069ba <HAL_RCCEx_GetPeriphCLKFreq+0x442>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800699a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 fab8 	bl	8006f14 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80069a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069a8:	e00d      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80069aa:	f107 0318 	add.w	r3, r7, #24
 80069ae:	4618      	mov	r0, r3
 80069b0:	f000 f818 	bl	80069e4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80069b4:	6a3b      	ldr	r3, [r7, #32]
 80069b6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069b8:	e005      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }

      default :
        {
          frequency = 0;
 80069ba:	2300      	movs	r3, #0
 80069bc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80069be:	bf00      	nop
 80069c0:	e001      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
        }
      }
    }
  else
    {
      frequency = 0;
 80069c2:	2300      	movs	r3, #0
 80069c4:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 80069c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3740      	adds	r7, #64	; 0x40
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}
 80069d0:	017d7840 	.word	0x017d7840
 80069d4:	00bb8000 	.word	0x00bb8000
 80069d8:	58024400 	.word	0x58024400
 80069dc:	03d09000 	.word	0x03d09000
 80069e0:	003d0900 	.word	0x003d0900

080069e4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b089      	sub	sp, #36	; 0x24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069ec:	4b9d      	ldr	r3, [pc, #628]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80069ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f0:	f003 0303 	and.w	r3, r3, #3
 80069f4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12)  ;
 80069f6:	4b9b      	ldr	r3, [pc, #620]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80069f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069fa:	0b1b      	lsrs	r3, r3, #12
 80069fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006a00:	617b      	str	r3, [r7, #20]
  pll2fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN;
 8006a02:	4b98      	ldr	r3, [pc, #608]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a06:	f003 0310 	and.w	r3, r3, #16
 8006a0a:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 8006a0c:	4b95      	ldr	r3, [pc, #596]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a10:	08db      	lsrs	r3, r3, #3
 8006a12:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	fb02 f303 	mul.w	r3, r2, r3
 8006a1c:	ee07 3a90 	vmov	s15, r3
 8006a20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a24:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006a28:	697b      	ldr	r3, [r7, #20]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 810a 	beq.w	8006c44 <HAL_RCCEx_GetPLL2ClockFreq+0x260>
  {
    switch (pllsource)
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d05a      	beq.n	8006aec <HAL_RCCEx_GetPLL2ClockFreq+0x108>
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d302      	bcc.n	8006a40 <HAL_RCCEx_GetPLL2ClockFreq+0x5c>
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d078      	beq.n	8006b30 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8006a3e:	e099      	b.n	8006b74 <HAL_RCCEx_GetPLL2ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a40:	4b88      	ldr	r3, [pc, #544]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0320 	and.w	r3, r3, #32
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d02d      	beq.n	8006aa8 <HAL_RCCEx_GetPLL2ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006a4c:	4b85      	ldr	r3, [pc, #532]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	08db      	lsrs	r3, r3, #3
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	4a84      	ldr	r2, [pc, #528]	; (8006c68 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8006a58:	fa22 f303 	lsr.w	r3, r2, r3
 8006a5c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	ee07 3a90 	vmov	s15, r3
 8006a64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a68:	697b      	ldr	r3, [r7, #20]
 8006a6a:	ee07 3a90 	vmov	s15, r3
 8006a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a76:	4b7b      	ldr	r3, [pc, #492]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006a78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a7e:	ee07 3a90 	vmov	s15, r3
 8006a82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a86:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a8a:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006c6c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006a8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a96:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006a9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aa2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006aa6:	e087      	b.n	8006bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	ee07 3a90 	vmov	s15, r3
 8006aae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006c70 <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8006ab6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006aba:	4b6a      	ldr	r3, [pc, #424]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006abe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ac2:	ee07 3a90 	vmov	s15, r3
 8006ac6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006aca:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ace:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006c6c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006ad2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ad6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ada:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006ade:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ae6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006aea:	e065      	b.n	8006bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006aec:	697b      	ldr	r3, [r7, #20]
 8006aee:	ee07 3a90 	vmov	s15, r3
 8006af2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006af6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006c74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8006afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006afe:	4b59      	ldr	r3, [pc, #356]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b06:	ee07 3a90 	vmov	s15, r3
 8006b0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b0e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b12:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006c6c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006b16:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b1a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b2a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b2e:	e043      	b.n	8006bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	ee07 3a90 	vmov	s15, r3
 8006b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b3a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006c78 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 8006b3e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b42:	4b48      	ldr	r3, [pc, #288]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006b44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b4a:	ee07 3a90 	vmov	s15, r3
 8006b4e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b52:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b56:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006c6c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006b5a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b5e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b62:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006b66:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b6e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006b72:	e021      	b.n	8006bb8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	ee07 3a90 	vmov	s15, r3
 8006b7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b7e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006c74 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8006b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b86:	4b37      	ldr	r3, [pc, #220]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8e:	ee07 3a90 	vmov	s15, r3
 8006b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b9a:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006c6c <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8006b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bb2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006bb6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8006bb8:	4b2a      	ldr	r3, [pc, #168]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bbc:	0a5b      	lsrs	r3, r3, #9
 8006bbe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bc2:	ee07 3a90 	vmov	s15, r3
 8006bc6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006bce:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006bd2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bde:	ee17 2a90 	vmov	r2, s15
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8006be6:	4b1f      	ldr	r3, [pc, #124]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bea:	0c1b      	lsrs	r3, r3, #16
 8006bec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006bf0:	ee07 3a90 	vmov	s15, r3
 8006bf4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bf8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006bfc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c00:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c08:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c0c:	ee17 2a90 	vmov	r2, s15
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8006c14:	4b13      	ldr	r3, [pc, #76]	; (8006c64 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8006c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c18:	0e1b      	lsrs	r3, r3, #24
 8006c1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c1e:	ee07 3a90 	vmov	s15, r3
 8006c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c26:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006c2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c3a:	ee17 2a90 	vmov	r2, s15
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006c42:	e008      	b.n	8006c56 <HAL_RCCEx_GetPLL2ClockFreq+0x272>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2200      	movs	r2, #0
 8006c54:	609a      	str	r2, [r3, #8]
}
 8006c56:	bf00      	nop
 8006c58:	3724      	adds	r7, #36	; 0x24
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
 8006c62:	bf00      	nop
 8006c64:	58024400 	.word	0x58024400
 8006c68:	03d09000 	.word	0x03d09000
 8006c6c:	46000000 	.word	0x46000000
 8006c70:	4c742400 	.word	0x4c742400
 8006c74:	4a742400 	.word	0x4a742400
 8006c78:	4bbebc20 	.word	0x4bbebc20

08006c7c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b089      	sub	sp, #36	; 0x24
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c84:	4b9d      	ldr	r3, [pc, #628]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c88:	f003 0303 	and.w	r3, r3, #3
 8006c8c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8006c8e:	4b9b      	ldr	r3, [pc, #620]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c92:	0d1b      	lsrs	r3, r3, #20
 8006c94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c98:	617b      	str	r3, [r7, #20]
  pll3fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN;
 8006c9a:	4b98      	ldr	r3, [pc, #608]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ca2:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8006ca4:	4b95      	ldr	r3, [pc, #596]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006ca6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ca8:	08db      	lsrs	r3, r3, #3
 8006caa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006cae:	693a      	ldr	r2, [r7, #16]
 8006cb0:	fb02 f303 	mul.w	r3, r2, r3
 8006cb4:	ee07 3a90 	vmov	s15, r3
 8006cb8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cbc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f000 810a 	beq.w	8006edc <HAL_RCCEx_GetPLL3ClockFreq+0x260>
  {
    switch (pllsource)
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d05a      	beq.n	8006d84 <HAL_RCCEx_GetPLL3ClockFreq+0x108>
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d302      	bcc.n	8006cd8 <HAL_RCCEx_GetPLL3ClockFreq+0x5c>
 8006cd2:	2b02      	cmp	r3, #2
 8006cd4:	d078      	beq.n	8006dc8 <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8006cd6:	e099      	b.n	8006e0c <HAL_RCCEx_GetPLL3ClockFreq+0x190>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cd8:	4b88      	ldr	r3, [pc, #544]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f003 0320 	and.w	r3, r3, #32
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d02d      	beq.n	8006d40 <HAL_RCCEx_GetPLL3ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006ce4:	4b85      	ldr	r3, [pc, #532]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	08db      	lsrs	r3, r3, #3
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	4a84      	ldr	r2, [pc, #528]	; (8006f00 <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8006cf0:	fa22 f303 	lsr.w	r3, r2, r3
 8006cf4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	ee07 3a90 	vmov	s15, r3
 8006cfc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	ee07 3a90 	vmov	s15, r3
 8006d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d0e:	4b7b      	ldr	r3, [pc, #492]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d16:	ee07 3a90 	vmov	s15, r3
 8006d1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d22:	eddf 5a78 	vldr	s11, [pc, #480]	; 8006f04 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006d26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d2e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d3a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006d3e:	e087      	b.n	8006e50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	ee07 3a90 	vmov	s15, r3
 8006d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d4a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8006f08 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8006d4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d52:	4b6a      	ldr	r3, [pc, #424]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d5a:	ee07 3a90 	vmov	s15, r3
 8006d5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d62:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d66:	eddf 5a67 	vldr	s11, [pc, #412]	; 8006f04 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006d6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d72:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006d76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d7e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006d82:	e065      	b.n	8006e50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	ee07 3a90 	vmov	s15, r3
 8006d8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d8e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8006f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8006d92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d96:	4b59      	ldr	r3, [pc, #356]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d9e:	ee07 3a90 	vmov	s15, r3
 8006da2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006da6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006daa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8006f04 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006dae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006db2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006db6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006dba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dc2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006dc6:	e043      	b.n	8006e50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006dc8:	697b      	ldr	r3, [r7, #20]
 8006dca:	ee07 3a90 	vmov	s15, r3
 8006dce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dd2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8006f10 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8006dd6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dda:	4b48      	ldr	r3, [pc, #288]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006de2:	ee07 3a90 	vmov	s15, r3
 8006de6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dea:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dee:	eddf 5a45 	vldr	s11, [pc, #276]	; 8006f04 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006df2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006df6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dfa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006dfe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e06:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e0a:	e021      	b.n	8006e50 <HAL_RCCEx_GetPLL3ClockFreq+0x1d4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	ee07 3a90 	vmov	s15, r3
 8006e12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e16:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8006f0c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8006e1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e1e:	4b37      	ldr	r3, [pc, #220]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e26:	ee07 3a90 	vmov	s15, r3
 8006e2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e2e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e32:	eddf 5a34 	vldr	s11, [pc, #208]	; 8006f04 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8006e36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e3e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006e42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e4a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006e4e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8006e50:	4b2a      	ldr	r3, [pc, #168]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e54:	0a5b      	lsrs	r3, r3, #9
 8006e56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e5a:	ee07 3a90 	vmov	s15, r3
 8006e5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006e66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e76:	ee17 2a90 	vmov	r2, s15
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8006e7e:	4b1f      	ldr	r3, [pc, #124]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e82:	0c1b      	lsrs	r3, r3, #16
 8006e84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e88:	ee07 3a90 	vmov	s15, r3
 8006e8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e90:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006e94:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e98:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ea0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ea4:	ee17 2a90 	vmov	r2, s15
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8006eac:	4b13      	ldr	r3, [pc, #76]	; (8006efc <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8006eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eb0:	0e1b      	lsrs	r3, r3, #24
 8006eb2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eb6:	ee07 3a90 	vmov	s15, r3
 8006eba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ebe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ec2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ec6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006eca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ed2:	ee17 2a90 	vmov	r2, s15
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006eda:	e008      	b.n	8006eee <HAL_RCCEx_GetPLL3ClockFreq+0x272>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	609a      	str	r2, [r3, #8]
}
 8006eee:	bf00      	nop
 8006ef0:	3724      	adds	r7, #36	; 0x24
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr
 8006efa:	bf00      	nop
 8006efc:	58024400 	.word	0x58024400
 8006f00:	03d09000 	.word	0x03d09000
 8006f04:	46000000 	.word	0x46000000
 8006f08:	4c742400 	.word	0x4c742400
 8006f0c:	4a742400 	.word	0x4a742400
 8006f10:	4bbebc20 	.word	0x4bbebc20

08006f14 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b089      	sub	sp, #36	; 0x24
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006f1c:	4b9d      	ldr	r3, [pc, #628]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f20:	f003 0303 	and.w	r3, r3, #3
 8006f24:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8006f26:	4b9b      	ldr	r3, [pc, #620]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f2a:	091b      	lsrs	r3, r3, #4
 8006f2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f30:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006f32:	4b98      	ldr	r3, [pc, #608]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f36:	f003 0301 	and.w	r3, r3, #1
 8006f3a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8006f3c:	4b95      	ldr	r3, [pc, #596]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f40:	08db      	lsrs	r3, r3, #3
 8006f42:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006f46:	693a      	ldr	r2, [r7, #16]
 8006f48:	fb02 f303 	mul.w	r3, r2, r3
 8006f4c:	ee07 3a90 	vmov	s15, r3
 8006f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f54:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	f000 810a 	beq.w	8007174 <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d05a      	beq.n	800701c <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d302      	bcc.n	8006f70 <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 8006f6a:	2b02      	cmp	r3, #2
 8006f6c:	d078      	beq.n	8007060 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8006f6e:	e099      	b.n	80070a4 <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006f70:	4b88      	ldr	r3, [pc, #544]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0320 	and.w	r3, r3, #32
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d02d      	beq.n	8006fd8 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8006f7c:	4b85      	ldr	r3, [pc, #532]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	08db      	lsrs	r3, r3, #3
 8006f82:	f003 0303 	and.w	r3, r3, #3
 8006f86:	4a84      	ldr	r2, [pc, #528]	; (8007198 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8006f88:	fa22 f303 	lsr.w	r3, r2, r3
 8006f8c:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	ee07 3a90 	vmov	s15, r3
 8006f94:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f98:	697b      	ldr	r3, [r7, #20]
 8006f9a:	ee07 3a90 	vmov	s15, r3
 8006f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fa2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fa6:	4b7b      	ldr	r3, [pc, #492]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006faa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fae:	ee07 3a90 	vmov	s15, r3
 8006fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006fba:	eddf 5a78 	vldr	s11, [pc, #480]	; 800719c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8006fbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006fca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fd2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8006fd6:	e087      	b.n	80070e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8006fd8:	697b      	ldr	r3, [r7, #20]
 8006fda:	ee07 3a90 	vmov	s15, r3
 8006fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fe2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80071a0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 8006fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fea:	4b6a      	ldr	r3, [pc, #424]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8006fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ff2:	ee07 3a90 	vmov	s15, r3
 8006ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ffa:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ffe:	eddf 5a67 	vldr	s11, [pc, #412]	; 800719c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8007002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800700a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800700e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007016:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800701a:	e065      	b.n	80070e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	ee07 3a90 	vmov	s15, r3
 8007022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007026:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80071a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 800702a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800702e:	4b59      	ldr	r3, [pc, #356]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007036:	ee07 3a90 	vmov	s15, r3
 800703a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800703e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007042:	eddf 5a56 	vldr	s11, [pc, #344]	; 800719c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8007046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800704a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800704e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800705a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800705e:	e043      	b.n	80070e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	ee07 3a90 	vmov	s15, r3
 8007066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800706a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80071a8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800706e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007072:	4b48      	ldr	r3, [pc, #288]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800707a:	ee07 3a90 	vmov	s15, r3
 800707e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007082:	ed97 6a03 	vldr	s12, [r7, #12]
 8007086:	eddf 5a45 	vldr	s11, [pc, #276]	; 800719c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 800708a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800708e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007092:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8007096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800709a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800709e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070a2:	e021      	b.n	80070e8 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	ee07 3a90 	vmov	s15, r3
 80070aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070ae:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80071a4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 80070b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80070b6:	4b37      	ldr	r3, [pc, #220]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80070b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80070be:	ee07 3a90 	vmov	s15, r3
 80070c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80070c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80070ca:	eddf 5a34 	vldr	s11, [pc, #208]	; 800719c <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 80070ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80070d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80070d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80070da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80070de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80070e6:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 80070e8:	4b2a      	ldr	r3, [pc, #168]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 80070ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ec:	0a5b      	lsrs	r3, r3, #9
 80070ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070f2:	ee07 3a90 	vmov	s15, r3
 80070f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80070fa:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80070fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007102:	edd7 6a07 	vldr	s13, [r7, #28]
 8007106:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800710a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800710e:	ee17 2a90 	vmov	r2, s15
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8007116:	4b1f      	ldr	r3, [pc, #124]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800711a:	0c1b      	lsrs	r3, r3, #16
 800711c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007120:	ee07 3a90 	vmov	s15, r3
 8007124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007128:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800712c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007130:	edd7 6a07 	vldr	s13, [r7, #28]
 8007134:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007138:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800713c:	ee17 2a90 	vmov	r2, s15
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8007144:	4b13      	ldr	r3, [pc, #76]	; (8007194 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8007146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007148:	0e1b      	lsrs	r3, r3, #24
 800714a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800714e:	ee07 3a90 	vmov	s15, r3
 8007152:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007156:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800715a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800715e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007162:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800716a:	ee17 2a90 	vmov	r2, s15
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007172:	e008      	b.n	8007186 <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2200      	movs	r2, #0
 8007178:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	609a      	str	r2, [r3, #8]
}
 8007186:	bf00      	nop
 8007188:	3724      	adds	r7, #36	; 0x24
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr
 8007192:	bf00      	nop
 8007194:	58024400 	.word	0x58024400
 8007198:	03d09000 	.word	0x03d09000
 800719c:	46000000 	.word	0x46000000
 80071a0:	4c742400 	.word	0x4c742400
 80071a4:	4a742400 	.word	0x4a742400
 80071a8:	4bbebc20 	.word	0x4bbebc20

080071ac <HAL_RCCEx_GetD1SysClockFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCCEx_GetD1SysClockFreq(void)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80071b0:	f7fe f964 	bl	800547c <HAL_RCC_GetSysClockFreq>
 80071b4:	4601      	mov	r1, r0
 80071b6:	4b08      	ldr	r3, [pc, #32]	; (80071d8 <HAL_RCCEx_GetD1SysClockFreq+0x2c>)
 80071b8:	699b      	ldr	r3, [r3, #24]
 80071ba:	0a1b      	lsrs	r3, r3, #8
 80071bc:	f003 030f 	and.w	r3, r3, #15
 80071c0:	4a06      	ldr	r2, [pc, #24]	; (80071dc <HAL_RCCEx_GetD1SysClockFreq+0x30>)
 80071c2:	5cd3      	ldrb	r3, [r2, r3]
 80071c4:	f003 031f 	and.w	r3, r3, #31
 80071c8:	fa21 f303 	lsr.w	r3, r1, r3
 80071cc:	4a04      	ldr	r2, [pc, #16]	; (80071e0 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 80071ce:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80071d0:	4b03      	ldr	r3, [pc, #12]	; (80071e0 <HAL_RCCEx_GetD1SysClockFreq+0x34>)
 80071d2:	681b      	ldr	r3, [r3, #0]
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	bd80      	pop	{r7, pc}
 80071d8:	58024400 	.word	0x58024400
 80071dc:	0800836c 	.word	0x0800836c
 80071e0:	24040000 	.word	0x24040000

080071e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b084      	sub	sp, #16
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80071ee:	2300      	movs	r3, #0
 80071f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80071f2:	4b53      	ldr	r3, [pc, #332]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80071f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071f6:	f003 0303 	and.w	r3, r3, #3
 80071fa:	2b03      	cmp	r3, #3
 80071fc:	d101      	bne.n	8007202 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80071fe:	2301      	movs	r3, #1
 8007200:	e099      	b.n	8007336 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007202:	4b4f      	ldr	r3, [pc, #316]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a4e      	ldr	r2, [pc, #312]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007208:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800720c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800720e:	f7f9 fde5 	bl	8000ddc <HAL_GetTick>
 8007212:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007214:	e008      	b.n	8007228 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007216:	f7f9 fde1 	bl	8000ddc <HAL_GetTick>
 800721a:	4602      	mov	r2, r0
 800721c:	68bb      	ldr	r3, [r7, #8]
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d901      	bls.n	8007228 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e086      	b.n	8007336 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007228:	4b45      	ldr	r3, [pc, #276]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d1f0      	bne.n	8007216 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007234:	4b42      	ldr	r3, [pc, #264]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007238:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	031b      	lsls	r3, r3, #12
 8007242:	493f      	ldr	r1, [pc, #252]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007244:	4313      	orrs	r3, r2
 8007246:	628b      	str	r3, [r1, #40]	; 0x28
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	685b      	ldr	r3, [r3, #4]
 800724c:	3b01      	subs	r3, #1
 800724e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	3b01      	subs	r3, #1
 8007258:	025b      	lsls	r3, r3, #9
 800725a:	b29b      	uxth	r3, r3
 800725c:	431a      	orrs	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	68db      	ldr	r3, [r3, #12]
 8007262:	3b01      	subs	r3, #1
 8007264:	041b      	lsls	r3, r3, #16
 8007266:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800726a:	431a      	orrs	r2, r3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	691b      	ldr	r3, [r3, #16]
 8007270:	3b01      	subs	r3, #1
 8007272:	061b      	lsls	r3, r3, #24
 8007274:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8007278:	4931      	ldr	r1, [pc, #196]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800727a:	4313      	orrs	r3, r2
 800727c:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800727e:	4b30      	ldr	r3, [pc, #192]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007282:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	695b      	ldr	r3, [r3, #20]
 800728a:	492d      	ldr	r1, [pc, #180]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800728c:	4313      	orrs	r3, r2
 800728e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007290:	4b2b      	ldr	r3, [pc, #172]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007294:	f023 0220 	bic.w	r2, r3, #32
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	4928      	ldr	r1, [pc, #160]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800729e:	4313      	orrs	r3, r2
 80072a0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80072a2:	4b27      	ldr	r3, [pc, #156]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072a6:	4a26      	ldr	r2, [pc, #152]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072a8:	f023 0310 	bic.w	r3, r3, #16
 80072ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80072ae:	4b24      	ldr	r3, [pc, #144]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072b2:	4b24      	ldr	r3, [pc, #144]	; (8007344 <RCCEx_PLL2_Config+0x160>)
 80072b4:	4013      	ands	r3, r2
 80072b6:	687a      	ldr	r2, [r7, #4]
 80072b8:	69d2      	ldr	r2, [r2, #28]
 80072ba:	00d2      	lsls	r2, r2, #3
 80072bc:	4920      	ldr	r1, [pc, #128]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072be:	4313      	orrs	r3, r2
 80072c0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80072c2:	4b1f      	ldr	r3, [pc, #124]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c6:	4a1e      	ldr	r2, [pc, #120]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072c8:	f043 0310 	orr.w	r3, r3, #16
 80072cc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d106      	bne.n	80072e2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80072d4:	4b1a      	ldr	r3, [pc, #104]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072d8:	4a19      	ldr	r2, [pc, #100]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80072de:	62d3      	str	r3, [r2, #44]	; 0x2c
 80072e0:	e00f      	b.n	8007302 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d106      	bne.n	80072f6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80072e8:	4b15      	ldr	r3, [pc, #84]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072ec:	4a14      	ldr	r2, [pc, #80]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072f2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80072f4:	e005      	b.n	8007302 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80072f6:	4b12      	ldr	r3, [pc, #72]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072fa:	4a11      	ldr	r2, [pc, #68]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 80072fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007300:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007302:	4b0f      	ldr	r3, [pc, #60]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4a0e      	ldr	r2, [pc, #56]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 8007308:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800730c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800730e:	f7f9 fd65 	bl	8000ddc <HAL_GetTick>
 8007312:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007314:	e008      	b.n	8007328 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8007316:	f7f9 fd61 	bl	8000ddc <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	2b02      	cmp	r3, #2
 8007322:	d901      	bls.n	8007328 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007324:	2303      	movs	r3, #3
 8007326:	e006      	b.n	8007336 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007328:	4b05      	ldr	r3, [pc, #20]	; (8007340 <RCCEx_PLL2_Config+0x15c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007330:	2b00      	cmp	r3, #0
 8007332:	d0f0      	beq.n	8007316 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007334:	7bfb      	ldrb	r3, [r7, #15]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3710      	adds	r7, #16
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}
 800733e:	bf00      	nop
 8007340:	58024400 	.word	0x58024400
 8007344:	ffff0007 	.word	0xffff0007

08007348 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b084      	sub	sp, #16
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007352:	2300      	movs	r3, #0
 8007354:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007356:	4b53      	ldr	r3, [pc, #332]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800735a:	f003 0303 	and.w	r3, r3, #3
 800735e:	2b03      	cmp	r3, #3
 8007360:	d101      	bne.n	8007366 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e099      	b.n	800749a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007366:	4b4f      	ldr	r3, [pc, #316]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a4e      	ldr	r2, [pc, #312]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800736c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007370:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007372:	f7f9 fd33 	bl	8000ddc <HAL_GetTick>
 8007376:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007378:	e008      	b.n	800738c <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800737a:	f7f9 fd2f 	bl	8000ddc <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	2b02      	cmp	r3, #2
 8007386:	d901      	bls.n	800738c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007388:	2303      	movs	r3, #3
 800738a:	e086      	b.n	800749a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800738c:	4b45      	ldr	r3, [pc, #276]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007394:	2b00      	cmp	r3, #0
 8007396:	d1f0      	bne.n	800737a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007398:	4b42      	ldr	r3, [pc, #264]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800739a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800739c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	051b      	lsls	r3, r3, #20
 80073a6:	493f      	ldr	r1, [pc, #252]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073a8:	4313      	orrs	r3, r2
 80073aa:	628b      	str	r3, [r1, #40]	; 0x28
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	3b01      	subs	r3, #1
 80073b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	025b      	lsls	r3, r3, #9
 80073be:	b29b      	uxth	r3, r3
 80073c0:	431a      	orrs	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	68db      	ldr	r3, [r3, #12]
 80073c6:	3b01      	subs	r3, #1
 80073c8:	041b      	lsls	r3, r3, #16
 80073ca:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80073ce:	431a      	orrs	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	691b      	ldr	r3, [r3, #16]
 80073d4:	3b01      	subs	r3, #1
 80073d6:	061b      	lsls	r3, r3, #24
 80073d8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80073dc:	4931      	ldr	r1, [pc, #196]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073de:	4313      	orrs	r3, r2
 80073e0:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80073e2:	4b30      	ldr	r3, [pc, #192]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	695b      	ldr	r3, [r3, #20]
 80073ee:	492d      	ldr	r1, [pc, #180]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073f0:	4313      	orrs	r3, r2
 80073f2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80073f4:	4b2b      	ldr	r3, [pc, #172]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 80073f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073f8:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	699b      	ldr	r3, [r3, #24]
 8007400:	4928      	ldr	r1, [pc, #160]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007402:	4313      	orrs	r3, r2
 8007404:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007406:	4b27      	ldr	r3, [pc, #156]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740a:	4a26      	ldr	r2, [pc, #152]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800740c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007410:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007412:	4b24      	ldr	r3, [pc, #144]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007414:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007416:	4b24      	ldr	r3, [pc, #144]	; (80074a8 <RCCEx_PLL3_Config+0x160>)
 8007418:	4013      	ands	r3, r2
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	69d2      	ldr	r2, [r2, #28]
 800741e:	00d2      	lsls	r2, r2, #3
 8007420:	4920      	ldr	r1, [pc, #128]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007422:	4313      	orrs	r3, r2
 8007424:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007426:	4b1f      	ldr	r3, [pc, #124]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007428:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800742a:	4a1e      	ldr	r2, [pc, #120]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800742c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007430:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d106      	bne.n	8007446 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007438:	4b1a      	ldr	r3, [pc, #104]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800743a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800743c:	4a19      	ldr	r2, [pc, #100]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800743e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007442:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007444:	e00f      	b.n	8007466 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	2b01      	cmp	r3, #1
 800744a:	d106      	bne.n	800745a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800744c:	4b15      	ldr	r3, [pc, #84]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800744e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007450:	4a14      	ldr	r2, [pc, #80]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007452:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007456:	62d3      	str	r3, [r2, #44]	; 0x2c
 8007458:	e005      	b.n	8007466 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800745a:	4b12      	ldr	r3, [pc, #72]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800745c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745e:	4a11      	ldr	r2, [pc, #68]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007460:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007464:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007466:	4b0f      	ldr	r3, [pc, #60]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a0e      	ldr	r2, [pc, #56]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800746c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007470:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007472:	f7f9 fcb3 	bl	8000ddc <HAL_GetTick>
 8007476:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007478:	e008      	b.n	800748c <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800747a:	f7f9 fcaf 	bl	8000ddc <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	2b02      	cmp	r3, #2
 8007486:	d901      	bls.n	800748c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e006      	b.n	800749a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800748c:	4b05      	ldr	r3, [pc, #20]	; (80074a4 <RCCEx_PLL3_Config+0x15c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0f0      	beq.n	800747a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007498:	7bfb      	ldrb	r3, [r7, #15]
}
 800749a:	4618      	mov	r0, r3
 800749c:	3710      	adds	r7, #16
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	58024400 	.word	0x58024400
 80074a8:	ffff0007 	.word	0xffff0007

080074ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b082      	sub	sp, #8
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d101      	bne.n	80074be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e01d      	b.n	80074fa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074c4:	b2db      	uxtb	r3, r3
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d106      	bne.n	80074d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074d2:	6878      	ldr	r0, [r7, #4]
 80074d4:	f7f9 fb60 	bl	8000b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2202      	movs	r2, #2
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3304      	adds	r3, #4
 80074e8:	4619      	mov	r1, r3
 80074ea:	4610      	mov	r0, r2
 80074ec:	f000 fa7e 	bl	80079ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2201      	movs	r2, #1
 80074f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3708      	adds	r7, #8
 80074fe:	46bd      	mov	sp, r7
 8007500:	bd80      	pop	{r7, pc}

08007502 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007502:	b580      	push	{r7, lr}
 8007504:	b082      	sub	sp, #8
 8007506:	af00      	add	r7, sp, #0
 8007508:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2b00      	cmp	r3, #0
 800750e:	d101      	bne.n	8007514 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e01d      	b.n	8007550 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800751a:	b2db      	uxtb	r3, r3
 800751c:	2b00      	cmp	r3, #0
 800751e:	d106      	bne.n	800752e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f000 f815 	bl	8007558 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2202      	movs	r2, #2
 8007532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	3304      	adds	r3, #4
 800753e:	4619      	mov	r1, r3
 8007540:	4610      	mov	r0, r2
 8007542:	f000 fa53 	bl	80079ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2201      	movs	r2, #1
 800754a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800754e:	2300      	movs	r3, #0
}
 8007550:	4618      	mov	r0, r3
 8007552:	3708      	adds	r7, #8
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007560:	bf00      	nop
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	2201      	movs	r2, #1
 800757c:	6839      	ldr	r1, [r7, #0]
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fe3a 	bl	80081f8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a1e      	ldr	r2, [pc, #120]	; (8007604 <HAL_TIM_PWM_Start+0x98>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d013      	beq.n	80075b6 <HAL_TIM_PWM_Start+0x4a>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	4a1d      	ldr	r2, [pc, #116]	; (8007608 <HAL_TIM_PWM_Start+0x9c>)
 8007594:	4293      	cmp	r3, r2
 8007596:	d00e      	beq.n	80075b6 <HAL_TIM_PWM_Start+0x4a>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4a1b      	ldr	r2, [pc, #108]	; (800760c <HAL_TIM_PWM_Start+0xa0>)
 800759e:	4293      	cmp	r3, r2
 80075a0:	d009      	beq.n	80075b6 <HAL_TIM_PWM_Start+0x4a>
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	4a1a      	ldr	r2, [pc, #104]	; (8007610 <HAL_TIM_PWM_Start+0xa4>)
 80075a8:	4293      	cmp	r3, r2
 80075aa:	d004      	beq.n	80075b6 <HAL_TIM_PWM_Start+0x4a>
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a18      	ldr	r2, [pc, #96]	; (8007614 <HAL_TIM_PWM_Start+0xa8>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d101      	bne.n	80075ba <HAL_TIM_PWM_Start+0x4e>
 80075b6:	2301      	movs	r3, #1
 80075b8:	e000      	b.n	80075bc <HAL_TIM_PWM_Start+0x50>
 80075ba:	2300      	movs	r3, #0
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d007      	beq.n	80075d0 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	689a      	ldr	r2, [r3, #8]
 80075d6:	4b10      	ldr	r3, [pc, #64]	; (8007618 <HAL_TIM_PWM_Start+0xac>)
 80075d8:	4013      	ands	r3, r2
 80075da:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2b06      	cmp	r3, #6
 80075e0:	d00b      	beq.n	80075fa <HAL_TIM_PWM_Start+0x8e>
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075e8:	d007      	beq.n	80075fa <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	681a      	ldr	r2, [r3, #0]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f042 0201 	orr.w	r2, r2, #1
 80075f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075fa:	2300      	movs	r3, #0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3710      	adds	r7, #16
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	40010000 	.word	0x40010000
 8007608:	40010400 	.word	0x40010400
 800760c:	40014000 	.word	0x40014000
 8007610:	40014400 	.word	0x40014400
 8007614:	40014800 	.word	0x40014800
 8007618:	00010007 	.word	0x00010007

0800761c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800762e:	2b01      	cmp	r3, #1
 8007630:	d101      	bne.n	8007636 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007632:	2302      	movs	r3, #2
 8007634:	e105      	b.n	8007842 <HAL_TIM_PWM_ConfigChannel+0x226>
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2202      	movs	r2, #2
 8007642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b14      	cmp	r3, #20
 800764a:	f200 80f0 	bhi.w	800782e <HAL_TIM_PWM_ConfigChannel+0x212>
 800764e:	a201      	add	r2, pc, #4	; (adr r2, 8007654 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007654:	080076a9 	.word	0x080076a9
 8007658:	0800782f 	.word	0x0800782f
 800765c:	0800782f 	.word	0x0800782f
 8007660:	0800782f 	.word	0x0800782f
 8007664:	080076e9 	.word	0x080076e9
 8007668:	0800782f 	.word	0x0800782f
 800766c:	0800782f 	.word	0x0800782f
 8007670:	0800782f 	.word	0x0800782f
 8007674:	0800772b 	.word	0x0800772b
 8007678:	0800782f 	.word	0x0800782f
 800767c:	0800782f 	.word	0x0800782f
 8007680:	0800782f 	.word	0x0800782f
 8007684:	0800776b 	.word	0x0800776b
 8007688:	0800782f 	.word	0x0800782f
 800768c:	0800782f 	.word	0x0800782f
 8007690:	0800782f 	.word	0x0800782f
 8007694:	080077ad 	.word	0x080077ad
 8007698:	0800782f 	.word	0x0800782f
 800769c:	0800782f 	.word	0x0800782f
 80076a0:	0800782f 	.word	0x0800782f
 80076a4:	080077ed 	.word	0x080077ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	68b9      	ldr	r1, [r7, #8]
 80076ae:	4618      	mov	r0, r3
 80076b0:	f000 fa36 	bl	8007b20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	699a      	ldr	r2, [r3, #24]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f042 0208 	orr.w	r2, r2, #8
 80076c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	699a      	ldr	r2, [r3, #24]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f022 0204 	bic.w	r2, r2, #4
 80076d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	6999      	ldr	r1, [r3, #24]
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	691a      	ldr	r2, [r3, #16]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	430a      	orrs	r2, r1
 80076e4:	619a      	str	r2, [r3, #24]
      break;
 80076e6:	e0a3      	b.n	8007830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	68b9      	ldr	r1, [r7, #8]
 80076ee:	4618      	mov	r0, r3
 80076f0:	f000 faa6 	bl	8007c40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	699a      	ldr	r2, [r3, #24]
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007702:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	699a      	ldr	r2, [r3, #24]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007712:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6999      	ldr	r1, [r3, #24]
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	691b      	ldr	r3, [r3, #16]
 800771e:	021a      	lsls	r2, r3, #8
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	430a      	orrs	r2, r1
 8007726:	619a      	str	r2, [r3, #24]
      break;
 8007728:	e082      	b.n	8007830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68b9      	ldr	r1, [r7, #8]
 8007730:	4618      	mov	r0, r3
 8007732:	f000 fb0f 	bl	8007d54 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	69da      	ldr	r2, [r3, #28]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f042 0208 	orr.w	r2, r2, #8
 8007744:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	69da      	ldr	r2, [r3, #28]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	f022 0204 	bic.w	r2, r2, #4
 8007754:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	69d9      	ldr	r1, [r3, #28]
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	691a      	ldr	r2, [r3, #16]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	61da      	str	r2, [r3, #28]
      break;
 8007768:	e062      	b.n	8007830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68b9      	ldr	r1, [r7, #8]
 8007770:	4618      	mov	r0, r3
 8007772:	f000 fb75 	bl	8007e60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	69da      	ldr	r2, [r3, #28]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007784:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	69da      	ldr	r2, [r3, #28]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007794:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	69d9      	ldr	r1, [r3, #28]
 800779c:	68bb      	ldr	r3, [r7, #8]
 800779e:	691b      	ldr	r3, [r3, #16]
 80077a0:	021a      	lsls	r2, r3, #8
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	430a      	orrs	r2, r1
 80077a8:	61da      	str	r2, [r3, #28]
      break;
 80077aa:	e041      	b.n	8007830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	68b9      	ldr	r1, [r7, #8]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 fbbc 	bl	8007f30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f042 0208 	orr.w	r2, r2, #8
 80077c6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f022 0204 	bic.w	r2, r2, #4
 80077d6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	691a      	ldr	r2, [r3, #16]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	430a      	orrs	r2, r1
 80077e8:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80077ea:	e021      	b.n	8007830 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	68b9      	ldr	r1, [r7, #8]
 80077f2:	4618      	mov	r0, r3
 80077f4:	f000 fbfe 	bl	8007ff4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007806:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007816:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	691b      	ldr	r3, [r3, #16]
 8007822:	021a      	lsls	r2, r3, #8
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	430a      	orrs	r2, r1
 800782a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800782c:	e000      	b.n	8007830 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800782e:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	4618      	mov	r0, r3
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
 800784a:	bf00      	nop

0800784c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800785c:	2b01      	cmp	r3, #1
 800785e:	d101      	bne.n	8007864 <HAL_TIM_ConfigClockSource+0x18>
 8007860:	2302      	movs	r3, #2
 8007862:	e0b7      	b.n	80079d4 <HAL_TIM_ConfigClockSource+0x188>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	2202      	movs	r2, #2
 8007870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800787c:	68fa      	ldr	r2, [r7, #12]
 800787e:	4b57      	ldr	r3, [pc, #348]	; (80079dc <HAL_TIM_ConfigClockSource+0x190>)
 8007880:	4013      	ands	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800788a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2b70      	cmp	r3, #112	; 0x70
 800789a:	d02e      	beq.n	80078fa <HAL_TIM_ConfigClockSource+0xae>
 800789c:	2b70      	cmp	r3, #112	; 0x70
 800789e:	d812      	bhi.n	80078c6 <HAL_TIM_ConfigClockSource+0x7a>
 80078a0:	2b30      	cmp	r3, #48	; 0x30
 80078a2:	f000 8084 	beq.w	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078a6:	2b30      	cmp	r3, #48	; 0x30
 80078a8:	d806      	bhi.n	80078b8 <HAL_TIM_ConfigClockSource+0x6c>
 80078aa:	2b10      	cmp	r3, #16
 80078ac:	d07f      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078ae:	2b20      	cmp	r3, #32
 80078b0:	d07d      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d07b      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80078b6:	e084      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 80078b8:	2b50      	cmp	r3, #80	; 0x50
 80078ba:	d048      	beq.n	800794e <HAL_TIM_ConfigClockSource+0x102>
 80078bc:	2b60      	cmp	r3, #96	; 0x60
 80078be:	d056      	beq.n	800796e <HAL_TIM_ConfigClockSource+0x122>
 80078c0:	2b40      	cmp	r3, #64	; 0x40
 80078c2:	d064      	beq.n	800798e <HAL_TIM_ConfigClockSource+0x142>
      break;
 80078c4:	e07d      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 80078c6:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80078ca:	d070      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078cc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80078d0:	d809      	bhi.n	80078e6 <HAL_TIM_ConfigClockSource+0x9a>
 80078d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078d6:	d027      	beq.n	8007928 <HAL_TIM_ConfigClockSource+0xdc>
 80078d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80078dc:	d067      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078e2:	d06d      	beq.n	80079c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80078e4:	e06d      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
  switch (sClockSourceConfig->ClockSource)
 80078e6:	4a3e      	ldr	r2, [pc, #248]	; (80079e0 <HAL_TIM_ConfigClockSource+0x194>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d060      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078ec:	4a3d      	ldr	r2, [pc, #244]	; (80079e4 <HAL_TIM_ConfigClockSource+0x198>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d05d      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
 80078f2:	4a3d      	ldr	r2, [pc, #244]	; (80079e8 <HAL_TIM_ConfigClockSource+0x19c>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d05a      	beq.n	80079ae <HAL_TIM_ConfigClockSource+0x162>
      break;
 80078f8:	e063      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6818      	ldr	r0, [r3, #0]
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	6899      	ldr	r1, [r3, #8]
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	685a      	ldr	r2, [r3, #4]
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	68db      	ldr	r3, [r3, #12]
 800790a:	f000 fc55 	bl	80081b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	689b      	ldr	r3, [r3, #8]
 8007914:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800791c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	609a      	str	r2, [r3, #8]
      break;
 8007926:	e04c      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6818      	ldr	r0, [r3, #0]
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	6899      	ldr	r1, [r3, #8]
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	f000 fc3e 	bl	80081b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	689a      	ldr	r2, [r3, #8]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800794a:	609a      	str	r2, [r3, #8]
      break;
 800794c:	e039      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6818      	ldr	r0, [r3, #0]
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	6859      	ldr	r1, [r3, #4]
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	68db      	ldr	r3, [r3, #12]
 800795a:	461a      	mov	r2, r3
 800795c:	f000 fbae 	bl	80080bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2150      	movs	r1, #80	; 0x50
 8007966:	4618      	mov	r0, r3
 8007968:	f000 fc08 	bl	800817c <TIM_ITRx_SetConfig>
      break;
 800796c:	e029      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6818      	ldr	r0, [r3, #0]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	6859      	ldr	r1, [r3, #4]
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	461a      	mov	r2, r3
 800797c:	f000 fbcd 	bl	800811a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	2160      	movs	r1, #96	; 0x60
 8007986:	4618      	mov	r0, r3
 8007988:	f000 fbf8 	bl	800817c <TIM_ITRx_SetConfig>
      break;
 800798c:	e019      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6818      	ldr	r0, [r3, #0]
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	6859      	ldr	r1, [r3, #4]
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	68db      	ldr	r3, [r3, #12]
 800799a:	461a      	mov	r2, r3
 800799c:	f000 fb8e 	bl	80080bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	2140      	movs	r1, #64	; 0x40
 80079a6:	4618      	mov	r0, r3
 80079a8:	f000 fbe8 	bl	800817c <TIM_ITRx_SetConfig>
      break;
 80079ac:	e009      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	4619      	mov	r1, r3
 80079b8:	4610      	mov	r0, r2
 80079ba:	f000 fbdf 	bl	800817c <TIM_ITRx_SetConfig>
      break;
 80079be:	e000      	b.n	80079c2 <HAL_TIM_ConfigClockSource+0x176>
      break;
 80079c0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	2201      	movs	r2, #1
 80079c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	2200      	movs	r2, #0
 80079ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80079d2:	2300      	movs	r3, #0
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3710      	adds	r7, #16
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}
 80079dc:	ffceff88 	.word	0xffceff88
 80079e0:	00100030 	.word	0x00100030
 80079e4:	00100040 	.word	0x00100040
 80079e8:	00100020 	.word	0x00100020

080079ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a40      	ldr	r2, [pc, #256]	; (8007b00 <TIM_Base_SetConfig+0x114>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d013      	beq.n	8007a2c <TIM_Base_SetConfig+0x40>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a0a:	d00f      	beq.n	8007a2c <TIM_Base_SetConfig+0x40>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a3d      	ldr	r2, [pc, #244]	; (8007b04 <TIM_Base_SetConfig+0x118>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d00b      	beq.n	8007a2c <TIM_Base_SetConfig+0x40>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a3c      	ldr	r2, [pc, #240]	; (8007b08 <TIM_Base_SetConfig+0x11c>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d007      	beq.n	8007a2c <TIM_Base_SetConfig+0x40>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	4a3b      	ldr	r2, [pc, #236]	; (8007b0c <TIM_Base_SetConfig+0x120>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d003      	beq.n	8007a2c <TIM_Base_SetConfig+0x40>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	4a3a      	ldr	r2, [pc, #232]	; (8007b10 <TIM_Base_SetConfig+0x124>)
 8007a28:	4293      	cmp	r3, r2
 8007a2a:	d108      	bne.n	8007a3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	685b      	ldr	r3, [r3, #4]
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a2f      	ldr	r2, [pc, #188]	; (8007b00 <TIM_Base_SetConfig+0x114>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d01f      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a4c:	d01b      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a2c      	ldr	r2, [pc, #176]	; (8007b04 <TIM_Base_SetConfig+0x118>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d017      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	4a2b      	ldr	r2, [pc, #172]	; (8007b08 <TIM_Base_SetConfig+0x11c>)
 8007a5a:	4293      	cmp	r3, r2
 8007a5c:	d013      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a2a      	ldr	r2, [pc, #168]	; (8007b0c <TIM_Base_SetConfig+0x120>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d00f      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a29      	ldr	r2, [pc, #164]	; (8007b10 <TIM_Base_SetConfig+0x124>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d00b      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a28      	ldr	r2, [pc, #160]	; (8007b14 <TIM_Base_SetConfig+0x128>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d007      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a27      	ldr	r2, [pc, #156]	; (8007b18 <TIM_Base_SetConfig+0x12c>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d003      	beq.n	8007a86 <TIM_Base_SetConfig+0x9a>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a26      	ldr	r2, [pc, #152]	; (8007b1c <TIM_Base_SetConfig+0x130>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d108      	bne.n	8007a98 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a8c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a9e:	683b      	ldr	r3, [r7, #0]
 8007aa0:	695b      	ldr	r3, [r3, #20]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	689a      	ldr	r2, [r3, #8]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	681a      	ldr	r2, [r3, #0]
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a10      	ldr	r2, [pc, #64]	; (8007b00 <TIM_Base_SetConfig+0x114>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d00f      	beq.n	8007ae4 <TIM_Base_SetConfig+0xf8>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a12      	ldr	r2, [pc, #72]	; (8007b10 <TIM_Base_SetConfig+0x124>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d00b      	beq.n	8007ae4 <TIM_Base_SetConfig+0xf8>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	4a11      	ldr	r2, [pc, #68]	; (8007b14 <TIM_Base_SetConfig+0x128>)
 8007ad0:	4293      	cmp	r3, r2
 8007ad2:	d007      	beq.n	8007ae4 <TIM_Base_SetConfig+0xf8>
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	4a10      	ldr	r2, [pc, #64]	; (8007b18 <TIM_Base_SetConfig+0x12c>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d003      	beq.n	8007ae4 <TIM_Base_SetConfig+0xf8>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	4a0f      	ldr	r2, [pc, #60]	; (8007b1c <TIM_Base_SetConfig+0x130>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d103      	bne.n	8007aec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	691a      	ldr	r2, [r3, #16]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2201      	movs	r2, #1
 8007af0:	615a      	str	r2, [r3, #20]
}
 8007af2:	bf00      	nop
 8007af4:	3714      	adds	r7, #20
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	40010000 	.word	0x40010000
 8007b04:	40000400 	.word	0x40000400
 8007b08:	40000800 	.word	0x40000800
 8007b0c:	40000c00 	.word	0x40000c00
 8007b10:	40010400 	.word	0x40010400
 8007b14:	40014000 	.word	0x40014000
 8007b18:	40014400 	.word	0x40014400
 8007b1c:	40014800 	.word	0x40014800

08007b20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b087      	sub	sp, #28
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6a1b      	ldr	r3, [r3, #32]
 8007b2e:	f023 0201 	bic.w	r2, r3, #1
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685b      	ldr	r3, [r3, #4]
 8007b40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	699b      	ldr	r3, [r3, #24]
 8007b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007b48:	68fa      	ldr	r2, [r7, #12]
 8007b4a:	4b37      	ldr	r3, [pc, #220]	; (8007c28 <TIM_OC1_SetConfig+0x108>)
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f023 0303 	bic.w	r3, r3, #3
 8007b56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b58:	683b      	ldr	r3, [r7, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	68fa      	ldr	r2, [r7, #12]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007b62:	697b      	ldr	r3, [r7, #20]
 8007b64:	f023 0302 	bic.w	r3, r3, #2
 8007b68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	689b      	ldr	r3, [r3, #8]
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	4313      	orrs	r3, r2
 8007b72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	4a2d      	ldr	r2, [pc, #180]	; (8007c2c <TIM_OC1_SetConfig+0x10c>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d00f      	beq.n	8007b9c <TIM_OC1_SetConfig+0x7c>
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	4a2c      	ldr	r2, [pc, #176]	; (8007c30 <TIM_OC1_SetConfig+0x110>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d00b      	beq.n	8007b9c <TIM_OC1_SetConfig+0x7c>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	4a2b      	ldr	r2, [pc, #172]	; (8007c34 <TIM_OC1_SetConfig+0x114>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d007      	beq.n	8007b9c <TIM_OC1_SetConfig+0x7c>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	4a2a      	ldr	r2, [pc, #168]	; (8007c38 <TIM_OC1_SetConfig+0x118>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d003      	beq.n	8007b9c <TIM_OC1_SetConfig+0x7c>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	4a29      	ldr	r2, [pc, #164]	; (8007c3c <TIM_OC1_SetConfig+0x11c>)
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d10c      	bne.n	8007bb6 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	f023 0308 	bic.w	r3, r3, #8
 8007ba2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	697a      	ldr	r2, [r7, #20]
 8007baa:	4313      	orrs	r3, r2
 8007bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007bae:	697b      	ldr	r3, [r7, #20]
 8007bb0:	f023 0304 	bic.w	r3, r3, #4
 8007bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a1c      	ldr	r2, [pc, #112]	; (8007c2c <TIM_OC1_SetConfig+0x10c>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d00f      	beq.n	8007bde <TIM_OC1_SetConfig+0xbe>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a1b      	ldr	r2, [pc, #108]	; (8007c30 <TIM_OC1_SetConfig+0x110>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d00b      	beq.n	8007bde <TIM_OC1_SetConfig+0xbe>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a1a      	ldr	r2, [pc, #104]	; (8007c34 <TIM_OC1_SetConfig+0x114>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d007      	beq.n	8007bde <TIM_OC1_SetConfig+0xbe>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a19      	ldr	r2, [pc, #100]	; (8007c38 <TIM_OC1_SetConfig+0x118>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d003      	beq.n	8007bde <TIM_OC1_SetConfig+0xbe>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a18      	ldr	r2, [pc, #96]	; (8007c3c <TIM_OC1_SetConfig+0x11c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d111      	bne.n	8007c02 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	699b      	ldr	r3, [r3, #24]
 8007bfc:	693a      	ldr	r2, [r7, #16]
 8007bfe:	4313      	orrs	r3, r2
 8007c00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	693a      	ldr	r2, [r7, #16]
 8007c06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	68fa      	ldr	r2, [r7, #12]
 8007c0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	685a      	ldr	r2, [r3, #4]
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	697a      	ldr	r2, [r7, #20]
 8007c1a:	621a      	str	r2, [r3, #32]
}
 8007c1c:	bf00      	nop
 8007c1e:	371c      	adds	r7, #28
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr
 8007c28:	fffeff8f 	.word	0xfffeff8f
 8007c2c:	40010000 	.word	0x40010000
 8007c30:	40010400 	.word	0x40010400
 8007c34:	40014000 	.word	0x40014000
 8007c38:	40014400 	.word	0x40014400
 8007c3c:	40014800 	.word	0x40014800

08007c40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b087      	sub	sp, #28
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6a1b      	ldr	r3, [r3, #32]
 8007c4e:	f023 0210 	bic.w	r2, r3, #16
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a1b      	ldr	r3, [r3, #32]
 8007c5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	685b      	ldr	r3, [r3, #4]
 8007c60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	4b34      	ldr	r3, [pc, #208]	; (8007d3c <TIM_OC2_SetConfig+0xfc>)
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	021b      	lsls	r3, r3, #8
 8007c7e:	68fa      	ldr	r2, [r7, #12]
 8007c80:	4313      	orrs	r3, r2
 8007c82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	f023 0320 	bic.w	r3, r3, #32
 8007c8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	4313      	orrs	r3, r2
 8007c96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4a29      	ldr	r2, [pc, #164]	; (8007d40 <TIM_OC2_SetConfig+0x100>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d003      	beq.n	8007ca8 <TIM_OC2_SetConfig+0x68>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	4a28      	ldr	r2, [pc, #160]	; (8007d44 <TIM_OC2_SetConfig+0x104>)
 8007ca4:	4293      	cmp	r3, r2
 8007ca6:	d10d      	bne.n	8007cc4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	68db      	ldr	r3, [r3, #12]
 8007cb4:	011b      	lsls	r3, r3, #4
 8007cb6:	697a      	ldr	r2, [r7, #20]
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007cbc:	697b      	ldr	r3, [r7, #20]
 8007cbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	4a1e      	ldr	r2, [pc, #120]	; (8007d40 <TIM_OC2_SetConfig+0x100>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d00f      	beq.n	8007cec <TIM_OC2_SetConfig+0xac>
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	4a1d      	ldr	r2, [pc, #116]	; (8007d44 <TIM_OC2_SetConfig+0x104>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d00b      	beq.n	8007cec <TIM_OC2_SetConfig+0xac>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a1c      	ldr	r2, [pc, #112]	; (8007d48 <TIM_OC2_SetConfig+0x108>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d007      	beq.n	8007cec <TIM_OC2_SetConfig+0xac>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a1b      	ldr	r2, [pc, #108]	; (8007d4c <TIM_OC2_SetConfig+0x10c>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d003      	beq.n	8007cec <TIM_OC2_SetConfig+0xac>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	4a1a      	ldr	r2, [pc, #104]	; (8007d50 <TIM_OC2_SetConfig+0x110>)
 8007ce8:	4293      	cmp	r3, r2
 8007cea:	d113      	bne.n	8007d14 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007cf2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007cfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	695b      	ldr	r3, [r3, #20]
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	693a      	ldr	r2, [r7, #16]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d08:	683b      	ldr	r3, [r7, #0]
 8007d0a:	699b      	ldr	r3, [r3, #24]
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	68fa      	ldr	r2, [r7, #12]
 8007d1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	685a      	ldr	r2, [r3, #4]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	697a      	ldr	r2, [r7, #20]
 8007d2c:	621a      	str	r2, [r3, #32]
}
 8007d2e:	bf00      	nop
 8007d30:	371c      	adds	r7, #28
 8007d32:	46bd      	mov	sp, r7
 8007d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d38:	4770      	bx	lr
 8007d3a:	bf00      	nop
 8007d3c:	feff8fff 	.word	0xfeff8fff
 8007d40:	40010000 	.word	0x40010000
 8007d44:	40010400 	.word	0x40010400
 8007d48:	40014000 	.word	0x40014000
 8007d4c:	40014400 	.word	0x40014400
 8007d50:	40014800 	.word	0x40014800

08007d54 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b087      	sub	sp, #28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a1b      	ldr	r3, [r3, #32]
 8007d6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	69db      	ldr	r3, [r3, #28]
 8007d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	f023 0303 	bic.w	r3, r3, #3
 8007d8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4313      	orrs	r3, r2
 8007d94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	689b      	ldr	r3, [r3, #8]
 8007da2:	021b      	lsls	r3, r3, #8
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	4a27      	ldr	r2, [pc, #156]	; (8007e4c <TIM_OC3_SetConfig+0xf8>)
 8007dae:	4293      	cmp	r3, r2
 8007db0:	d003      	beq.n	8007dba <TIM_OC3_SetConfig+0x66>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a26      	ldr	r2, [pc, #152]	; (8007e50 <TIM_OC3_SetConfig+0xfc>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d10d      	bne.n	8007dd6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	68db      	ldr	r3, [r3, #12]
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007dd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a1c      	ldr	r2, [pc, #112]	; (8007e4c <TIM_OC3_SetConfig+0xf8>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d00f      	beq.n	8007dfe <TIM_OC3_SetConfig+0xaa>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a1b      	ldr	r2, [pc, #108]	; (8007e50 <TIM_OC3_SetConfig+0xfc>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d00b      	beq.n	8007dfe <TIM_OC3_SetConfig+0xaa>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	4a1a      	ldr	r2, [pc, #104]	; (8007e54 <TIM_OC3_SetConfig+0x100>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d007      	beq.n	8007dfe <TIM_OC3_SetConfig+0xaa>
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4a19      	ldr	r2, [pc, #100]	; (8007e58 <TIM_OC3_SetConfig+0x104>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d003      	beq.n	8007dfe <TIM_OC3_SetConfig+0xaa>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	4a18      	ldr	r2, [pc, #96]	; (8007e5c <TIM_OC3_SetConfig+0x108>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d113      	bne.n	8007e26 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007e0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	695b      	ldr	r3, [r3, #20]
 8007e12:	011b      	lsls	r3, r3, #4
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	699b      	ldr	r3, [r3, #24]
 8007e1e:	011b      	lsls	r3, r3, #4
 8007e20:	693a      	ldr	r2, [r7, #16]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	693a      	ldr	r2, [r7, #16]
 8007e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	697a      	ldr	r2, [r7, #20]
 8007e3e:	621a      	str	r2, [r3, #32]
}
 8007e40:	bf00      	nop
 8007e42:	371c      	adds	r7, #28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr
 8007e4c:	40010000 	.word	0x40010000
 8007e50:	40010400 	.word	0x40010400
 8007e54:	40014000 	.word	0x40014000
 8007e58:	40014400 	.word	0x40014400
 8007e5c:	40014800 	.word	0x40014800

08007e60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a1b      	ldr	r3, [r3, #32]
 8007e7a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	69db      	ldr	r3, [r3, #28]
 8007e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	021b      	lsls	r3, r3, #8
 8007e9e:	68fa      	ldr	r2, [r7, #12]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007eaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	031b      	lsls	r3, r3, #12
 8007eb2:	693a      	ldr	r2, [r7, #16]
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a18      	ldr	r2, [pc, #96]	; (8007f1c <TIM_OC4_SetConfig+0xbc>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d00f      	beq.n	8007ee0 <TIM_OC4_SetConfig+0x80>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a17      	ldr	r2, [pc, #92]	; (8007f20 <TIM_OC4_SetConfig+0xc0>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d00b      	beq.n	8007ee0 <TIM_OC4_SetConfig+0x80>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a16      	ldr	r2, [pc, #88]	; (8007f24 <TIM_OC4_SetConfig+0xc4>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d007      	beq.n	8007ee0 <TIM_OC4_SetConfig+0x80>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a15      	ldr	r2, [pc, #84]	; (8007f28 <TIM_OC4_SetConfig+0xc8>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d003      	beq.n	8007ee0 <TIM_OC4_SetConfig+0x80>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a14      	ldr	r2, [pc, #80]	; (8007f2c <TIM_OC4_SetConfig+0xcc>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d109      	bne.n	8007ef4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007ee0:	697b      	ldr	r3, [r7, #20]
 8007ee2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007ee6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	695b      	ldr	r3, [r3, #20]
 8007eec:	019b      	lsls	r3, r3, #6
 8007eee:	697a      	ldr	r2, [r7, #20]
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	697a      	ldr	r2, [r7, #20]
 8007ef8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	685a      	ldr	r2, [r3, #4]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	621a      	str	r2, [r3, #32]
}
 8007f0e:	bf00      	nop
 8007f10:	371c      	adds	r7, #28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr
 8007f1a:	bf00      	nop
 8007f1c:	40010000 	.word	0x40010000
 8007f20:	40010400 	.word	0x40010400
 8007f24:	40014000 	.word	0x40014000
 8007f28:	40014400 	.word	0x40014400
 8007f2c:	40014800 	.word	0x40014800

08007f30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b087      	sub	sp, #28
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6a1b      	ldr	r3, [r3, #32]
 8007f3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	6a1b      	ldr	r3, [r3, #32]
 8007f4a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68fa      	ldr	r2, [r7, #12]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007f70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	041b      	lsls	r3, r3, #16
 8007f78:	693a      	ldr	r2, [r7, #16]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a17      	ldr	r2, [pc, #92]	; (8007fe0 <TIM_OC5_SetConfig+0xb0>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d00f      	beq.n	8007fa6 <TIM_OC5_SetConfig+0x76>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a16      	ldr	r2, [pc, #88]	; (8007fe4 <TIM_OC5_SetConfig+0xb4>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d00b      	beq.n	8007fa6 <TIM_OC5_SetConfig+0x76>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	4a15      	ldr	r2, [pc, #84]	; (8007fe8 <TIM_OC5_SetConfig+0xb8>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d007      	beq.n	8007fa6 <TIM_OC5_SetConfig+0x76>
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	4a14      	ldr	r2, [pc, #80]	; (8007fec <TIM_OC5_SetConfig+0xbc>)
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d003      	beq.n	8007fa6 <TIM_OC5_SetConfig+0x76>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	4a13      	ldr	r2, [pc, #76]	; (8007ff0 <TIM_OC5_SetConfig+0xc0>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d109      	bne.n	8007fba <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	695b      	ldr	r3, [r3, #20]
 8007fb2:	021b      	lsls	r3, r3, #8
 8007fb4:	697a      	ldr	r2, [r7, #20]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	697a      	ldr	r2, [r7, #20]
 8007fbe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	693a      	ldr	r2, [r7, #16]
 8007fd2:	621a      	str	r2, [r3, #32]
}
 8007fd4:	bf00      	nop
 8007fd6:	371c      	adds	r7, #28
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fde:	4770      	bx	lr
 8007fe0:	40010000 	.word	0x40010000
 8007fe4:	40010400 	.word	0x40010400
 8007fe8:	40014000 	.word	0x40014000
 8007fec:	40014400 	.word	0x40014400
 8007ff0:	40014800 	.word	0x40014800

08007ff4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	b087      	sub	sp, #28
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
 8007ffc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a1b      	ldr	r3, [r3, #32]
 8008002:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6a1b      	ldr	r3, [r3, #32]
 800800e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800801a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008022:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008024:	683b      	ldr	r3, [r7, #0]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	021b      	lsls	r3, r3, #8
 800802a:	68fa      	ldr	r2, [r7, #12]
 800802c:	4313      	orrs	r3, r2
 800802e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	689b      	ldr	r3, [r3, #8]
 800803c:	051b      	lsls	r3, r3, #20
 800803e:	693a      	ldr	r2, [r7, #16]
 8008040:	4313      	orrs	r3, r2
 8008042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a18      	ldr	r2, [pc, #96]	; (80080a8 <TIM_OC6_SetConfig+0xb4>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d00f      	beq.n	800806c <TIM_OC6_SetConfig+0x78>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a17      	ldr	r2, [pc, #92]	; (80080ac <TIM_OC6_SetConfig+0xb8>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d00b      	beq.n	800806c <TIM_OC6_SetConfig+0x78>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a16      	ldr	r2, [pc, #88]	; (80080b0 <TIM_OC6_SetConfig+0xbc>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d007      	beq.n	800806c <TIM_OC6_SetConfig+0x78>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a15      	ldr	r2, [pc, #84]	; (80080b4 <TIM_OC6_SetConfig+0xc0>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d003      	beq.n	800806c <TIM_OC6_SetConfig+0x78>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a14      	ldr	r2, [pc, #80]	; (80080b8 <TIM_OC6_SetConfig+0xc4>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d109      	bne.n	8008080 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800806c:	697b      	ldr	r3, [r7, #20]
 800806e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008072:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	695b      	ldr	r3, [r3, #20]
 8008078:	029b      	lsls	r3, r3, #10
 800807a:	697a      	ldr	r2, [r7, #20]
 800807c:	4313      	orrs	r3, r2
 800807e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	697a      	ldr	r2, [r7, #20]
 8008084:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	68fa      	ldr	r2, [r7, #12]
 800808a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	685a      	ldr	r2, [r3, #4]
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	693a      	ldr	r2, [r7, #16]
 8008098:	621a      	str	r2, [r3, #32]
}
 800809a:	bf00      	nop
 800809c:	371c      	adds	r7, #28
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr
 80080a6:	bf00      	nop
 80080a8:	40010000 	.word	0x40010000
 80080ac:	40010400 	.word	0x40010400
 80080b0:	40014000 	.word	0x40014000
 80080b4:	40014400 	.word	0x40014400
 80080b8:	40014800 	.word	0x40014800

080080bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80080bc:	b480      	push	{r7}
 80080be:	b087      	sub	sp, #28
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6a1b      	ldr	r3, [r3, #32]
 80080cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6a1b      	ldr	r3, [r3, #32]
 80080d2:	f023 0201 	bic.w	r2, r3, #1
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	699b      	ldr	r3, [r3, #24]
 80080de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80080e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	011b      	lsls	r3, r3, #4
 80080ec:	693a      	ldr	r2, [r7, #16]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	f023 030a 	bic.w	r3, r3, #10
 80080f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80080fa:	697a      	ldr	r2, [r7, #20]
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	4313      	orrs	r3, r2
 8008100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	693a      	ldr	r2, [r7, #16]
 8008106:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	621a      	str	r2, [r3, #32]
}
 800810e:	bf00      	nop
 8008110:	371c      	adds	r7, #28
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr

0800811a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800811a:	b480      	push	{r7}
 800811c:	b087      	sub	sp, #28
 800811e:	af00      	add	r7, sp, #0
 8008120:	60f8      	str	r0, [r7, #12]
 8008122:	60b9      	str	r1, [r7, #8]
 8008124:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	6a1b      	ldr	r3, [r3, #32]
 800812a:	f023 0210 	bic.w	r2, r3, #16
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6a1b      	ldr	r3, [r3, #32]
 800813c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008144:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	031b      	lsls	r3, r3, #12
 800814a:	697a      	ldr	r2, [r7, #20]
 800814c:	4313      	orrs	r3, r2
 800814e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008150:	693b      	ldr	r3, [r7, #16]
 8008152:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008156:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	011b      	lsls	r3, r3, #4
 800815c:	693a      	ldr	r2, [r7, #16]
 800815e:	4313      	orrs	r3, r2
 8008160:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	693a      	ldr	r2, [r7, #16]
 800816c:	621a      	str	r2, [r3, #32]
}
 800816e:	bf00      	nop
 8008170:	371c      	adds	r7, #28
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
	...

0800817c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_ITR7: Internal Trigger 7
  *            @arg TIM_TS_ITR8: Internal Trigger 8
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800817c:	b480      	push	{r7}
 800817e:	b085      	sub	sp, #20
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	689b      	ldr	r3, [r3, #8]
 800818a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800818c:	68fa      	ldr	r2, [r7, #12]
 800818e:	4b09      	ldr	r3, [pc, #36]	; (80081b4 <TIM_ITRx_SetConfig+0x38>)
 8008190:	4013      	ands	r3, r2
 8008192:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008194:	683a      	ldr	r2, [r7, #0]
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	4313      	orrs	r3, r2
 800819a:	f043 0307 	orr.w	r3, r3, #7
 800819e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	68fa      	ldr	r2, [r7, #12]
 80081a4:	609a      	str	r2, [r3, #8]
}
 80081a6:	bf00      	nop
 80081a8:	3714      	adds	r7, #20
 80081aa:	46bd      	mov	sp, r7
 80081ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop
 80081b4:	ffcfff8f 	.word	0xffcfff8f

080081b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80081b8:	b480      	push	{r7}
 80081ba:	b087      	sub	sp, #28
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
 80081c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	689b      	ldr	r3, [r3, #8]
 80081ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081cc:	697b      	ldr	r3, [r7, #20]
 80081ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80081d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	021a      	lsls	r2, r3, #8
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	431a      	orrs	r2, r3
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	4313      	orrs	r3, r2
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	4313      	orrs	r3, r2
 80081e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	697a      	ldr	r2, [r7, #20]
 80081ea:	609a      	str	r2, [r3, #8]
}
 80081ec:	bf00      	nop
 80081ee:	371c      	adds	r7, #28
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr

080081f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081f8:	b480      	push	{r7}
 80081fa:	b087      	sub	sp, #28
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	60f8      	str	r0, [r7, #12]
 8008200:	60b9      	str	r1, [r7, #8]
 8008202:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	f003 031f 	and.w	r3, r3, #31
 800820a:	2201      	movs	r2, #1
 800820c:	fa02 f303 	lsl.w	r3, r2, r3
 8008210:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6a1a      	ldr	r2, [r3, #32]
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	43db      	mvns	r3, r3
 800821a:	401a      	ands	r2, r3
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6a1a      	ldr	r2, [r3, #32]
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	f003 031f 	and.w	r3, r3, #31
 800822a:	6879      	ldr	r1, [r7, #4]
 800822c:	fa01 f303 	lsl.w	r3, r1, r3
 8008230:	431a      	orrs	r2, r3
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	621a      	str	r2, [r3, #32]
}
 8008236:	bf00      	nop
 8008238:	371c      	adds	r7, #28
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
	...

08008244 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008254:	2b01      	cmp	r3, #1
 8008256:	d101      	bne.n	800825c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008258:	2302      	movs	r3, #2
 800825a:	e045      	b.n	80082e8 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2201      	movs	r2, #1
 8008260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2202      	movs	r2, #2
 8008268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	4a1c      	ldr	r2, [pc, #112]	; (80082f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d004      	beq.n	8008290 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a1b      	ldr	r2, [pc, #108]	; (80082f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d108      	bne.n	80082a2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008296:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	685b      	ldr	r3, [r3, #4]
 800829c:	68fa      	ldr	r2, [r7, #12]
 800829e:	4313      	orrs	r3, r2
 80082a0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082a8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	68fa      	ldr	r2, [r7, #12]
 80082b0:	4313      	orrs	r3, r2
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80082ba:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	689b      	ldr	r3, [r3, #8]
 80082c0:	68ba      	ldr	r2, [r7, #8]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2201      	movs	r2, #1
 80082da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3714      	adds	r7, #20
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr
 80082f4:	40010000 	.word	0x40010000
 80082f8:	40010400 	.word	0x40010400

080082fc <__libc_init_array>:
 80082fc:	b570      	push	{r4, r5, r6, lr}
 80082fe:	4e0d      	ldr	r6, [pc, #52]	; (8008334 <__libc_init_array+0x38>)
 8008300:	4c0d      	ldr	r4, [pc, #52]	; (8008338 <__libc_init_array+0x3c>)
 8008302:	1ba4      	subs	r4, r4, r6
 8008304:	10a4      	asrs	r4, r4, #2
 8008306:	2500      	movs	r5, #0
 8008308:	42a5      	cmp	r5, r4
 800830a:	d109      	bne.n	8008320 <__libc_init_array+0x24>
 800830c:	4e0b      	ldr	r6, [pc, #44]	; (800833c <__libc_init_array+0x40>)
 800830e:	4c0c      	ldr	r4, [pc, #48]	; (8008340 <__libc_init_array+0x44>)
 8008310:	f000 f820 	bl	8008354 <_init>
 8008314:	1ba4      	subs	r4, r4, r6
 8008316:	10a4      	asrs	r4, r4, #2
 8008318:	2500      	movs	r5, #0
 800831a:	42a5      	cmp	r5, r4
 800831c:	d105      	bne.n	800832a <__libc_init_array+0x2e>
 800831e:	bd70      	pop	{r4, r5, r6, pc}
 8008320:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008324:	4798      	blx	r3
 8008326:	3501      	adds	r5, #1
 8008328:	e7ee      	b.n	8008308 <__libc_init_array+0xc>
 800832a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800832e:	4798      	blx	r3
 8008330:	3501      	adds	r5, #1
 8008332:	e7f2      	b.n	800831a <__libc_init_array+0x1e>
 8008334:	08008384 	.word	0x08008384
 8008338:	08008384 	.word	0x08008384
 800833c:	08008384 	.word	0x08008384
 8008340:	08008388 	.word	0x08008388

08008344 <memset>:
 8008344:	4402      	add	r2, r0
 8008346:	4603      	mov	r3, r0
 8008348:	4293      	cmp	r3, r2
 800834a:	d100      	bne.n	800834e <memset+0xa>
 800834c:	4770      	bx	lr
 800834e:	f803 1b01 	strb.w	r1, [r3], #1
 8008352:	e7f9      	b.n	8008348 <memset+0x4>

08008354 <_init>:
 8008354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008356:	bf00      	nop
 8008358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800835a:	bc08      	pop	{r3}
 800835c:	469e      	mov	lr, r3
 800835e:	4770      	bx	lr

08008360 <_fini>:
 8008360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008362:	bf00      	nop
 8008364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008366:	bc08      	pop	{r3}
 8008368:	469e      	mov	lr, r3
 800836a:	4770      	bx	lr
