<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1705538346" />
    <testcase name="testbench" classname="test" file="/home/neelvora/Projects/Verilog/verilog/test.py" lineno="6" time="0.001100778579711914" sim_time_ns="8.001" ratio_time="7268.491727095516" />
  </testsuite>
</testsuites>
