<module name="FSS0_OSPI_0_OSPI0_SS_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_PID" acronym="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_PID" offset="0x0" width="32" description="The Revision Register contains the major and minor revisions for the module.">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="PID register scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business Unit: 10 = Processors" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x2164" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0x16" description="RTL revision. Will vary depending on release." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_CTRL" acronym="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_CTRL" offset="0x4" width="32" description="The Control Register contains general control bits for the ospi">
		<bitfield id="PIPELINE_MODE_FLUSH" width="1" begin="3" end="3" resetval="0x0" description="1 - Flush Cadence Flash Controller FIFO by forcin gAHB SEL low. 0 - AHB Sel to Cadence Controller is 1" range="3" rwaccess="R/W"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_STAT" acronym="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_STAT" offset="0x8" width="32" description="The Status register provide general status bits for the ospi">
		<bitfield id="MEM_INIT_DONE" width="1" begin="1" end="1" resetval="0x0" description="0:Memory Initialization is in progress, 1:Memory Intialization Done" range="1" rwaccess="R"/>
	</register>
	<register id="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_EOI" acronym="OSPI0__OSPI_CFG_VBUSP__MMR__MMRVBP__REGS_EOI" offset="0x20" width="32" description="End of Interrupt Register">
		<bitfield id="EOI" width="8" begin="7" end="0" resetval="0x0" description="Write with bit position of targetted interrupt. (E.g. Ext TS is bit 0). Upon write, level interrupt will clear and if unserviced interrupt counter > 1 will issue another pulse interrupt" range="7 - 0" rwaccess="W"/>
	</register>
</module>