VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {layout_lab_design}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {typical}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {5.000}
  {Temperature} {25.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v16.12-s051_1 ((64bit) 08/17/2016 12:18 (Linux 2.6.18-194.el5))}
  {DATE} {April 18, 2020}
END_BANNER
PATH 1
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.535}
    {-} {Setup} {0.939}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.546}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.921}
    {=} {Slack Time} {-1.375}
  END_SLK_CLC
  SLK -1.375
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.375} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.375} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.066} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.177} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.281} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.661} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.288} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.289} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.021} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.072} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.256} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.257} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.409} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.711} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.711} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.313} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.012} {0.000} {0.821} {0.355} {5.699} {4.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.315} {} {5.920} {4.545} {} {1} {(394.80, 727.50) (387.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n121} {} {0.001} {0.000} {0.315} {0.022} {5.921} {4.546} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.375} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.375} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.683} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.227} {0.000} {1.304} {5.599} {0.535} {1.910} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.494}
    {-} {Setup} {0.895}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.549}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.922}
    {=} {Slack Time} {-1.373}
  END_SLK_CLC
  SLK -1.373
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.373} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.373} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.064} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.178} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.283} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.296} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.662} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.290} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.291} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.023} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.074} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.257} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.411} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.712} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.713} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.314} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.013} {0.000} {0.821} {0.355} {5.700} {4.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.316} {} {5.922} {4.549} {} {1} {(378.00, 754.50) (370.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n137} {} {0.000} {0.000} {0.316} {0.023} {5.922} {4.549} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.373} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.373} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.682} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.186} {0.000} {1.227} {5.599} {0.494} {1.867} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.592}
    {-} {Setup} {0.988}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.554}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.923}
    {=} {Slack Time} {-1.369}
  END_SLK_CLC
  SLK -1.369
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.369} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.369} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.060} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.182} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.287} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.300} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.666} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.671} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.294} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.295} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.027} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.261} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.263} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.415} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.716} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.318} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.004} {0.000} {0.821} {0.355} {5.692} {4.323} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.323} {} {5.922} {4.553} {} {1} {(406.80, 634.50) (399.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n89} {} {0.001} {0.000} {0.323} {0.027} {5.923} {4.554} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.369} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.369} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.678} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.283} {0.000} {1.392} {5.599} {0.592} {1.961} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.658}
    {-} {Setup} {1.039}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.569}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.934}
    {=} {Slack Time} {-1.365}
  END_SLK_CLC
  SLK -1.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.365} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.365} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.057} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.186} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.291} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.670} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.297} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.030} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.081} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.269} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.426} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.427} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.738} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.739} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.333} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.006} {0.000} {0.804} {0.348} {5.704} {4.339} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.318} {} {5.933} {4.568} {} {1} {(394.80, 574.50) (387.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n90} {} {0.001} {0.000} {0.318} {0.027} {5.934} {4.569} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.365} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.365} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.674} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.349} {0.000} {1.481} {5.599} {0.658} {2.023} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.853}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.586}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.951}
    {=} {Slack Time} {-1.365}
  END_SLK_CLC
  SLK -1.365
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.365} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.365} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.057} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.186} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.291} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.304} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.670} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.674} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.298} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.298} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.030} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.055} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.273} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.275} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {3.444} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {3.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {3.704} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {3.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.330} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.031} {0.000} {0.876} {0.377} {5.726} {4.361} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.328} {} {5.951} {4.586} {} {1} {(759.60, 787.50) (752.40, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n144} {} {0.000} {0.000} {0.328} {0.021} {5.951} {4.586} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.365} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.365} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.674} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.180} {0.000} {1.156} {5.599} {0.489} {1.854} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.649}
    {-} {Setup} {1.033}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.565}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.928}
    {=} {Slack Time} {-1.363}
  END_SLK_CLC
  SLK -1.363
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.363} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.363} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.054} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.188} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.293} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.672} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.677} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.300} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.033} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.083} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.271} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.272} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.428} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.740} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.336} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.005} {0.000} {0.804} {0.348} {5.704} {4.341} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.315} {} {5.928} {4.565} {} {1} {(402.00, 607.50) (394.80, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n106} {} {0.001} {0.000} {0.315} {0.025} {5.928} {4.565} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.363} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.363} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.672} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.340} {0.000} {1.470} {5.599} {0.649} {2.012} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.633}
    {-} {Setup} {1.021}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.562}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.924}
    {=} {Slack Time} {-1.362}
  END_SLK_CLC
  SLK -1.362
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.053} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.189} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.294} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.307} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.673} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.678} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.301} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.302} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.034} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.268} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.422} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.423} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.723} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.325} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.010} {0.000} {0.821} {0.355} {5.698} {4.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.319} {} {5.923} {4.561} {} {1} {(404.40, 667.50) (397.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n105} {} {0.001} {0.000} {0.319} {0.024} {5.924} {4.562} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.362} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.362} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.671} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.324} {0.000} {1.449} {5.599} {0.633} {1.995} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.481}
    {-} {Setup} {0.854}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.578}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.936}
    {=} {Slack Time} {-1.358}
  END_SLK_CLC
  SLK -1.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.050} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.193} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.298} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.677} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.305} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.305} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.037} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.071} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.261} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.262} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.417} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {3.716} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {3.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.327} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.022} {0.000} {0.841} {0.363} {5.707} {4.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.325} {} {5.935} {4.577} {} {1} {(558.00, 787.50) (565.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n140} {} {0.001} {0.000} {0.325} {0.024} {5.936} {4.578} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.667} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.173} {0.000} {1.156} {5.599} {0.481} {1.840} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.681}
    {-} {Setup} {1.054}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.577}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.934}
    {=} {Slack Time} {-1.358}
  END_SLK_CLC
  SLK -1.358
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.049} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.194} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.299} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.678} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.682} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.305} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.306} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.038} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.278} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.278} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.463} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.464} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.763} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.343} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.011} {0.000} {0.785} {0.339} {5.711} {4.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.310} {} {5.934} {4.576} {} {1} {(390.00, 454.50) (382.80, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n91} {} {0.001} {0.000} {0.310} {0.025} {5.934} {4.577} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.358} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.358} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.666} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.372} {0.000} {1.505} {5.599} {0.681} {2.038} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.474}
    {-} {Setup} {0.855}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.568}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.924}
    {=} {Slack Time} {-1.356}
  END_SLK_CLC
  SLK -1.356
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.356} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.047} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.195} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.300} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.679} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.684} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.307} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.040} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.091} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.274} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.276} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.428} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.429} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.729} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.730} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.331} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.017} {0.000} {0.821} {0.355} {5.704} {4.348} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.315} {} {5.924} {4.568} {} {1} {(541.20, 787.50) (534.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n145} {} {0.001} {0.000} {0.315} {0.022} {5.924} {4.568} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.356} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.356} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.665} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.165} {0.000} {1.156} {5.599} {0.474} {1.830} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.854}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.581}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.936}
    {=} {Slack Time} {-1.355}
  END_SLK_CLC
  SLK -1.355
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.355} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.046} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.197} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.302} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.681} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.685} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.308} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.309} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.041} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.075} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.265} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.266} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.421} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.422} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {3.720} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {3.721} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.331} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.023} {0.000} {0.841} {0.363} {5.708} {4.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.935} {4.581} {} {1} {(558.00, 667.50) (565.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n108} {} {0.001} {0.000} {0.324} {0.024} {5.936} {4.581} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.355} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.355} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.663} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.176} {0.000} {1.156} {5.599} {0.485} {1.839} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.680}
    {-} {Setup} {1.053}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.577}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.931}
    {=} {Slack Time} {-1.354}
  END_SLK_CLC
  SLK -1.354
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.354} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.354} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.045} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.198} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.303} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.682} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.309} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.042} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.092} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.281} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.438} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.750} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.345} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.004} {0.000} {0.804} {0.348} {5.703} {4.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.317} {} {5.930} {4.576} {} {1} {(402.00, 514.50) (409.20, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n122} {} {0.001} {0.000} {0.317} {0.026} {5.931} {4.577} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.354} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.354} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.662} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.371} {0.000} {1.505} {5.599} {0.680} {2.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.682}
    {-} {Setup} {1.054}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.578}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.930}
    {=} {Slack Time} {-1.352}
  END_SLK_CLC
  SLK -1.352
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.352} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.352} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.043} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.199} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.304} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.317} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.683} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.311} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.044} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.096} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.283} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.469} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.769} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.769} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.348} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.010} {0.000} {0.785} {0.339} {5.710} {4.358} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.308} {} {5.929} {4.577} {} {1} {(399.60, 394.50) (392.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n139} {} {0.001} {0.000} {0.308} {0.023} {5.930} {4.578} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.352} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.352} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.660} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.373} {0.000} {1.505} {5.599} {0.682} {2.034} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.682}
    {-} {Setup} {1.054}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.577}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.929}
    {=} {Slack Time} {-1.351}
  END_SLK_CLC
  SLK -1.351
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.043} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.200} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.305} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.684} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.311} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.044} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.097} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.284} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.469} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.769} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.349} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.010} {0.000} {0.785} {0.339} {5.710} {4.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.307} {} {5.928} {4.576} {} {1} {(399.60, 427.50) (392.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n107} {} {0.001} {0.000} {0.307} {0.023} {5.929} {4.577} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.660} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.373} {0.000} {1.505} {5.599} {0.682} {2.033} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.484}
    {-} {Setup} {0.854}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.579}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.931}
    {=} {Slack Time} {-1.351}
  END_SLK_CLC
  SLK -1.351
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.043} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.200} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.305} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.318} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.684} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.688} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.312} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.044} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.078} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.268} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.424} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.425} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {3.723} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {3.724} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.334} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.022} {0.000} {0.841} {0.363} {5.707} {4.356} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U216} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.321} {} {5.930} {4.579} {} {1} {(558.00, 754.50) (565.20, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n124} {} {0.000} {0.000} {0.321} {0.022} {5.931} {4.579} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.660} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.175} {0.000} {1.156} {5.599} {0.484} {1.835} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.679}
    {-} {Setup} {1.054}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.575}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.926}
    {=} {Slack Time} {-1.351}
  END_SLK_CLC
  SLK -1.351
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.042} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.201} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.305} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.319} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.685} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.689} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.312} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.313} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.045} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.283} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.440} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.442} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.753} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.754} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.348} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.007} {0.000} {0.804} {0.348} {5.706} {4.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.311} {} {5.925} {4.574} {} {1} {(394.80, 547.50) (387.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n138} {} {0.001} {0.000} {0.311} {0.022} {5.926} {4.575} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.351} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.351} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.659} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.370} {0.000} {1.505} {5.599} {0.679} {2.030} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.683}
    {-} {Setup} {1.054}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.579}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.928}
    {=} {Slack Time} {-1.349}
  END_SLK_CLC
  SLK -1.349
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.349} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.040} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.202} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.307} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.686} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.691} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.314} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.047} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.099} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.286} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.287} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.472} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.772} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.351} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.008} {0.000} {0.785} {0.339} {5.708} {4.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.308} {} {5.927} {4.578} {} {1} {(426.00, 367.50) (433.20, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n123} {} {0.001} {0.000} {0.308} {0.024} {5.928} {4.579} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.349} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.349} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.657} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.375} {0.000} {1.505} {5.599} {0.683} {2.032} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.489}
    {-} {Setup} {0.854}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.585}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.929}
    {=} {Slack Time} {-1.344}
  END_SLK_CLC
  SLK -1.344
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.035} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.312} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.691} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.319} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.052} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.085} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.275} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.276} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.432} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.432} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {3.731} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {3.731} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.341} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.018} {0.000} {0.841} {0.363} {5.704} {4.360} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U165} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.322} {} {5.928} {4.584} {} {1} {(694.80, 787.50) (702.00, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n148} {} {0.001} {0.000} {0.322} {0.023} {5.929} {4.585} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.653} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.181} {0.000} {1.156} {5.599} {0.489} {1.833} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.483}
    {-} {Setup} {0.855}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.578}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.922}
    {=} {Slack Time} {-1.344}
  END_SLK_CLC
  SLK -1.344
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.035} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.207} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.312} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.691} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.696} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.319} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.320} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.052} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.286} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.288} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.440} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.742} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.742} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.343} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.016} {0.000} {0.821} {0.355} {5.703} {4.359} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.313} {} {5.921} {4.577} {} {1} {(546.00, 727.50) (538.80, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n129} {} {0.000} {0.000} {0.313} {0.021} {5.922} {4.578} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.344} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.344} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.652} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.174} {0.000} {1.156} {5.599} {0.483} {1.827} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.729}
    {-} {Setup} {1.087}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.591}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.928}
    {=} {Slack Time} {-1.337}
  END_SLK_CLC
  SLK -1.337
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.337} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.028} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.215} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.319} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.699} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.703} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.326} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.059} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.112} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.298} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.299} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.484} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.784} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.363} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.009} {0.000} {0.785} {0.339} {5.709} {4.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167} {B} {v} {Y} {^} {} {MUX2X1} {0.218} {0.000} {0.307} {} {5.927} {4.591} {} {1} {(534.00, 487.50) (526.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n147} {} {0.001} {0.000} {0.307} {0.023} {5.928} {4.591} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.337} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.337} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.645} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.420} {0.000} {1.563} {5.599} {0.729} {2.065} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.768}
    {-} {Setup} {1.110}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.607}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.935}
    {=} {Slack Time} {-1.327}
  END_SLK_CLC
  SLK -1.327
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.327} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.327} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.019} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.224} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.329} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.342} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.708} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.336} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.068} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.119} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.307} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.308} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.464} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.776} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.777} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.371} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.012} {0.000} {0.804} {0.348} {5.711} {4.383} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.314} {} {5.934} {4.606} {} {1} {(548.40, 607.50) (541.20, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n114} {} {0.001} {0.000} {0.314} {0.024} {5.935} {4.607} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.327} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.327} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.636} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.459} {0.000} {1.605} {5.599} {0.768} {2.095} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.764}
    {-} {Setup} {1.109}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.605}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.924}
    {=} {Slack Time} {-1.319}
  END_SLK_CLC
  SLK -1.319
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.319} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.319} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.011} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.232} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.337} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.350} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.716} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.720} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.344} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.344} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.076} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.127} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.315} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.316} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.472} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.784} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.785} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.379} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.009} {0.000} {0.804} {0.348} {5.707} {4.388} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136} {B} {v} {Y} {^} {} {MUX2X1} {0.216} {0.000} {0.309} {} {5.924} {4.604} {} {1} {(512.40, 547.50) (505.20, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n98} {} {0.000} {0.000} {0.309} {0.021} {5.924} {4.605} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.319} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.319} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.628} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.455} {0.000} {1.602} {5.599} {0.764} {2.083} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.770}
    {-} {Setup} {1.109}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.611}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.927}
    {=} {Slack Time} {-1.317}
  END_SLK_CLC
  SLK -1.317
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.317} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.317} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.008} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.235} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.340} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.353} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.719} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.346} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.347} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.079} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.314} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.315} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.468} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.769} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.770} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.371} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.014} {0.000} {0.821} {0.355} {5.702} {4.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.319} {} {5.926} {4.610} {} {1} {(555.60, 694.50) (548.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n113} {} {0.001} {0.000} {0.319} {0.024} {5.927} {4.611} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.317} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.317} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.625} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.462} {0.000} {1.605} {5.599} {0.770} {2.087} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][0]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.770}
    {-} {Setup} {1.109}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.611}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.925}
    {=} {Slack Time} {-1.314}
  END_SLK_CLC
  SLK -1.314
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.314} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.314} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-1.006} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.237} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.342} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.355} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.721} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.348} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.349} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.081} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.051} {0.000} {0.762} {0.559} {4.447} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80} {D} {^} {Y} {v} {} {AOI22X1} {0.184} {0.000} {0.345} {} {4.630} {3.316} {} {1} {(430.80, 670.50) (428.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n67} {} {0.001} {0.000} {0.345} {0.038} {4.632} {3.317} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82} {B} {v} {Y} {^} {} {AOI21X1} {0.153} {0.000} {0.267} {} {4.784} {3.470} {} {1} {(447.60, 670.50) (452.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n68} {} {0.001} {0.000} {0.267} {0.034} {4.785} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U83} {B} {^} {Y} {^} {} {OR2X1} {0.301} {0.000} {0.134} {} {5.085} {3.771} {} {1} {(452.40, 631.50) (447.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N24} {} {0.001} {0.000} {0.134} {0.041} {5.086} {3.772} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262} {B} {^} {Y} {v} {} {MUX2X1} {0.601} {0.000} {0.821} {} {5.687} {4.373} {} {8} {(430.80, 607.50) (423.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n186} {} {0.012} {0.000} {0.821} {0.355} {5.700} {4.385} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.318} {} {5.925} {4.610} {} {1} {(519.60, 634.50) (512.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n97} {} {0.001} {0.000} {0.318} {0.024} {5.925} {4.611} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.314} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.314} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.623} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.461} {0.000} {1.605} {5.599} {0.770} {2.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.831}
    {-} {Setup} {1.143}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.638}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.933}
    {=} {Slack Time} {-1.295}
  END_SLK_CLC
  SLK -1.295
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.295} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.295} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.986} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.256} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.361} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.740} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.745} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.368} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.369} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.101} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.134} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.325} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.325} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.481} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {3.780} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {3.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.390} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.023} {0.000} {0.841} {0.363} {5.708} {4.413} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U148} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.322} {} {5.932} {4.638} {} {1} {(555.60, 634.50) (562.80, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n92} {} {0.000} {0.000} {0.322} {0.023} {5.933} {4.638} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.295} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.295} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.603} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.523} {0.000} {1.666} {5.599} {0.831} {2.126} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.875}
    {-} {Setup} {1.166}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.659}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.931}
    {=} {Slack Time} {-1.273}
  END_SLK_CLC
  SLK -1.273
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.273} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.273} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.964} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.278} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.383} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.396} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.762} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.767} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.390} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.391} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.123} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.361} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.362} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.518} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.830} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.832} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.426} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.012} {0.000} {0.804} {0.348} {5.711} {4.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169} {B} {v} {Y} {^} {} {MUX2X1} {0.220} {0.000} {0.312} {} {5.931} {4.658} {} {1} {(594.00, 574.50) (601.20, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n146} {} {0.000} {0.000} {0.312} {0.023} {5.931} {4.659} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.273} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.273} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.581} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.566} {0.000} {1.703} {5.599} {0.875} {2.148} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.875}
    {-} {Setup} {1.166}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.659}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.925}
    {=} {Slack Time} {-1.267}
  END_SLK_CLC
  SLK -1.267
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.267} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.267} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.958} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.280} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.387} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.756} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.760} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.277} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.045} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.341} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.342} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.528} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.529} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {3.826} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {3.827} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.423} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.016} {0.000} {0.815} {0.352} {5.706} {4.439} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.313} {} {5.925} {4.658} {} {1} {(637.20, 574.50) (644.40, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n149} {} {0.000} {0.000} {0.313} {0.022} {5.925} {4.659} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.267} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.267} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.575} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.566} {0.000} {1.703} {5.599} {0.875} {2.141} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][1]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.903}
    {-} {Setup} {1.178}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.675}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.935}
    {=} {Slack Time} {-1.261}
  END_SLK_CLC
  SLK -1.261
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.261} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.261} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.952} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.291} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.396} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.409} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.775} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.779} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.402} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.403} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.135} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.050} {0.000} {0.762} {0.559} {4.446} {3.185} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U87} {D} {^} {Y} {v} {} {AOI22X1} {0.188} {0.000} {0.348} {} {4.634} {3.374} {} {1} {(421.20, 550.50) (418.80, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n73} {} {0.001} {0.000} {0.348} {0.040} {4.635} {3.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U89} {B} {v} {Y} {^} {} {AOI21X1} {0.156} {0.000} {0.271} {} {4.791} {3.531} {} {1} {(423.60, 511.50) (428.40, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n74} {} {0.001} {0.000} {0.271} {0.035} {4.792} {3.532} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90} {B} {^} {Y} {^} {} {OR2X1} {0.311} {0.000} {0.146} {} {5.103} {3.843} {} {1} {(466.80, 511.50) (462.00, 514.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N23} {} {0.001} {0.000} {0.146} {0.046} {5.105} {3.844} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258} {B} {^} {Y} {v} {} {MUX2X1} {0.594} {0.000} {0.804} {} {5.699} {4.438} {} {8} {(418.80, 487.50) (411.60, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n184} {} {0.011} {0.000} {0.804} {0.348} {5.709} {4.449} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.316} {} {5.934} {4.674} {} {1} {(577.20, 514.50) (570.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n130} {} {0.001} {0.000} {0.316} {0.025} {5.935} {4.675} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.261} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.261} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.569} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.594} {0.000} {1.725} {5.599} {0.903} {2.163} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.923}
    {-} {Setup} {1.188}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.685}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.920}
    {=} {Slack Time} {-1.235}
  END_SLK_CLC
  SLK -1.235
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.235} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.235} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.926} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.312} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.418} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.430} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.788} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.792} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.308} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.311} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.077} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.100} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.373} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.374} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.559} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {3.858} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {3.859} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.455} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.013} {0.000} {0.815} {0.352} {5.703} {4.468} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197} {B} {v} {Y} {^} {} {MUX2X1} {0.216} {0.000} {0.311} {} {5.919} {4.684} {} {1} {(589.20, 514.50) (596.40, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n133} {} {0.000} {0.000} {0.311} {0.020} {5.920} {4.685} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.235} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.235} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.544} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.614} {0.000} {1.741} {5.599} {0.923} {2.158} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.964}
    {-} {Setup} {1.204}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.710}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.936}
    {=} {Slack Time} {-1.226}
  END_SLK_CLC
  SLK -1.226
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.226} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.226} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.917} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.325} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.430} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.443} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.809} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.814} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.437} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.170} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.222} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.409} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.410} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.594} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.596} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.894} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.895} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.474} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.011} {0.000} {0.785} {0.339} {5.711} {4.485} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.312} {} {5.935} {4.709} {} {1} {(572.40, 487.50) (565.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n131} {} {0.001} {0.000} {0.312} {0.026} {5.936} {4.710} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.226} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.226} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.535} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.655} {0.000} {1.769} {5.599} {0.964} {2.190} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.964}
    {-} {Setup} {1.205}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.709}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.925}
    {=} {Slack Time} {-1.216}
  END_SLK_CLC
  SLK -1.216
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.216} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.216} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.907} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.335} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.440} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.819} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.447} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.180} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.232} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.419} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.420} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.604} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.904} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.484} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.011} {0.000} {0.785} {0.339} {5.711} {4.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134} {B} {v} {Y} {^} {} {MUX2X1} {0.214} {0.000} {0.304} {} {5.925} {4.709} {} {1} {(572.40, 427.50) (579.60, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n99} {} {0.000} {0.000} {0.304} {0.021} {5.925} {4.709} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.216} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.216} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.525} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.655} {0.000} {1.769} {5.599} {0.964} {2.180} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.992}
    {-} {Setup} {1.213}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.728}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.921}
    {=} {Slack Time} {-1.192}
  END_SLK_CLC
  SLK -1.192
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.192} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.192} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.884} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.355} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.461} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.473} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.830} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.835} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.351} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.354} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.120} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.142} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.416} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.416} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.602} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {3.900} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {3.901} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.498} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.011} {0.000} {0.815} {0.352} {5.701} {4.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.313} {} {5.920} {4.728} {} {1} {(601.20, 427.50) (608.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n141} {} {0.000} {0.000} {0.313} {0.022} {5.921} {4.728} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.192} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.192} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.501} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.683} {0.000} {1.787} {5.599} {0.992} {2.184} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.045}
    {-} {Setup} {1.231}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.763}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.935}
    {=} {Slack Time} {-1.171}
  END_SLK_CLC
  SLK -1.171
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.171} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.171} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.863} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.380} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.485} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {1.864} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {1.868} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.492} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.224} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.053} {0.000} {0.762} {0.559} {4.448} {3.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U94} {D} {^} {Y} {v} {} {AOI22X1} {0.187} {0.000} {0.347} {} {4.635} {3.464} {} {1} {(423.60, 430.50) (421.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n79} {} {0.001} {0.000} {0.347} {0.039} {4.636} {3.465} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U96} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.280} {} {4.820} {3.649} {} {1} {(416.40, 394.50) (423.60, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n80} {} {0.002} {0.000} {0.280} {0.039} {4.822} {3.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U97} {B} {^} {Y} {^} {} {OR2X1} {0.299} {0.000} {0.128} {} {5.121} {3.949} {} {1} {(474.00, 391.50) (478.80, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N22} {} {0.001} {0.000} {0.128} {0.038} {5.121} {3.950} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255} {B} {^} {Y} {v} {} {MUX2X1} {0.579} {0.000} {0.785} {} {5.700} {4.529} {} {8} {(483.60, 367.50) (490.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n181} {} {0.008} {0.000} {0.785} {0.339} {5.708} {4.537} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.313} {} {5.934} {4.762} {} {1} {(536.40, 394.50) (529.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n115} {} {0.001} {0.000} {0.313} {0.027} {5.935} {4.763} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.171} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.171} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.480} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.736} {0.000} {1.818} {5.599} {1.045} {2.216} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.047}
    {-} {Setup} {1.232}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.921}
    {=} {Slack Time} {-1.156}
  END_SLK_CLC
  SLK -1.156
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.156} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.156} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.847} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.391} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.498} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.509} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.867} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.388} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.390} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.156} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.179} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.452} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.638} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {3.937} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {3.938} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.534} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.009} {0.000} {0.815} {0.352} {5.699} {4.543} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.315} {} {5.921} {4.765} {} {1} {(594.00, 394.50) (601.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n125} {} {0.001} {0.000} {0.315} {0.023} {5.921} {4.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.156} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.156} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.464} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.739} {0.000} {1.820} {5.599} {1.047} {2.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.054}
    {-} {Setup} {1.234}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.917}
    {=} {Slack Time} {-1.148}
  END_SLK_CLC
  SLK -1.148
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.148} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.148} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.839} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.399} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.506} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.875} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.879} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.396} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.398} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.164} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.187} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.460} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.646} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.648} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {3.945} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {3.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.542} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.008} {0.000} {0.815} {0.352} {5.698} {4.550} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146} {B} {v} {Y} {^} {} {MUX2X1} {0.219} {0.000} {0.313} {} {5.917} {4.769} {} {1} {(706.80, 394.50) (699.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n93} {} {0.000} {0.000} {0.313} {0.022} {5.917} {4.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.148} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.148} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.456} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.745} {0.000} {1.823} {5.599} {1.054} {2.201} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.051}
    {-} {Setup} {1.234}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.914}
    {=} {Slack Time} {-1.147}
  END_SLK_CLC
  SLK -1.147
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.147} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.147} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.838} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.400} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.507} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.518} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.876} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.880} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.397} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.399} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.165} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.188} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.461} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.462} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.647} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.649} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {3.946} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {3.947} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.543} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.009} {0.000} {0.815} {0.352} {5.699} {4.552} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249} {B} {v} {Y} {^} {} {MUX2X1} {0.215} {0.000} {0.310} {} {5.913} {4.766} {} {1} {(649.20, 394.50) (656.40, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n109} {} {0.000} {0.000} {0.310} {0.020} {5.914} {4.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.147} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.147} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.455} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.742} {0.000} {1.821} {5.599} {1.050} {2.197} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.203}
    {-} {Setup} {1.276}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.877}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.931}
    {=} {Slack Time} {-1.054}
  END_SLK_CLC
  SLK -1.054
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.054} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.054} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.746} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.493} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.599} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.611} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.969} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.973} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.489} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.492} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.258} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.280} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.554} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.554} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.740} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.741} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {4.039} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {4.039} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.636} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.018} {0.000} {0.815} {0.352} {5.708} {4.654} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.316} {} {5.931} {4.876} {} {1} {(711.60, 547.50) (718.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n117} {} {0.001} {0.000} {0.316} {0.023} {5.931} {4.877} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.054} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.054} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.363} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.894} {0.000} {1.898} {5.599} {1.203} {2.257} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][4]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.217}
    {-} {Setup} {1.279}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.888}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.932}
    {=} {Slack Time} {-1.045}
  END_SLK_CLC
  SLK -1.045
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.736} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.502} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {^} {} {DFFSR} {1.106} {0.000} {0.741} {} {2.653} {1.609} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.012} {0.000} {0.741} {0.267} {2.665} {1.621} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224} {A} {^} {Y} {v} {} {INVX2} {0.358} {0.000} {0.396} {} {3.023} {1.978} {} {6} {(862.80, 571.50) (860.40, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n211} {} {0.004} {0.000} {0.396} {0.201} {3.027} {1.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73} {A} {v} {Y} {^} {} {NOR2X1} {0.516} {0.000} {0.750} {} {3.543} {2.499} {} {6} {(836.40, 568.50) (838.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n173} {} {0.003} {0.000} {0.750} {0.266} {3.546} {2.501} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC12_n173} {A} {^} {Y} {^} {} {BUFX2} {0.766} {0.000} {0.792} {} {4.312} {3.267} {} {11} {(834.00, 634.50) (829.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN12_n173} {} {0.023} {0.000} {0.793} {0.591} {4.335} {3.290} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108} {B} {^} {Y} {v} {} {AOI22X1} {0.273} {0.000} {0.344} {} {4.608} {3.563} {} {1} {(730.80, 430.50) (733.20, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n155} {} {0.001} {0.000} {0.344} {0.037} {4.609} {3.564} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110} {A} {v} {Y} {^} {} {AOI21X1} {0.185} {0.000} {0.282} {} {4.794} {3.749} {} {1} {(733.20, 454.50) (740.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n156} {} {0.001} {0.000} {0.282} {0.040} {4.795} {3.751} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111} {B} {^} {Y} {^} {} {OR2X1} {0.297} {0.000} {0.126} {} {5.093} {4.048} {} {1} {(735.60, 391.50) (740.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N20} {} {0.001} {0.000} {0.126} {0.037} {5.093} {4.049} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274} {B} {^} {Y} {v} {} {MUX2X1} {0.596} {0.000} {0.815} {} {5.690} {4.645} {} {8} {(742.80, 367.50) (735.60, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n195} {} {0.017} {0.000} {0.815} {0.352} {5.707} {4.663} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.317} {} {5.931} {4.887} {} {1} {(687.60, 574.50) (694.80, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n101} {} {0.001} {0.000} {0.317} {0.024} {5.932} {4.888} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.045} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.045} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.353} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.908} {0.000} {1.904} {5.599} {1.217} {2.261} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.241}
    {-} {Setup} {1.283}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.908}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.921}
    {=} {Slack Time} {-1.013}
  END_SLK_CLC
  SLK -1.013
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.704} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.539} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.644} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.023} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.027} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.650} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.383} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.417} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.607} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.763} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.764} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {4.062} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {4.063} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.673} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.008} {0.000} {0.841} {0.363} {5.693} {4.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.324} {} {5.920} {4.908} {} {1} {(723.60, 607.50) (716.40, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n100} {} {0.001} {0.000} {0.324} {0.024} {5.921} {4.908} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.013} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.013} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.321} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.932} {0.000} {1.913} {5.599} {1.241} {2.253} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.311}
    {-} {Setup} {1.285}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.976}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.979}
    {=} {Slack Time} {-1.003}
  END_SLK_CLC
  SLK -1.003
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-1.003} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-1.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.694} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.549} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.654} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.667} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.033} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.037} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.660} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.393} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.636} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {3.806} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {3.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.067} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.068} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.692} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.033} {0.000} {0.876} {0.377} {5.728} {4.725} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140} {B} {v} {Y} {^} {} {MUX2X1} {0.250} {0.000} {0.347} {} {5.978} {4.976} {} {1} {(790.80, 634.50) (783.60, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n96} {} {0.001} {0.000} {0.347} {0.033} {5.979} {4.976} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {1.003} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {1.003} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.311} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.003} {0.000} {1.934} {5.599} {1.311} {2.314} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.273}
    {-} {Setup} {1.289}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.934}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.923}
    {=} {Slack Time} {-0.989}
  END_SLK_CLC
  SLK -0.989
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.989} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.989} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.680} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.563} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.668} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.681} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.047} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.674} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.675} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.407} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.441} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.631} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.632} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.787} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.788} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {4.086} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {4.087} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.697} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.011} {0.000} {0.841} {0.363} {5.696} {4.707} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.323} {} {5.922} {4.933} {} {1} {(714.00, 634.50) (721.20, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n116} {} {0.001} {0.000} {0.323} {0.024} {5.923} {4.934} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.989} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.989} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.297} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.964} {0.000} {1.924} {5.599} {1.273} {2.261} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.063}
    {-} {Setup} {1.232}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.781}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.749}
    {=} {Slack Time} {-0.968}
  END_SLK_CLC
  SLK -0.968
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.968} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.968} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.660} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.579} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.802} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.812} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.205} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.207} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.066} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.089} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.411} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.412} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {3.601} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {3.602} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {3.914} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {3.915} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.543} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.008} {0.000} {0.870} {0.376} {5.519} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228} {B} {v} {Y} {^} {} {MUX2X1} {0.230} {0.000} {0.331} {} {5.749} {4.780} {} {1} {(980.40, 394.50) (973.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n119} {} {0.001} {0.000} {0.331} {0.024} {5.749} {4.781} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.968} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.968} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.277} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.754} {0.000} {1.827} {5.599} {1.063} {2.031} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.355}
    {-} {Setup} {1.299}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.007}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.953}
    {=} {Slack Time} {-0.946}
  END_SLK_CLC
  SLK -0.946
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.946} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.946} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.638} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.605} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.710} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.089} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.093} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.717} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.717} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.449} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.474} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.692} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.694} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {3.862} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {3.864} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.123} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.749} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.032} {0.000} {0.876} {0.377} {5.726} {4.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.329} {} {5.952} {5.006} {} {1} {(762.00, 727.50) (769.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n128} {} {0.000} {0.000} {0.329} {0.022} {5.953} {5.007} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.946} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.946} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.255} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.047} {0.000} {1.945} {5.599} {1.355} {2.302} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.062}
    {-} {Setup} {1.236}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.776}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.714}
    {=} {Slack Time} {-0.938}
  END_SLK_CLC
  SLK -0.938
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.629} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.609} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.832} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.236} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.238} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.097} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.120} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.456} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.458} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {3.640} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {3.642} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {3.944} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {3.944} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.542} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.007} {0.000} {0.807} {0.350} {5.487} {4.548} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.317} {} {5.713} {4.775} {} {1} {(771.60, 367.50) (778.80, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n126} {} {0.001} {0.000} {0.317} {0.026} {5.714} {4.776} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.938} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.938} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.247} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.753} {0.000} {1.827} {5.599} {1.062} {2.000} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][3]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.339}
    {-} {Setup} {1.298}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.991}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.927}
    {=} {Slack Time} {-0.937}
  END_SLK_CLC
  SLK -0.937
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.937} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.937} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.628} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.615} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.719} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.733} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.099} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.103} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.726} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.727} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.459} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.034} {0.000} {0.761} {0.559} {4.429} {3.493} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U101} {D} {^} {Y} {v} {} {AOI22X1} {0.190} {0.000} {0.349} {} {4.619} {3.683} {} {1} {(637.20, 670.50) (634.80, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n85} {} {0.001} {0.000} {0.349} {0.041} {4.620} {3.683} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U103} {B} {v} {Y} {^} {} {AOI21X1} {0.155} {0.000} {0.271} {} {4.776} {3.839} {} {1} {(634.80, 631.50) (639.60, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n86} {} {0.001} {0.000} {0.271} {0.035} {4.776} {3.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U104} {B} {^} {Y} {^} {} {OR2X1} {0.298} {0.000} {0.130} {} {5.075} {4.138} {} {1} {(656.40, 610.50) (651.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N21} {} {0.001} {0.000} {0.130} {0.039} {5.075} {4.139} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279} {B} {^} {Y} {v} {} {MUX2X1} {0.610} {0.000} {0.841} {} {5.685} {4.748} {} {8} {(622.80, 607.50) (615.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n197} {} {0.013} {0.000} {0.841} {0.363} {5.699} {4.762} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.325} {} {5.927} {4.990} {} {1} {(714.00, 727.50) (721.20, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n132} {} {0.001} {0.000} {0.325} {0.025} {5.927} {4.991} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.937} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.937} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.245} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.030} {0.000} {1.941} {5.599} {1.339} {2.276} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.064}
    {-} {Setup} {1.235}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.779}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.714}
    {=} {Slack Time} {-0.935}
  END_SLK_CLC
  SLK -0.935
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.935} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.935} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.626} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.612} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.835} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.845} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.239} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.241} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.100} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.123} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.459} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.461} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {3.643} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {3.645} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {3.947} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {3.948} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.545} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.006} {0.000} {0.807} {0.350} {5.486} {4.551} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144} {B} {v} {Y} {^} {} {MUX2X1} {0.227} {0.000} {0.318} {} {5.713} {4.778} {} {1} {(906.00, 394.50) (913.20, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n94} {} {0.001} {0.000} {0.318} {0.026} {5.714} {4.779} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.935} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.935} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.244} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.755} {0.000} {1.827} {5.599} {1.064} {1.999} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.134}
    {-} {Setup} {1.255}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.829}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.759}
    {=} {Slack Time} {-0.930}
  END_SLK_CLC
  SLK -0.930
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.930} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.930} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.621} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.617} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.840} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.850} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.244} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.246} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.105} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.127} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.449} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.450} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {3.639} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {3.640} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {3.953} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {3.953} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.581} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.022} {0.000} {0.870} {0.376} {5.534} {4.604} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245} {B} {v} {Y} {^} {} {MUX2X1} {0.225} {0.000} {0.327} {} {5.759} {4.829} {} {1} {(838.80, 514.50) (846.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n111} {} {0.000} {0.000} {0.327} {0.021} {5.759} {4.829} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.930} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.930} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.239} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.826} {0.000} {1.867} {5.599} {1.134} {2.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.135}
    {-} {Setup} {1.256}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.830}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.757}
    {=} {Slack Time} {-0.927}
  END_SLK_CLC
  SLK -0.927
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.927} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.927} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.619} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.620} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.843} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.853} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.246} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.248} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.107} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.130} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.451} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.453} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {3.641} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {3.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {3.955} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {3.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.584} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.022} {0.000} {0.870} {0.376} {5.533} {4.606} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142} {B} {v} {Y} {^} {} {MUX2X1} {0.223} {0.000} {0.326} {} {5.757} {4.829} {} {1} {(898.80, 514.50) (906.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n95} {} {0.000} {0.000} {0.326} {0.021} {5.757} {4.830} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.927} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.927} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.236} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.827} {0.000} {1.867} {5.599} {1.135} {2.063} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.062}
    {-} {Setup} {1.237}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.702}
    {=} {Slack Time} {-0.926}
  END_SLK_CLC
  SLK -0.926
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.926} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.926} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.618} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.621} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.844} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.854} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.247} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.249} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.108} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.132} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.468} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.470} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {3.652} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {3.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {3.955} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {3.956} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.553} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.006} {0.000} {0.807} {0.350} {5.486} {4.559} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247} {B} {v} {Y} {^} {} {MUX2X1} {0.215} {0.000} {0.309} {} {5.701} {4.775} {} {1} {(862.80, 394.50) (870.00, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n110} {} {0.000} {0.000} {0.309} {0.020} {5.702} {4.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.926} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.926} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.235} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.754} {0.000} {1.827} {5.599} {1.062} {1.989} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.156}
    {-} {Setup} {1.261}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.845}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.762}
    {=} {Slack Time} {-0.917}
  END_SLK_CLC
  SLK -0.917
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.917} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.917} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.609} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.630} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.853} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.863} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.256} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.258} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.117} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.140} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.462} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.463} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {3.652} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {3.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {3.965} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {3.966} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.594} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.024} {0.000} {0.870} {0.376} {5.535} {4.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.328} {} {5.761} {4.844} {} {1} {(750.00, 487.50) (757.20, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n143} {} {0.001} {0.000} {0.328} {0.022} {5.762} {4.845} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.917} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.917} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.226} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.848} {0.000} {1.878} {5.599} {1.156} {2.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.088}
    {-} {Setup} {1.245}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.793}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.708}
    {=} {Slack Time} {-0.915}
  END_SLK_CLC
  SLK -0.915
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.606} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.632} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.855} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.865} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.259} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.261} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.120} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.143} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.479} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.481} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {3.663} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {3.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {3.967} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {3.967} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.565} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.007} {0.000} {0.807} {0.350} {5.486} {4.571} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178} {B} {v} {Y} {^} {} {MUX2X1} {0.221} {0.000} {0.313} {} {5.708} {4.793} {} {1} {(771.60, 427.50) (764.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n142} {} {0.001} {0.000} {0.313} {0.023} {5.708} {4.793} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.915} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.915} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.224} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.779} {0.000} {1.842} {5.599} {1.088} {2.003} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.397}
    {-} {Setup} {1.302}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.045}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.954}
    {=} {Slack Time} {-0.908}
  END_SLK_CLC
  SLK -0.908
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.908} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.908} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.600} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.643} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.748} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.761} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.127} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.131} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.754} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.755} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.487} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.512} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.730} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.732} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {3.900} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {3.902} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.161} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.162} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.786} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.030} {0.000} {0.876} {0.377} {5.725} {4.816} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.331} {} {5.953} {5.045} {} {1} {(834.00, 787.50) (841.20, 790.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n152} {} {0.001} {0.000} {0.331} {0.023} {5.954} {5.045} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.908} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.908} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.217} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.089} {0.000} {1.951} {5.599} {1.397} {2.306} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.181}
    {-} {Setup} {1.266}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {4.865}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.766}
    {=} {Slack Time} {-0.901}
  END_SLK_CLC
  SLK -0.901
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.901} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.901} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.593} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.646} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {1.869} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {1.879} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.272} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.274} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.133} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.477} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.479} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {3.667} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {3.669} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {3.981} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {3.982} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.610} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.023} {0.000} {0.870} {0.376} {5.535} {4.633} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.332} {} {5.766} {4.864} {} {1} {(759.60, 547.50) (766.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n127} {} {0.001} {0.000} {0.332} {0.024} {5.766} {4.865} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.901} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.901} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.210} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.872} {0.000} {1.888} {5.599} {1.181} {2.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.468}
    {-} {Setup} {1.307}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.111}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.956}
    {=} {Slack Time} {-0.845}
  END_SLK_CLC
  SLK -0.845
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.845} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.845} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.537} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.706} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.811} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.190} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.195} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.818} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.819} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.551} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.794} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.795} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {3.964} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {3.965} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.224} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.226} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.850} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.032} {0.000} {0.876} {0.377} {5.727} {4.882} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.331} {} {5.956} {5.111} {} {1} {(843.60, 667.50) (850.80, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n112} {} {0.001} {0.000} {0.331} {0.023} {5.956} {5.111} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.845} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.845} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.154} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.159} {0.000} {1.960} {5.599} {1.468} {2.313} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.492}
    {-} {Setup} {1.308}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.134}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.945}
    {=} {Slack Time} {-0.812}
  END_SLK_CLC
  SLK -0.812
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.812} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.812} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.503} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.740} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.844} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.858} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.224} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.228} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.851} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.852} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.584} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.608} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.827} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.829} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {3.997} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {3.998} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.258} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.259} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.883} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.024} {0.000} {0.876} {0.377} {5.719} {4.907} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191} {B} {v} {Y} {^} {} {MUX2X1} {0.226} {0.000} {0.329} {} {5.945} {5.133} {} {1} {(946.80, 727.50) (939.60, 730.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n136} {} {0.000} {0.000} {0.329} {0.022} {5.945} {5.134} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.812} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.812} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.120} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.184} {0.000} {1.962} {5.599} {1.492} {2.304} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.539}
    {-} {Setup} {1.304}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.185}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.954}
    {=} {Slack Time} {-0.769}
  END_SLK_CLC
  SLK -0.769
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.769} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.769} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.461} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.782} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.887} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.266} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.893} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.894} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.626} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.869} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.871} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {4.039} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {4.041} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.300} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.301} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.925} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.016} {0.000} {0.876} {0.377} {5.711} {4.942} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263} {B} {v} {Y} {^} {} {MUX2X1} {0.242} {0.000} {0.341} {} {5.953} {5.184} {} {1} {(949.20, 634.50) (956.40, 631.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n104} {} {0.001} {0.000} {0.341} {0.029} {5.954} {5.185} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.769} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.769} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.078} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.230} {0.000} {1.963} {5.599} {1.539} {2.309} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.542}
    {-} {Setup} {1.305}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.186}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.945}
    {=} {Slack Time} {-0.759}
  END_SLK_CLC
  SLK -0.759
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.759} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.759} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.450} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.243} {0.000} {1.963} {5.599} {1.551} {0.792} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[1]} {CLK} {^} {Q} {^} {} {DFFSR} {1.105} {0.000} {0.740} {} {2.656} {1.897} {} {7} {(1030.80, 613.50) (1006.80, 601.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[1]} {} {0.013} {0.000} {0.740} {0.266} {2.669} {1.910} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133} {A} {^} {Y} {v} {} {INVX2} {0.366} {0.000} {0.402} {} {3.035} {2.276} {} {6} {(812.40, 571.50) (814.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n180} {} {0.004} {0.000} {0.402} {0.208} {3.040} {2.281} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74} {B} {v} {Y} {^} {} {NOR2X1} {0.623} {0.000} {0.802} {} {3.663} {2.904} {} {7} {(862.80, 547.50) (860.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n172} {} {0.001} {0.000} {0.802} {0.312} {3.664} {2.905} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC11_n172} {A} {^} {Y} {^} {} {BUFX2} {0.732} {0.000} {0.760} {} {4.396} {3.637} {} {10} {(836.40, 547.50) (831.60, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN11_n172} {} {0.024} {0.000} {0.761} {0.559} {4.420} {3.661} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U129} {D} {^} {Y} {v} {} {AOI22X1} {0.219} {0.000} {0.366} {} {4.639} {3.880} {} {1} {(793.20, 670.50) (795.60, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n177} {} {0.002} {0.000} {0.366} {0.052} {4.640} {3.881} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U131} {B} {v} {Y} {^} {} {AOI21X1} {0.168} {0.000} {0.284} {} {4.809} {4.050} {} {1} {(860.40, 631.50) (865.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n178} {} {0.001} {0.000} {0.284} {0.041} {4.810} {4.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U132} {A} {^} {Y} {^} {} {OR2X1} {0.259} {0.000} {0.150} {} {5.069} {4.311} {} {1} {(918.00, 628.50) (925.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N17} {} {0.001} {0.000} {0.150} {0.048} {5.071} {4.312} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265} {B} {^} {Y} {v} {} {MUX2X1} {0.624} {0.000} {0.875} {} {5.695} {4.936} {} {8} {(980.40, 607.50) (987.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n188} {} {0.010} {0.000} {0.876} {0.377} {5.705} {4.946} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226} {B} {v} {Y} {^} {} {MUX2X1} {0.239} {0.000} {0.339} {} {5.944} {5.185} {} {1} {(956.40, 607.50) (963.60, 610.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n120} {} {0.001} {0.000} {0.339} {0.027} {5.945} {5.186} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.759} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.759} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.068} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.233} {0.000} {1.963} {5.599} {1.542} {2.300} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.559}
    {-} {Setup} {1.309}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.200}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.759}
    {=} {Slack Time} {-0.559}
  END_SLK_CLC
  SLK -0.559
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.559} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.559} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.251} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.988} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.211} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.221} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.614} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.616} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.475} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.819} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.821} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {4.009} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {4.011} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {4.323} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {4.324} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.952} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.019} {0.000} {0.870} {0.376} {5.531} {4.971} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193} {B} {v} {Y} {^} {} {MUX2X1} {0.228} {0.000} {0.329} {} {5.759} {5.199} {} {1} {(994.80, 514.50) (1002.00, 511.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n135} {} {0.001} {0.000} {0.329} {0.023} {5.759} {5.200} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.559} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.559} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.868} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.250} {0.000} {1.963} {5.599} {1.559} {2.118} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.563}
    {-} {Setup} {1.309}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.205}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.762}
    {=} {Slack Time} {-0.558}
  END_SLK_CLC
  SLK -0.558
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.558} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.558} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.249} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {0.989} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.213} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.223} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.616} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.618} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.477} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.500} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.821} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.823} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {4.011} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {4.013} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {4.325} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {4.326} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.954} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.022} {0.000} {0.870} {0.376} {5.533} {4.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159} {B} {v} {Y} {^} {} {MUX2X1} {0.229} {0.000} {0.330} {} {5.762} {5.204} {} {1} {(1050.00, 547.50) (1042.80, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n151} {} {0.001} {0.000} {0.330} {0.023} {5.762} {5.205} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.558} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.558} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.866} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.255} {0.000} {1.963} {5.599} {1.563} {2.121} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.576}
    {-} {Setup} {1.308}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.218}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.756}
    {=} {Slack Time} {-0.538}
  END_SLK_CLC
  SLK -0.538
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.229} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {1.009} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.232} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.242} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.636} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.638} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.497} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.057} {3.519} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U123} {B} {^} {Y} {v} {} {AOI22X1} {0.321} {0.000} {0.412} {} {4.379} {3.841} {} {1} {(838.80, 451.50) (841.20, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n166} {} {0.001} {0.000} {0.412} {0.048} {4.380} {3.842} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U124} {B} {v} {Y} {^} {} {AOI21X1} {0.189} {0.000} {0.302} {} {4.569} {4.031} {} {1} {(915.60, 451.50) (920.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n168} {} {0.002} {0.000} {0.302} {0.048} {4.570} {4.033} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125} {B} {^} {Y} {^} {} {OR2X1} {0.312} {0.000} {0.138} {} {4.883} {4.345} {} {1} {(1011.60, 430.50) (1016.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N18} {} {0.001} {0.000} {0.138} {0.042} {4.884} {4.346} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268} {B} {^} {Y} {v} {} {MUX2X1} {0.628} {0.000} {0.870} {} {5.511} {4.974} {} {8} {(1021.20, 367.50) (1028.40, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n191} {} {0.012} {0.000} {0.870} {0.376} {5.524} {4.986} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266} {B} {v} {Y} {^} {} {MUX2X1} {0.231} {0.000} {0.332} {} {5.755} {5.217} {} {1} {(1045.20, 454.50) (1052.40, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n103} {} {0.001} {0.000} {0.332} {0.024} {5.756} {5.218} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.538} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.538} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.846} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.267} {0.000} {1.962} {5.599} {1.576} {2.113} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.562}
    {-} {Setup} {1.313}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.199}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.710}
    {=} {Slack Time} {-0.511}
  END_SLK_CLC
  SLK -0.511
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.511} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.511} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.202} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {1.036} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.259} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.269} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.663} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.665} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.524} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.547} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.883} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.885} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {4.067} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {4.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {4.371} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {4.372} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.969} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.807} {0.350} {5.487} {4.976} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195} {B} {v} {Y} {^} {} {MUX2X1} {0.222} {0.000} {0.314} {} {5.710} {5.199} {} {1} {(1018.80, 454.50) (1026.00, 451.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n134} {} {0.001} {0.000} {0.314} {0.024} {5.710} {5.199} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.511} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.511} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.819} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.254} {0.000} {1.963} {5.599} {1.562} {2.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.572}
    {-} {Setup} {1.313}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.209}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.712}
    {=} {Slack Time} {-0.503}
  END_SLK_CLC
  SLK -0.503
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.503} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.503} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.194} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {1.044} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.267} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.277} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.671} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.673} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.532} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.891} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.893} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {4.075} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {4.077} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {4.379} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {4.380} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.977} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.008} {0.000} {0.807} {0.350} {5.487} {4.984} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U161} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.315} {} {5.711} {5.208} {} {1} {(1071.60, 487.50) (1078.80, 490.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n150} {} {0.001} {0.000} {0.315} {0.024} {5.712} {5.209} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.503} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.503} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.811} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.263} {0.000} {1.962} {5.599} {1.572} {2.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.578}
    {-} {Setup} {1.312}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.215}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.711}
    {=} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.496} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.496} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.187} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {1.051} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.274} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.678} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.539} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.898} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {4.082} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {4.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {4.386} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {4.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.984} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.006} {0.000} {0.807} {0.350} {5.486} {4.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.316} {} {5.710} {5.214} {} {1} {(1028.40, 394.50) (1035.60, 391.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n118} {} {0.001} {0.000} {0.316} {0.025} {5.711} {5.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.496} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.496} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.804} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.269} {0.000} {1.962} {5.599} {1.578} {2.074} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][5]} {D} {DFFPOSX1} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.578}
    {-} {Setup} {1.313}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.215}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.711}
    {=} {Slack Time} {-0.496}
  END_SLK_CLC
  SLK -0.496
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.496} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.496} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.187} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {1.051} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK} {^} {Q} {v} {} {DFFSR} {1.223} {0.000} {0.792} {} {2.770} {2.274} {} {7} {(1038.00, 628.50) (1014.00, 640.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/waddr[2]} {} {0.010} {0.000} {0.792} {0.267} {2.780} {2.284} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U76} {B} {v} {Y} {^} {} {NOR2X1} {0.394} {0.000} {0.451} {} {3.174} {2.678} {} {3} {(978.00, 574.50) (975.60, 571.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n175} {} {0.002} {0.000} {0.451} {0.119} {3.176} {2.680} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC14_n175} {A} {^} {Y} {^} {} {BUFX2} {0.859} {0.000} {0.996} {} {4.035} {3.539} {} {14} {(901.20, 547.50) (896.40, 550.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN14_n175} {} {0.023} {0.000} {0.997} {0.750} {4.058} {3.562} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U116} {B} {^} {Y} {v} {} {AOI22X1} {0.336} {0.000} {0.424} {} {4.394} {3.898} {} {1} {(838.80, 391.50) (841.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n160} {} {0.002} {0.000} {0.424} {0.055} {4.396} {3.900} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U117} {B} {v} {Y} {^} {} {AOI21X1} {0.182} {0.000} {0.293} {} {4.578} {4.082} {} {1} {(922.80, 430.50) (927.60, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n162} {} {0.001} {0.000} {0.293} {0.045} {4.580} {4.084} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U118} {B} {^} {Y} {^} {} {OR2X1} {0.302} {0.000} {0.128} {} {4.882} {4.386} {} {1} {(987.60, 391.50) (992.40, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/N19} {} {0.001} {0.000} {0.128} {0.038} {4.883} {4.387} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271} {B} {^} {Y} {v} {} {MUX2X1} {0.597} {0.000} {0.807} {} {5.480} {4.984} {} {8} {(997.20, 367.50) (990.00, 370.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n193} {} {0.007} {0.000} {0.807} {0.350} {5.486} {4.990} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269} {B} {v} {Y} {^} {} {MUX2X1} {0.224} {0.000} {0.315} {} {5.710} {5.214} {} {1} {(1033.20, 427.50) (1040.40, 430.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n102} {} {0.001} {0.000} {0.315} {0.024} {5.711} {5.215} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.496} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.496} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.804} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.269} {0.000} {1.962} {5.599} {1.578} {2.073} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.483}
    {-} {Setup} {0.496}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.937}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.230}
    {=} {Slack Time} {-0.294}
  END_SLK_CLC
  SLK -0.294
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.294} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.294} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.015} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {1.961} {5.599} {1.483} {1.190} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.800} {} {2.624} {2.331} {} {2} {(1119.60, 688.50) (1143.60, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.005} {0.000} {0.800} {0.288} {2.630} {2.336} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.306} {0.000} {0.265} {} {2.936} {2.643} {} {1} {(1143.60, 673.50) (1141.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.000} {0.000} {0.265} {0.018} {2.936} {2.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.848} {0.000} {0.933} {} {3.784} {3.490} {} {11} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.013} {0.000} {0.934} {0.700} {3.797} {3.504} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.385} {0.000} {0.274} {} {4.183} {3.889} {} {1} {(1138.80, 541.50) (1136.40, 544.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.274} {0.037} {4.183} {3.890} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.161} {} {4.337} {4.044} {} {2} {(1136.40, 571.50) (1138.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.161} {0.083} {4.339} {4.045} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.183} {0.000} {0.219} {} {4.522} {4.228} {} {1} {(1148.40, 604.50) (1146.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.219} {0.058} {4.523} {4.230} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.539} {0.000} {0.713} {} {5.062} {4.768} {} {5} {(1143.60, 631.50) (1134.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.012} {0.000} {0.714} {0.260} {5.074} {4.780} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.391} {0.000} {0.274} {} {5.465} {5.172} {} {2} {(1081.20, 670.50) (1088.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.274} {0.097} {5.467} {5.173} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {v} {} {XOR2X1} {0.353} {0.000} {0.310} {} {5.820} {5.526} {} {2} {(1093.20, 691.50) (1086.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.004} {0.000} {0.310} {0.115} {5.824} {5.530} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U20} {B} {v} {Y} {^} {} {XOR2X1} {0.209} {0.000} {0.142} {} {6.033} {5.740} {} {1} {(1090.80, 790.50) (1083.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n18} {} {0.001} {0.000} {0.142} {0.029} {6.034} {5.740} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U19} {B} {^} {Y} {v} {} {NAND2X1} {0.093} {0.000} {0.109} {} {6.127} {5.833} {} {1} {(1088.40, 757.50) (1086.00, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/n16} {} {0.001} {0.000} {0.109} {0.032} {6.127} {5.834} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U18} {B} {v} {Y} {^} {} {NOR2X1} {0.102} {0.000} {0.114} {} {6.229} {5.936} {} {1} {(1105.20, 754.50) (1102.80, 751.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/N5} {} {0.001} {0.000} {0.114} {0.029} {6.230} {5.937} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.294} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.294} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.602} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {1.961} {5.599} {1.483} {1.777} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.417}
    {-} {Setup} {0.096}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.271}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.221}
    {=} {Slack Time} {0.050}
  END_SLK_CLC
  SLK 0.050
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.050} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.050} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.358} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.550} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.433} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.436} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.593} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.593} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {2.996} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {2.997} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.910} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.062} {0.000} {0.990} {0.739} {3.923} {3.972} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {D} {v} {Y} {^} {} {AOI22X1} {0.296} {0.000} {0.379} {} {4.219} {4.269} {} {1} {(476.40, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n21} {} {0.001} {0.000} {0.379} {0.041} {4.220} {4.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U30} {B} {^} {Y} {v} {} {AOI21X1} {0.177} {0.000} {0.239} {} {4.397} {4.447} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n26} {} {0.000} {0.000} {0.239} {0.032} {4.397} {4.447} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34} {A} {v} {Y} {v} {} {OR2X1} {0.328} {0.000} {0.260} {} {4.725} {4.775} {} {1} {(442.80, 493.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[2]} {} {0.004} {0.000} {0.260} {0.084} {4.730} {4.779} {} {} {} 
    INST {I0/LD/U8} {A} {v} {Y} {v} {} {AND2X1} {0.265} {0.000} {0.153} {} {4.995} {5.044} {} {2} {(402.00, 811.50) (409.20, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[2]} {} {0.001} {0.000} {0.153} {0.043} {4.995} {5.045} {} {} {} 
    INST {I0/LD/T_SR_0/U16} {A} {v} {Y} {^} {} {INVX1} {0.127} {0.000} {0.125} {} {5.122} {5.172} {} {1} {(418.80, 868.50) (421.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n14} {} {0.000} {0.000} {0.125} {0.036} {5.122} {5.172} {} {} {} 
    INST {I0/LD/T_SR_0/U14} {B} {^} {Y} {v} {} {OAI21X1} {0.098} {0.000} {0.336} {} {5.220} {5.270} {} {1} {(406.80, 874.50) (402.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n35} {} {0.001} {0.000} {0.336} {0.029} {5.221} {5.271} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.050} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.050} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.259} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.109} {0.000} {1.072} {5.599} {0.417} {0.368} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.412}
    {-} {Setup} {0.095}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.267}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.207}
    {=} {Slack Time} {0.059}
  END_SLK_CLC
  SLK 0.059
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.059} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.059} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.368} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.559} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.443} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.445} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.602} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.603} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.005} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.920} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.050} {0.000} {0.991} {0.739} {3.910} {3.970} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.339} {0.000} {0.410} {} {4.249} {4.308} {} {1} {(546.00, 550.50) (543.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n15} {} {0.002} {0.000} {0.410} {0.058} {4.251} {4.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {B} {^} {Y} {v} {} {AOI21X1} {0.194} {0.000} {0.255} {} {4.445} {4.504} {} {1} {(481.20, 631.50) (476.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n20} {} {0.001} {0.000} {0.255} {0.039} {4.446} {4.506} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {v} {} {OR2X1} {0.260} {0.000} {0.176} {} {4.706} {4.766} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[1]} {} {0.002} {0.000} {0.176} {0.054} {4.708} {4.768} {} {} {} 
    INST {I0/LD/U9} {A} {v} {Y} {v} {} {AND2X1} {0.253} {0.000} {0.166} {} {4.961} {5.021} {} {2} {(399.60, 811.50) (392.40, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[1]} {} {0.001} {0.000} {0.166} {0.048} {4.962} {5.022} {} {} {} 
    INST {I0/LD/T_SR_0/U13} {A} {v} {Y} {^} {} {INVX1} {0.152} {0.000} {0.152} {} {5.115} {5.174} {} {1} {(378.00, 868.50) (380.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n10} {} {0.002} {0.000} {0.152} {0.048} {5.116} {5.176} {} {} {} 
    INST {I0/LD/T_SR_0/U11} {B} {^} {Y} {v} {} {OAI21X1} {0.090} {0.000} {0.329} {} {5.207} {5.266} {} {1} {(411.60, 934.50) (416.40, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n36} {} {0.001} {0.000} {0.329} {0.024} {5.207} {5.267} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.059} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.059} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.249} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.103} {0.000} {1.060} {5.599} {0.412} {0.353} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[1]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[1]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.442}
    {-} {Setup} {0.098}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.294}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.198}
    {=} {Slack Time} {0.096}
  END_SLK_CLC
  SLK 0.096
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.096} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.096} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.404} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.596} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.479} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.482} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.639} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.639} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.042} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.043} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.956} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.050} {0.000} {0.991} {0.739} {3.910} {4.006} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U22} {D} {v} {Y} {^} {} {AOI22X1} {0.339} {0.000} {0.410} {} {4.249} {4.345} {} {1} {(546.00, 550.50) (543.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n15} {} {0.002} {0.000} {0.410} {0.058} {4.251} {4.347} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U23} {B} {^} {Y} {v} {} {AOI21X1} {0.194} {0.000} {0.255} {} {4.445} {4.541} {} {1} {(481.20, 631.50) (476.40, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n20} {} {0.001} {0.000} {0.255} {0.039} {4.446} {4.542} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U27} {A} {v} {Y} {v} {} {OR2X1} {0.260} {0.000} {0.176} {} {4.706} {4.802} {} {1} {(428.40, 628.50) (421.20, 634.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[1]} {} {0.002} {0.000} {0.176} {0.054} {4.708} {4.804} {} {} {} 
    INST {I0/LD/U9} {A} {v} {Y} {v} {} {AND2X1} {0.253} {0.000} {0.166} {} {4.961} {5.057} {} {2} {(399.60, 811.50) (392.40, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[1]} {} {0.001} {0.000} {0.166} {0.048} {4.962} {5.058} {} {} {} 
    INST {I0/LD/T_SR_1/U13} {A} {v} {Y} {^} {} {INVX1} {0.133} {0.000} {0.131} {} {5.095} {5.191} {} {1} {(411.60, 853.50) (414.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n10} {} {0.000} {0.000} {0.131} {0.038} {5.095} {5.191} {} {} {} 
    INST {I0/LD/T_SR_1/U11} {B} {^} {Y} {v} {} {OAI21X1} {0.102} {0.000} {0.355} {} {5.197} {5.293} {} {1} {(435.60, 847.50) (440.40, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n28} {} {0.001} {0.000} {0.355} {0.031} {5.198} {5.294} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.096} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.096} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.213} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.133} {0.000} {1.121} {5.599} {0.442} {0.346} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[5]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.086}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.350}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.246}
    {=} {Slack Time} {0.104}
  END_SLK_CLC
  SLK 0.104
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.104} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.104} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.412} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.604} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.487} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.490} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.647} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.647} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.050} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.051} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.964} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.062} {0.000} {0.990} {0.739} {3.923} {4.026} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U53} {D} {v} {Y} {^} {} {AOI22X1} {0.300} {0.000} {0.382} {} {4.222} {4.326} {} {1} {(807.60, 391.50) (805.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n41} {} {0.001} {0.000} {0.382} {0.042} {4.224} {4.327} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.263} {} {4.422} {4.526} {} {1} {(817.20, 430.50) (812.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n43} {} {0.002} {0.000} {0.263} {0.044} {4.424} {4.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U55} {B} {v} {Y} {v} {} {OR2X1} {0.333} {0.000} {0.268} {} {4.757} {4.861} {} {1} {(819.60, 511.50) (814.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[5]} {} {0.004} {0.000} {0.268} {0.087} {4.760} {4.864} {} {} {} 
    INST {I0/LD/U5} {A} {v} {Y} {v} {} {AND2X1} {0.261} {0.000} {0.147} {} {5.022} {5.126} {} {2} {(728.40, 811.50) (721.20, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[5]} {} {0.001} {0.000} {0.147} {0.040} {5.022} {5.126} {} {} {} 
    INST {I0/LD/T_SR_0/U25} {A} {v} {Y} {^} {} {INVX1} {0.130} {0.000} {0.130} {} {5.153} {5.257} {} {1} {(723.60, 853.50) (726.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n20} {} {0.001} {0.000} {0.130} {0.039} {5.154} {5.257} {} {} {} 
    INST {I0/LD/T_SR_0/U23} {B} {^} {Y} {v} {} {OAI21X1} {0.091} {0.000} {0.330} {} {5.245} {5.349} {} {1} {(714.00, 874.50) (709.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n32} {} {0.001} {0.000} {0.330} {0.025} {5.246} {5.350} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.104} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.104} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.205} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.177} {0.000} {1.156} {5.599} {0.485} {0.382} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[2]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[2]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.467}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.327}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.218}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.418} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.609} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.493} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.652} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.055} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.970} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.062} {0.000} {0.990} {0.739} {3.923} {4.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U29} {D} {v} {Y} {^} {} {AOI22X1} {0.296} {0.000} {0.379} {} {4.219} {4.328} {} {1} {(476.40, 451.50) (478.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n21} {} {0.001} {0.000} {0.379} {0.041} {4.220} {4.329} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U30} {B} {^} {Y} {v} {} {AOI21X1} {0.177} {0.000} {0.239} {} {4.397} {4.506} {} {1} {(466.80, 490.50) (462.00, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n26} {} {0.000} {0.000} {0.239} {0.032} {4.397} {4.506} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U34} {A} {v} {Y} {v} {} {OR2X1} {0.328} {0.000} {0.260} {} {4.725} {4.835} {} {1} {(442.80, 493.50) (435.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[2]} {} {0.004} {0.000} {0.260} {0.084} {4.730} {4.839} {} {} {} 
    INST {I0/LD/U8} {A} {v} {Y} {v} {} {AND2X1} {0.265} {0.000} {0.153} {} {4.995} {5.104} {} {2} {(402.00, 811.50) (409.20, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[2]} {} {0.001} {0.000} {0.153} {0.043} {4.995} {5.105} {} {} {} 
    INST {I0/LD/T_SR_1/U16} {A} {v} {Y} {^} {} {INVX1} {0.132} {0.000} {0.131} {} {5.127} {5.237} {} {1} {(414.00, 808.50) (416.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n14} {} {0.001} {0.000} {0.131} {0.039} {5.129} {5.238} {} {} {} 
    INST {I0/LD/T_SR_1/U14} {B} {^} {Y} {v} {} {OAI21X1} {0.088} {0.000} {0.344} {} {5.217} {5.326} {} {1} {(435.60, 814.50) (440.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n36} {} {0.001} {0.000} {0.344} {0.023} {5.218} {5.327} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.199} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.159} {0.000} {1.156} {5.599} {0.467} {0.358} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[5]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[5]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.090}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.346}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.237}
    {=} {Slack Time} {0.109}
  END_SLK_CLC
  SLK 0.109
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.418} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.609} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.493} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.495} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.652} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.653} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.055} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.056} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.970} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.062} {0.000} {0.990} {0.739} {3.923} {4.032} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U53} {D} {v} {Y} {^} {} {AOI22X1} {0.300} {0.000} {0.382} {} {4.222} {4.332} {} {1} {(807.60, 391.50) (805.20, 394.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n41} {} {0.001} {0.000} {0.382} {0.042} {4.224} {4.333} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U54} {B} {^} {Y} {v} {} {AOI21X1} {0.199} {0.000} {0.263} {} {4.422} {4.532} {} {1} {(817.20, 430.50) (812.40, 427.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n43} {} {0.002} {0.000} {0.263} {0.044} {4.424} {4.533} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U55} {B} {v} {Y} {v} {} {OR2X1} {0.333} {0.000} {0.268} {} {4.757} {4.866} {} {1} {(819.60, 511.50) (814.80, 514.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[5]} {} {0.004} {0.000} {0.268} {0.087} {4.760} {4.870} {} {} {} 
    INST {I0/LD/U5} {A} {v} {Y} {v} {} {AND2X1} {0.261} {0.000} {0.147} {} {5.022} {5.131} {} {2} {(728.40, 811.50) (721.20, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[5]} {} {0.001} {0.000} {0.147} {0.040} {5.022} {5.132} {} {} {} 
    INST {I0/LD/T_SR_1/U25} {A} {v} {Y} {^} {} {INVX1} {0.126} {0.000} {0.125} {} {5.148} {5.258} {} {1} {(718.80, 808.50) (716.40, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n20} {} {0.000} {0.000} {0.125} {0.037} {5.149} {5.258} {} {} {} 
    INST {I0/LD/T_SR_1/U23} {B} {^} {Y} {v} {} {OAI21X1} {0.088} {0.000} {0.343} {} {5.236} {5.346} {} {1} {(699.60, 814.50) (694.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n39} {} {0.001} {0.000} {0.343} {0.023} {5.237} {5.346} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.109} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.109} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.199} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.178} {0.000} {1.156} {5.599} {0.486} {0.377} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[6]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[6]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.486}
    {-} {Setup} {0.088}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.348}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.234}
    {=} {Slack Time} {0.114}
  END_SLK_CLC
  SLK 0.114
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.114} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.114} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.422} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.613} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.497} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.499} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.656} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.657} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.060} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.061} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {3.974} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.062} {0.000} {0.990} {0.739} {3.922} {4.036} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U60} {D} {v} {Y} {^} {} {AOI22X1} {0.297} {0.000} {0.380} {} {4.220} {4.333} {} {1} {(805.20, 451.50) (802.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n47} {} {0.001} {0.000} {0.380} {0.041} {4.221} {4.334} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U61} {B} {^} {Y} {v} {} {AOI21X1} {0.205} {0.000} {0.272} {} {4.426} {4.540} {} {1} {(812.40, 490.50) (807.60, 487.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n49} {} {0.001} {0.000} {0.272} {0.048} {4.428} {4.541} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U62} {B} {v} {Y} {v} {} {OR2X1} {0.266} {0.000} {0.184} {} {4.694} {4.808} {} {1} {(812.40, 610.50) (807.60, 607.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[6]} {} {0.002} {0.000} {0.184} {0.057} {4.696} {4.809} {} {} {} 
    INST {I0/LD/U4} {A} {v} {Y} {v} {} {AND2X1} {0.278} {0.000} {0.193} {} {4.973} {5.087} {} {2} {(783.60, 790.50) (776.40, 781.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[6]} {} {0.002} {0.000} {0.193} {0.058} {4.975} {5.089} {} {} {} 
    INST {I0/LD/T_SR_0/U28} {A} {v} {Y} {^} {} {INVX1} {0.156} {0.000} {0.153} {} {5.131} {5.245} {} {1} {(735.60, 868.50) (733.20, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n22} {} {0.001} {0.000} {0.153} {0.046} {5.133} {5.246} {} {} {} 
    INST {I0/LD/T_SR_0/U26} {B} {^} {Y} {v} {} {OAI21X1} {0.100} {0.000} {0.337} {} {5.233} {5.347} {} {1} {(726.00, 934.50) (730.80, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n31} {} {0.001} {0.000} {0.337} {0.030} {5.234} {5.348} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.114} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.114} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.195} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.177} {0.000} {1.156} {5.599} {0.486} {0.372} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[4]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.094}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.341}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.198}
    {=} {Slack Time} {0.143}
  END_SLK_CLC
  SLK 0.143
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.143} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.143} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.451} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.642} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.526} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.528} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.685} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.686} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.089} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.090} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {4.003} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.059} {0.000} {0.991} {0.739} {3.920} {4.063} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U46} {D} {v} {Y} {^} {} {AOI22X1} {0.303} {0.000} {0.384} {} {4.223} {4.366} {} {1} {(634.80, 451.50) (632.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n35} {} {0.001} {0.000} {0.384} {0.044} {4.224} {4.367} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {B} {^} {Y} {v} {} {AOI21X1} {0.200} {0.000} {0.264} {} {4.424} {4.567} {} {1} {(675.60, 451.50) (670.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n37} {} {0.001} {0.000} {0.264} {0.045} {4.426} {4.568} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U48} {B} {v} {Y} {v} {} {OR2X1} {0.283} {0.000} {0.203} {} {4.709} {4.851} {} {1} {(668.40, 550.50) (663.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[4]} {} {0.002} {0.000} {0.203} {0.064} {4.711} {4.853} {} {} {} 
    INST {I0/LD/U6} {A} {v} {Y} {v} {} {AND2X1} {0.254} {0.000} {0.158} {} {4.964} {5.107} {} {2} {(654.00, 790.50) (646.80, 781.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[4]} {} {0.001} {0.000} {0.158} {0.045} {4.965} {5.107} {} {} {} 
    INST {I0/LD/T_SR_1/U22} {A} {v} {Y} {^} {} {INVX1} {0.131} {0.000} {0.130} {} {5.096} {5.239} {} {1} {(649.20, 808.50) (651.60, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n18} {} {0.000} {0.000} {0.130} {0.038} {5.096} {5.239} {} {} {} 
    INST {I0/LD/T_SR_1/U20} {B} {^} {Y} {v} {} {OAI21X1} {0.101} {0.000} {0.354} {} {5.197} {5.340} {} {1} {(627.60, 814.50) (622.80, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n38} {} {0.001} {0.000} {0.354} {0.031} {5.198} {5.341} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.143} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.143} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.166} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.176} {0.000} {1.156} {5.599} {0.485} {0.342} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[4]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[4]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.485}
    {-} {Setup} {0.086}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.349}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.200}
    {=} {Slack Time} {0.149}
  END_SLK_CLC
  SLK 0.149
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.149} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.149} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.458} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.649} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.533} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.535} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.692} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.692} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.095} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.096} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {4.010} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.059} {0.000} {0.991} {0.739} {3.920} {4.069} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U46} {D} {v} {Y} {^} {} {AOI22X1} {0.303} {0.000} {0.384} {} {4.223} {4.372} {} {1} {(634.80, 451.50) (632.40, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n35} {} {0.001} {0.000} {0.384} {0.044} {4.224} {4.373} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U47} {B} {^} {Y} {v} {} {AOI21X1} {0.200} {0.000} {0.264} {} {4.424} {4.573} {} {1} {(675.60, 451.50) (670.80, 454.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n37} {} {0.001} {0.000} {0.264} {0.045} {4.426} {4.575} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U48} {B} {v} {Y} {v} {} {OR2X1} {0.283} {0.000} {0.203} {} {4.709} {4.858} {} {1} {(668.40, 550.50) (663.60, 547.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[4]} {} {0.002} {0.000} {0.203} {0.064} {4.711} {4.859} {} {} {} 
    INST {I0/LD/U6} {A} {v} {Y} {v} {} {AND2X1} {0.254} {0.000} {0.158} {} {4.964} {5.113} {} {2} {(654.00, 790.50) (646.80, 781.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[4]} {} {0.001} {0.000} {0.158} {0.045} {4.965} {5.114} {} {} {} 
    INST {I0/LD/T_SR_0/U22} {A} {v} {Y} {^} {} {INVX1} {0.141} {0.000} {0.140} {} {5.105} {5.254} {} {1} {(649.20, 853.50) (651.60, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n18} {} {0.001} {0.000} {0.140} {0.043} {5.106} {5.255} {} {} {} 
    INST {I0/LD/T_SR_0/U20} {B} {^} {Y} {v} {} {OAI21X1} {0.093} {0.000} {0.331} {} {5.199} {5.348} {} {1} {(651.60, 907.50) (646.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n33} {} {0.001} {0.000} {0.331} {0.026} {5.200} {5.349} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.149} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.149} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.160} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.176} {0.000} {1.156} {5.599} {0.485} {0.336} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.392}
    {-} {Setup} {0.102}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.240}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.062}
    {=} {Slack Time} {0.178}
  END_SLK_CLC
  SLK 0.178
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.178} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.487} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.678} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.562} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.564} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.721} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.722} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.124} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.125} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {4.039} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.034} {0.000} {0.990} {0.739} {3.895} {4.073} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15} {D} {v} {Y} {^} {} {AOI22X1} {0.296} {0.000} {0.379} {} {4.191} {4.369} {} {1} {(493.20, 751.50) (490.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n9} {} {0.001} {0.000} {0.379} {0.041} {4.192} {4.370} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {B} {^} {Y} {v} {} {AOI21X1} {0.185} {0.000} {0.249} {} {4.377} {4.555} {} {1} {(476.40, 790.50) (471.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.000} {0.000} {0.249} {0.036} {4.377} {4.555} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20} {A} {v} {Y} {v} {} {OR2X1} {0.192} {0.000} {0.105} {} {4.569} {4.747} {} {1} {(428.40, 793.50) (421.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[0]} {} {0.001} {0.000} {0.105} {0.025} {4.569} {4.747} {} {} {} 
    INST {I0/LD/U10} {A} {v} {Y} {v} {} {AND2X1} {0.243} {0.000} {0.178} {} {4.812} {4.990} {} {2} {(421.20, 811.50) (428.40, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[0]} {} {0.001} {0.000} {0.178} {0.052} {4.813} {4.991} {} {} {} 
    INST {I0/LD/T_SR_0/U36} {A} {v} {Y} {^} {} {INVX1} {0.152} {0.000} {0.150} {} {4.965} {5.143} {} {1} {(435.60, 868.50) (438.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n26} {} {0.001} {0.000} {0.150} {0.046} {4.966} {5.144} {} {} {} 
    INST {I0/LD/T_SR_0/U32} {B} {^} {Y} {v} {} {OAI21X1} {0.095} {0.000} {0.333} {} {5.062} {5.240} {} {1} {(438.00, 934.50) (433.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n29} {} {0.001} {0.000} {0.333} {0.027} {5.062} {5.240} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.178} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.178} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.130} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.083} {0.000} {1.012} {5.599} {0.392} {0.214} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_0/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_0/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.394}
    {-} {Setup} {0.100}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.244}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.054}
    {=} {Slack Time} {0.191}
  END_SLK_CLC
  SLK 0.191
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.191} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.191} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.499} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.690} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.574} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.576} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.733} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.734} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.137} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.138} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {4.051} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.028} {0.000} {0.990} {0.739} {3.888} {4.079} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.296} {0.000} {0.379} {} {4.185} {4.376} {} {1} {(670.80, 751.50) (668.40, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n27} {} {0.001} {0.000} {0.379} {0.041} {4.186} {4.377} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {B} {^} {Y} {v} {} {AOI21X1} {0.190} {0.000} {0.257} {} {4.377} {4.567} {} {1} {(678.00, 790.50) (673.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n32} {} {0.001} {0.000} {0.257} {0.040} {4.378} {4.569} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {v} {} {OR2X1} {0.206} {0.000} {0.118} {} {4.584} {4.775} {} {1} {(620.40, 793.50) (613.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[3]} {} {0.001} {0.000} {0.118} {0.031} {4.585} {4.776} {} {} {} 
    INST {I0/LD/U7} {A} {v} {Y} {v} {} {AND2X1} {0.244} {0.000} {0.175} {} {4.829} {5.020} {} {2} {(577.20, 790.50) (570.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[3]} {} {0.001} {0.000} {0.175} {0.051} {4.830} {5.020} {} {} {} 
    INST {I0/LD/T_SR_0/U19} {A} {v} {Y} {^} {} {INVX1} {0.135} {0.000} {0.132} {} {4.965} {5.156} {} {1} {(562.80, 868.50) (560.40, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n16} {} {0.000} {0.000} {0.132} {0.038} {4.965} {5.156} {} {} {} 
    INST {I0/LD/T_SR_0/U17} {B} {^} {Y} {v} {} {OAI21X1} {0.088} {0.000} {0.327} {} {5.053} {5.244} {} {1} {(538.80, 874.50) (534.00, 871.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_0/n34} {} {0.001} {0.000} {0.327} {0.023} {5.054} {5.244} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.191} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.191} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.118} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.085} {0.000} {1.012} {5.599} {0.394} {0.203} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[0]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[0]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.394}
    {-} {Setup} {0.105}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.238}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.038}
    {=} {Slack Time} {0.200}
  END_SLK_CLC
  SLK 0.200
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.200} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.200} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.509} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.700} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.584} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.586} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.743} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.744} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.146} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.147} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {4.061} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.034} {0.000} {0.990} {0.739} {3.895} {4.095} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U15} {D} {v} {Y} {^} {} {AOI22X1} {0.296} {0.000} {0.379} {} {4.191} {4.392} {} {1} {(493.20, 751.50) (490.80, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n9} {} {0.001} {0.000} {0.379} {0.041} {4.192} {4.393} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U16} {B} {^} {Y} {v} {} {AOI21X1} {0.185} {0.000} {0.249} {} {4.377} {4.577} {} {1} {(476.40, 790.50) (471.60, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n14} {} {0.000} {0.000} {0.249} {0.036} {4.377} {4.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U20} {A} {v} {Y} {v} {} {OR2X1} {0.192} {0.000} {0.105} {} {4.569} {4.769} {} {1} {(428.40, 793.50) (421.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[0]} {} {0.001} {0.000} {0.105} {0.025} {4.569} {4.770} {} {} {} 
    INST {I0/LD/U10} {A} {v} {Y} {v} {} {AND2X1} {0.243} {0.000} {0.178} {} {4.812} {5.012} {} {2} {(421.20, 811.50) (428.40, 820.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[0]} {} {0.001} {0.000} {0.178} {0.052} {4.813} {5.014} {} {} {} 
    INST {I0/LD/T_SR_1/U36} {A} {v} {Y} {^} {} {INVX1} {0.136} {0.000} {0.133} {} {4.949} {5.150} {} {1} {(440.40, 913.50) (442.80, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n26} {} {0.000} {0.000} {0.133} {0.038} {4.949} {5.150} {} {} {} 
    INST {I0/LD/T_SR_1/U32} {B} {^} {Y} {v} {} {OAI21X1} {0.088} {0.000} {0.344} {} {5.037} {5.238} {} {1} {(464.40, 907.50) (469.20, 910.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n42} {} {0.000} {0.000} {0.344} {0.023} {5.038} {5.238} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.200} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.200} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.108} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.085} {0.000} {1.012} {5.599} {0.394} {0.193} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_SR_1/curr_val_reg[3]} {CLK}
  ENDPT {I0/LD/T_SR_1/curr_val_reg[3]} {D} {DFFSR} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.474}
    {-} {Setup} {0.092}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.332}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.067}
    {=} {Slack Time} {0.265}
  END_SLK_CLC
  SLK 0.265
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.265} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.265} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.573} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.191} {0.000} {1.962} {5.599} {1.500} {1.765} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[1]} {CLK} {^} {Q} {v} {} {DFFSR} {0.884} {0.000} {0.335} {} {2.384} {2.648} {} {3} {(973.20, 748.50) (949.20, 760.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/raddr[1]} {} {0.002} {0.000} {0.335} {0.110} {2.386} {2.651} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U71} {A} {v} {Y} {^} {} {INVX2} {0.157} {0.000} {0.154} {} {2.543} {2.808} {} {2} {(985.20, 730.50) (987.60, 727.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n62} {} {0.001} {0.000} {0.154} {0.062} {2.543} {2.808} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U14} {A} {^} {Y} {v} {} {NOR2X1} {0.402} {0.000} {0.443} {} {2.946} {3.211} {} {3} {(980.40, 688.50) (978.00, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n55} {} {0.001} {0.000} {0.443} {0.129} {2.947} {3.212} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC9_n55} {A} {v} {Y} {v} {} {BUFX2} {0.914} {0.000} {0.988} {} {3.861} {4.126} {} {14} {(901.20, 694.50) (896.40, 691.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFN9_n55} {} {0.028} {0.000} {0.990} {0.739} {3.888} {4.153} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U36} {D} {v} {Y} {^} {} {AOI22X1} {0.296} {0.000} {0.379} {} {4.185} {4.450} {} {1} {(670.80, 751.50) (668.40, 754.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n27} {} {0.001} {0.000} {0.379} {0.041} {4.186} {4.451} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U37} {B} {^} {Y} {v} {} {AOI21X1} {0.190} {0.000} {0.257} {} {4.377} {4.642} {} {1} {(678.00, 790.50) (673.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/n32} {} {0.001} {0.000} {0.257} {0.040} {4.378} {4.643} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U41} {A} {v} {Y} {v} {} {OR2X1} {0.206} {0.000} {0.118} {} {4.584} {4.849} {} {1} {(620.40, 793.50) (613.20, 787.50)} 
    NET {} {} {} {} {} {I0/LD/read_data_int[3]} {} {0.001} {0.000} {0.118} {0.031} {4.585} {4.850} {} {} {} 
    INST {I0/LD/U7} {A} {v} {Y} {v} {} {AND2X1} {0.244} {0.000} {0.175} {} {4.829} {5.094} {} {2} {(577.20, 790.50) (570.00, 781.50)} 
    NET {} {} {} {} {} {I0/LD/tx_data_int[3]} {} {0.001} {0.000} {0.175} {0.051} {4.830} {5.095} {} {} {} 
    INST {I0/LD/T_SR_1/U19} {A} {v} {Y} {^} {} {INVX1} {0.140} {0.000} {0.138} {} {4.970} {5.235} {} {1} {(562.80, 808.50) (565.20, 811.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n16} {} {0.001} {0.000} {0.138} {0.040} {4.971} {5.236} {} {} {} 
    INST {I0/LD/T_SR_1/U17} {B} {^} {Y} {v} {} {OAI21X1} {0.095} {0.000} {0.349} {} {5.066} {5.331} {} {1} {(565.20, 847.50) (570.00, 850.50)} 
    NET {} {} {} {} {} {I0/LD/T_SR_1/n37} {} {0.001} {0.000} {0.349} {0.027} {5.067} {5.332} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.265} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.265} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.044} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {0.165} {0.000} {1.156} {5.599} {0.474} {0.209} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.547}
    {-} {Setup} {0.308}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.189}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.816}
    {=} {Slack Time} {0.374}
  END_SLK_CLC
  SLK 0.374
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.682} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {1.961} {5.599} {1.483} {1.857} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.800} {} {2.624} {2.998} {} {2} {(1119.60, 688.50) (1143.60, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.005} {0.000} {0.800} {0.288} {2.630} {3.003} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.306} {0.000} {0.265} {} {2.936} {3.310} {} {1} {(1143.60, 673.50) (1141.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.000} {0.000} {0.265} {0.018} {2.936} {3.310} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.848} {0.000} {0.933} {} {3.784} {4.158} {} {11} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.013} {0.000} {0.934} {0.700} {3.797} {4.171} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.385} {0.000} {0.274} {} {4.183} {4.556} {} {1} {(1138.80, 541.50) (1136.40, 544.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.274} {0.037} {4.183} {4.557} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.161} {} {4.337} {4.711} {} {2} {(1136.40, 571.50) (1138.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.161} {0.083} {4.339} {4.712} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.183} {0.000} {0.219} {} {4.522} {4.896} {} {1} {(1148.40, 604.50) (1146.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.219} {0.058} {4.523} {4.897} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.539} {0.000} {0.713} {} {5.062} {5.435} {} {5} {(1143.60, 631.50) (1134.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.012} {0.000} {0.714} {0.260} {5.074} {5.448} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {v} {} {XOR2X1} {0.391} {0.000} {0.274} {} {5.465} {5.839} {} {2} {(1081.20, 670.50) (1088.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.274} {0.097} {5.467} {5.840} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U21} {B} {v} {Y} {^} {} {XOR2X1} {0.346} {0.000} {0.349} {} {5.813} {6.186} {} {2} {(1093.20, 691.50) (1086.00, 694.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/gray_wptr[2]} {} {0.003} {0.000} {0.349} {0.115} {5.816} {6.189} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.374} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.374} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.065} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.238} {0.000} {1.963} {5.599} {1.547} {1.173} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.487}
    {-} {Setup} {0.508}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {5.929}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.367}
    {=} {Slack Time} {0.562}
  END_SLK_CLC
  SLK 0.562
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.870} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.179} {0.000} {1.961} {5.599} {1.487} {2.049} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {0.673} {0.000} {0.092} {} {2.161} {2.722} {} {1} {(942.00, 868.50) (966.00, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.000} {0.000} {0.092} {0.025} {2.161} {2.723} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {^} {Y} {^} {} {BUFX2} {0.478} {0.000} {0.523} {} {2.639} {3.200} {} {2} {(985.20, 847.50) (990.00, 850.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.009} {0.000} {0.523} {0.386} {2.647} {3.209} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U15} {A} {^} {Y} {v} {} {NOR2X1} {0.488} {0.000} {0.457} {} {3.135} {3.697} {} {3} {(877.20, 973.50) (874.80, 970.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/renable_p2} {} {0.002} {0.000} {0.457} {0.124} {3.137} {3.698} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.259} {0.000} {0.231} {} {3.395} {3.957} {} {1} {(925.20, 961.50) (927.60, 964.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n11} {} {0.000} {0.000} {0.231} {0.040} {3.395} {3.957} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.153} {0.000} {0.155} {} {3.548} {4.110} {} {2} {(956.40, 970.50) (958.80, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n10} {} {0.001} {0.000} {0.155} {0.088} {3.549} {4.111} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.210} {0.000} {0.256} {} {3.759} {4.321} {} {2} {(1014.00, 964.50) (1011.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/n9} {} {0.001} {0.000} {0.256} {0.074} {3.761} {4.322} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_3_0} {A} {^} {Y} {v} {} {INVX2} {0.096} {0.000} {0.109} {} {3.856} {4.418} {} {1} {(1042.80, 970.50) (1040.40, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_0_0} {} {0.000} {0.000} {0.109} {0.036} {3.856} {4.418} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_0_0} {D} {v} {Y} {^} {} {AOI22X1} {0.141} {0.000} {0.200} {} {3.997} {4.558} {} {1} {(1026.00, 970.50) (1023.60, 967.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RN_2_0} {} {0.001} {0.000} {0.200} {0.046} {3.998} {4.560} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1_0} {A} {^} {Y} {v} {} {INVX2} {0.282} {0.000} {0.311} {} {4.280} {4.842} {} {5} {(1038.00, 1030.50) (1040.40, 1027.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[3]} {} {0.007} {0.000} {0.311} {0.230} {4.288} {4.849} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/U11} {A} {v} {Y} {v} {} {XOR2X1} {0.304} {0.000} {0.262} {} {4.592} {5.153} {} {2} {(1040.40, 931.50) (1033.20, 934.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/rptr_nxt[2]} {} {0.003} {0.000} {0.262} {0.092} {4.595} {5.156} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U20} {B} {v} {Y} {v} {} {XOR2X1} {0.338} {0.000} {0.291} {} {4.933} {5.494} {} {2} {(1057.20, 910.50) (1050.00, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/gray_rptr[2]} {} {0.003} {0.000} {0.291} {0.106} {4.936} {5.498} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U19} {B} {v} {Y} {^} {} {XOR2X1} {0.208} {0.000} {0.142} {} {5.144} {5.705} {} {1} {(1030.80, 871.50) (1038.00, 874.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n17} {} {0.001} {0.000} {0.142} {0.028} {5.144} {5.706} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U18} {B} {^} {Y} {v} {} {NAND2X1} {0.095} {0.000} {0.110} {} {5.240} {5.801} {} {1} {(1030.80, 904.50) (1028.40, 907.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/n3} {} {0.001} {0.000} {0.110} {0.033} {5.240} {5.802} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/U17} {B} {v} {Y} {^} {} {NOR2X1} {0.126} {0.000} {0.143} {} {5.366} {5.928} {} {1} {(1023.60, 934.50) (1021.20, 931.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/N3} {} {0.001} {0.000} {0.143} {0.043} {5.367} {5.929} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.562} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.562} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.253} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.179} {0.000} {1.961} {5.599} {1.487} {0.926} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_full} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.369}
    {=} {Slack Time} {0.581}
  END_SLK_CLC
  SLK 0.581
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.581} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.581} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.889} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {1.961} {5.599} {1.483} {2.064} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {1.263} {0.000} {0.855} {} {2.747} {3.327} {} {2} {(1119.60, 688.50) (1143.60, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.019} {0.000} {0.856} {0.287} {2.765} {3.346} {} {} {} 
    INST {U4} {DO} {v} {YPAD} {v} {} {PADOUT} {0.604} {0.000} {0.123} {} {3.369} {3.950} {} {1} {(1200.30, 555.45) (1460.40, 527.40)} 
    NET {} {} {} {} {} {fifo_full} {} {0.000} {0.000} {0.123} {0.000} {3.369} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  osu05
  CHECK_TYPE {Setup Check}
  REF {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {CLK}
  ENDPT {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[2]} {D} {DFFSR} {^} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {Q} {DFFSR} {^} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {1.483}
    {-} {Setup} {0.385}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {6.048}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.407}
    {=} {Slack Time} {0.641}
  END_SLK_CLC
  SLK 0.641
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.641} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.641} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {0.949} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {1.961} {5.599} {1.483} {2.124} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg} {CLK} {^} {Q} {^} {} {DFFSR} {1.141} {0.000} {0.800} {} {2.624} {3.265} {} {2} {(1119.60, 688.50) (1143.60, 700.50)} 
    NET {} {} {} {} {} {nfifo_full} {} {0.005} {0.000} {0.800} {0.288} {2.630} {3.270} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/U16} {A} {^} {Y} {v} {} {NOR2X1} {0.306} {0.000} {0.265} {} {2.936} {3.577} {} {1} {(1143.60, 673.50) (1141.20, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFN4_wenable_fifo} {} {0.000} {0.000} {0.265} {0.018} {2.936} {3.577} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/FE_OFC4_wenable_fifo} {A} {v} {Y} {v} {} {BUFX2} {0.848} {0.000} {0.933} {} {3.784} {4.425} {} {11} {(1136.40, 667.50) (1131.60, 670.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/wenable_fifo} {} {0.013} {0.000} {0.934} {0.700} {3.797} {4.438} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U18} {C} {v} {Y} {^} {} {NAND3X1} {0.385} {0.000} {0.274} {} {4.183} {4.823} {} {1} {(1138.80, 541.50) (1136.40, 544.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n11} {} {0.001} {0.000} {0.274} {0.037} {4.183} {4.824} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U17} {A} {^} {Y} {v} {} {INVX2} {0.154} {0.000} {0.161} {} {4.337} {4.978} {} {2} {(1136.40, 571.50) (1138.80, 574.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n10} {} {0.001} {0.000} {0.161} {0.083} {4.339} {4.979} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13} {B} {v} {Y} {^} {} {NAND2X1} {0.183} {0.000} {0.219} {} {4.522} {5.163} {} {1} {(1148.40, 604.50) (1146.00, 607.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/n9} {} {0.001} {0.000} {0.219} {0.058} {4.523} {5.164} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U12} {A} {^} {Y} {^} {} {XNOR2X1} {0.539} {0.000} {0.713} {} {5.062} {5.702} {} {5} {(1143.60, 631.50) (1134.00, 634.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[3]} {} {0.012} {0.000} {0.714} {0.260} {5.074} {5.715} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U11} {A} {^} {Y} {^} {} {XOR2X1} {0.332} {0.000} {0.305} {} {5.406} {6.047} {} {2} {(1081.20, 670.50) (1088.40, 667.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/UWFC/wptr_nxt[2]} {} {0.002} {0.000} {0.305} {0.097} {5.407} {6.048} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {-0.641} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {-0.641} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {-0.332} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.175} {0.000} {1.961} {5.599} {1.483} {0.843} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  osu05
  CHECK_TYPE {Late External Delay Assertion}
  REF {} {}
  ENDPT {} {fifo_empty} {} {v} {leading} {clk} {clk(C)(P)(osu05)*}
  BEGINPT {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {Q} {DFFSR} {v} {leading} {clk} {clk(D)(P)(osu05)}
  REQ_CLC
    {} {Other End Arrival Time} {0.000}
    {-} {External Delay} {1.000}
    {+} {Phase Shift} {5.000}
    {-} {Uncertainty} {0.050}
    {=} {Required Time} {3.950}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {3.227}
    {=} {Slack Time} {0.723}
  END_SLK_CLC
  SLK 0.723
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {=} {Beginpoint Arrival Time} {0.000}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.003} {0.450} {0.000} {0.723} {} {1} {(343.80, 1464.30) } 
    NET {} {} {} {} {} {clk} {} {0.000} {0.000} {0.003} {0.450} {0.000} {0.723} {} {} {} 
    INST {U5} {YPAD} {^} {DI} {^} {} {PADINC} {0.309} {0.000} {0.818} {} {0.309} {1.031} {} {135} {(343.80, 1464.30) (378.45, 1200.30)} 
    NET {} {} {} {} {} {nclk} {} {1.179} {0.000} {1.961} {5.599} {1.487} {2.210} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg} {CLK} {^} {Q} {v} {} {DFFSR} {0.696} {0.000} {0.089} {} {2.183} {2.906} {} {1} {(942.00, 868.50) (966.00, 880.50)} 
    NET {} {} {} {} {} {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFN1_nfifo_empty} {} {0.000} {0.000} {0.089} {0.025} {2.183} {2.906} {} {} {} 
    INST {I0/LD/T_FIFO/IP_FIFO/URFC/FE_OFC1_nfifo_empty} {A} {v} {Y} {v} {} {BUFX2} {0.510} {0.000} {0.517} {} {2.693} {3.416} {} {2} {(985.20, 847.50) (990.00, 850.50)} 
    NET {} {} {} {} {} {nfifo_empty} {} {0.025} {0.000} {0.519} {0.385} {2.718} {3.441} {} {} {} 
    INST {U3} {DO} {v} {YPAD} {v} {} {PADOUT} {0.509} {0.000} {0.110} {} {3.227} {3.950} {} {1} {(1200.30, 465.45) (1460.40, 437.40)} 
    NET {} {} {} {} {} {fifo_empty} {} {0.000} {0.000} {0.110} {0.000} {3.227} {3.950} {} {} {} 
  END_DATA_PATH
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_CAP_CLK_PATH
END_PATH 83

