// Seed: 629914795
module module_0 ();
  wire id_1;
endmodule
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    output wire id_2
    , id_22,
    output wire module_1,
    output wor id_4,
    input tri0 id_5,
    input wire id_6,
    output logic id_7,
    output tri0 id_8,
    input tri0 id_9
    , id_23,
    input supply0 id_10,
    output uwire id_11,
    output wand id_12,
    input tri id_13,
    input uwire id_14,
    output supply1 id_15,
    input supply0 id_16,
    input uwire id_17
    , id_24,
    output supply0 id_18,
    input wand id_19,
    inout wor id_20
);
  task id_25;
    begin : LABEL_0
      if (-1'b0) begin : LABEL_1
        id_7 = -1 == id_13;
      end
    end
  endtask
  module_0 modCall_1 ();
endmodule
