lukascain@Lukass-iMac downloads % #!/bin/bash
# Compile the Verilog
iverilog -g2012 -o dad_sim dad_core.sv dad_tb.sv

# Run the Simulation
./dad_sim
zsh: event not found: /bin/bash
lukascain@Lukass-iMac downloads % iverilog -g2012 -o dad_sim dad_core.sv dad_tb.sv
./dad_sim
dad_core.sv:66: syntax error
dad_core.sv:66: Syntax in assignment statement l-value.
zsh: no such file or directory: ./dad_sim
lukascain@Lukass-iMac downloads % iverilog -g2012 -o dad_sim dad_core.sv dad_tb.sv
./dad_sim
dad_core.sv:25: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
dad_core.sv:25: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
dad_core.sv:25: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
VCD info: dumpfile dad_wave.vcd opened for output.
--- Starting DAD Engine Hardware Simulation ---
Time: 36000 | Output: ebadbdb49e822041
Time: 46000 | Output: 3545b2677a84b135
Time: 56000 | Output: 41ab198abc3de7df
Time: 66000 | Output: 409414d50da7fc3d
Time: 76000 | Output: 3b09c3c9be08edf7
Time: 86000 | Output: e7fa4a28f86d7693
Time: 96000 | Output: 0b68405531192719
Time: 106000 | Output: c06c86e1fb244833
Time: 116000 | Output: 167110415c37c04e
Time: 126000 | Output: 45f057b978e1382c
Time: 136000 | Output: 5687da0f81c9cffa
Time: 146000 | Output: 82e4de7a2cba6c17
Time: 156000 | Output: ad7b162fd3a34458
Time: 166000 | Output: 09051979fbaa2fed
Time: 176000 | Output: 8f90e75e8b0dfe7f
Time: 186000 | Output: 2f7726562fde437f
Time: 196000 | Output: 480186ad7ccd530f
Time: 206000 | Output: cbe8745123ac281f
Time: 216000 | Output: 72d79ade373062da
Time: 226000 | Output: b1680317aad03264
--- Simulation Complete ---
dad_tb.sv:57: $finish called at 226000 (1ps)
lukascain@Lukass-iMac downloads % gtkwave dad_wave.vcd
zsh: killed     gtkwave dad_wave.vcd
lukascain@Lukass-iMac downloads % gtkwave dad_wave.vcd
Can't locate Switch.pm in @INC (you may need to install the Switch module) (@INC contains: /Library/Perl/5.30/darwin-thread-multi-2level /Library/Perl/5.30 /Network/Library/Perl/5.30/darwin-thread-multi-2level /Network/Library/Perl/5.30 /Library/Perl/Updates/5.30.3 /System/Library/Perl/5.30/darwin-thread-multi-2level /System/Library/Perl/5.30 /System/Library/Perl/Extras/5.30/darwin-thread-multi-2level /System/Library/Perl/Extras/5.30) at /opt/homebrew/bin/gtkwave line 2.
BEGIN failed--compilation aborted at /opt/homebrew/bin/gtkwave line 2.
lukascain@Lukass-iMac downloads % g++ drift_tag_sim.cpp -o drift_tag
./drift_tag
drift_tag_sim.cpp:83:33: warning: default member initializer for non-static data member is a C++11 extension [-Wc++11-extensions]
    const int LOOK_AHEAD_WINDOW = 10;
                                ^
1 warning generated.
=== DRIFT-TAG PROTOCOL SIMULATION ===
Objective: Verify Rolling Code Authentication & Anti-Cloning

--- TEST 1: Normal Scan ---
  [TAG] Scanned. Output Token: 2d02bf8ea44503ef
  [SERVER] Result: AUTHENTICATED

--- TEST 2: Cloner Replay Attack ---
  [ATTACKER] Captures Token: 2d02bf8ea44503ef
  [ATTACKER] Replaying Token to Server...
  [SERVER] Result: DENIED (SUCCESS - Replay Detected)

--- TEST 3: Network Desync (Look-Ahead Window) ---
  [SCENARIO] Tag is scanned 3 times while offline (Server doesn't hear).
  [TAG] Now coming back online. Scanning 4th time...
  [TAG] Output Token: 54b02957bddc0ed5
  [SERVER] Note: Resync triggered. Tag was 3 steps ahead.
  [SERVER] Result: AUTHENTICATED
lukascain@Lukass-iMac downloads % >....                                         
        // 2. FIRST SCAN EVENT (User taps phone)
        #50;
        $display("[User] Tapping Phone (Scan 1)...");
        scan_trigger = 1; // Field High
        #20;              // Wait for computation
        $display("[Tag]  Response 1: %h", nfc_response);
        #50;
        scan_trigger = 0; // Phone removed
        $display("[User] Phone Removed.");

        // 3. SECOND SCAN EVENT (User taps phone again)
        #100;
        $display("[User] Tapping Phone (Scan 2)...");
        scan_trigger = 1;
        #20;
        $display("[Tag]  Response 2: %h", nfc_response);
        #50;
        scan_trigger = 0;

        $finish;
    end

endmodule
bquote> 
bquote> 
bquote> 
bquote> 
bquote> 
lukascain@Lukass-iMac downloads % iverilog -g2012 -o tag_sim dad_core.sv drift_tag_fsm.sv tag_tb.sv
./tag_sim
tag_tb.sv: No such file or directory
Preprocessor failed with 1 errors.
zsh: no such file or directory: ./tag_sim
lukascain@Lukass-iMac downloads % >....                                         
        rst_n = 1;

        // Provision
        seed_data = 128'hAABBCCDD_11223344_55667788_99001122;
        load_seed = 1; #10; load_seed = 0;
        $display("Tag Provisioned.");

        // Scan 1
        #50; $display("[User] Tapping Phone (Scan 1)...");
        scan_trigger = 1; #20;
        $display("[Tag]  Response 1: %h", nfc_response);
        #50; scan_trigger = 0;

        // Scan 2
        #100; $display("[User] Tapping Phone (Scan 2)...");
        scan_trigger = 1; #20;
        $display("[Tag]  Response 2: %h", nfc_response);
        #50; scan_trigger = 0;

        $finish;
    end
endmodule
EOF
zsh: no matches found: (FSM)
zsh: command not found: #
lukascain@Lukass-iMac downloads % iverilog -g2012 -o
iverilog: option requires an argument -- o
lukascain@Lukass-iMac downloads % iverilog -g2012 -o tag_sim dad_core.sv drift_tag_fsm.sv tag_tb.sv
./tag_sim
dad_core.sv:25: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
dad_core.sv:25: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
dad_core.sv:25: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
VCD info: dumpfile tag_wave.vcd opened for output.
--- DRIFT-TAG HARDWARE SIMULATION ---
Tag Provisioned.
[User] Tapping Phone (Scan 1)...
[Tag]  Response 1: 385314b0e1fdafe3
[User] Tapping Phone (Scan 2)...
[Tag]  Response 2: b5d51d70f3a75b6b
tag_tb.sv:42: $finish called at 320000 (1ps)
lukascain@Lukass-iMac downloads % pip install numpy Pillow
zsh: command not found: pip
lukascain@Lukass-iMac downloads % brew install yosys
==> Auto-updating Homebrew...
Adjust how often this is run with `$HOMEBREW_AUTO_UPDATE_SECS` or disable with
`$HOMEBREW_NO_AUTO_UPDATE=1`. Hide these hints with `$HOMEBREW_NO_ENV_HINTS=1` (see `man brew`).
==> Auto-updated Homebrew!
Updated 2 taps (homebrew/core and homebrew/cask).
==> New Formulae
ansible@12: Automate deployment, configuration, and upgrading
devcockpit: TUI system monitor for Apple Silicon
mbedtls@3: Cryptographic & SSL/TLS library
mitama-cpp-result: Provides `result<T, E>` and `maybe<T>` and monadic functions for them
parqeye: Peek inside Parquet files right from your terminal
php@8.4: General-purpose scripting language
redis@8.2: Persistent key-value database, with built-in net interface
==> New Casks
cadreader: CAD drawing viewer
notepadexe: Lightweight code editor
wiso-steuer-2026: Tax declaration for the fiscal year 2025

You have 4 outdated formulae installed.

Warning: You are using macOS 13.
We (and Apple) do not provide support for this old version.
You may have better luck with MacPorts which supports older versions of macOS:
  https://www.macports.org

This is a Tier 3 configuration:
  https://docs.brew.sh/Support-Tiers#tier-3
You can report Tier 3 unrelated issues to Homebrew/* repositories!
Read the above document before opening any issues or PRs.

==> Fetching downloads for: yosys
âœ”ï¸Ž API Source yosys.rb                              [Verifying     1.4KB/  1.4KB]
==> Downloading https://raw.githubusercontent.com/Homebrew/homebrew-core/45d8825
Already downloaded: /Users/lukascain/Library/Caches/Homebrew/downloads/fa2bbf90596a1002f5f74b83fa90fe0dbcd8716771d05044f9113d597afd781b--openssl@3.rb
==> Downloading https://raw.githubusercontent.com/Homebrew/homebrew-core/45d8825
Already downloaded: /Users/lukascain/Library/Caches/Homebrew/downloads/65e53fdc9b88649380a91fe565f3588ecfb1cf8821240bd407bd0bc5c93e22f9--tcl-tk.rb
==> Downloading https://raw.githubusercontent.com/Homebrew/homebrew-core/45d8825
Already downloaded: /Users/lukascain/Library/Caches/Homebrew/downloads/0e92aa01628e4d888f43dfe3864f9a4b0e7c903dddffb536ffe98ee8980d0115--libunistring.rb
==> Downloading https://raw.githubusercontent.com/Homebrew/homebrew-core/45d8825
Already downloaded: /Users/lukascain/Library/Caches/Homebrew/downloads/125a81a7f275fcd5d7914e0a7050a9825290a6f8042d987f3a6b122a6c8a3de4--gettext.rb
âœ”ï¸Ž Bottle Manifest libtommath (1.3.0)               [Downloaded   10.9KB/ 10.9KB]
âœ”ï¸Ž Bottle libtommath (1.3.0)                        [Downloaded  149.8KB/149.8KB]
âœ”ï¸Ž Bottle Manifest ca-certificates (2025-11-04)     [Downloaded    2.0KB/  2.0KB]
âœ”ï¸Ž Bottle ca-certificates (2025-11-04)              [Downloaded  134.7KB/134.7KB]
âœ”ï¸Ž API Source openssl@3.rb                          [Verifying     7.4KB/  7.4KB]
âœ”ï¸Ž Formula openssl@3 (3.6.0)                        [Verifying    55.0MB/ 55.0MB]
âœ”ï¸Ž API Source tcl-tk.rb                             [Verifying     7.4KB/  7.4KB]
âœ”ï¸Ž Resource tcl-tk--critcl                          [Verifying     1.7MB/  1.7MB]
âœ”ï¸Ž Resource tcl-tk--tcllib                          [Verifying    14.9MB/ 14.9MB]
âœ”ï¸Ž Resource tcl-tk--tcltls                          [Verifying   269.2KB/269.2KB]
âœ”ï¸Ž Resource tcl-tk--tk                              [Verifying     4.6MB/  4.6MB]
âœ”ï¸Ž Resource tcl-tk--itk4                            [Verifying   168.2KB/168.2KB]
âœ”ï¸Ž Formula tcl-tk (9.0.3)                           [Verifying    11.9MB/ 11.9MB]
âœ”ï¸Ž Bottle Manifest bison (3.8.2)                    [Downloaded   14.5KB/ 14.5KB]
âœ”ï¸Ž Bottle bison (3.8.2)                             [Downloaded    1.1MB/  1.1MB]
âœ”ï¸Ž API Source libunistring.rb                       [Verifying     2.4KB/  2.4KB]
âœ”ï¸Ž API Source gettext.rb                            [Verifying     2.8KB/  2.8KB]
âœ”ï¸Ž Bottle Manifest flex (2.6.4_2)                   [Downloaded   15.7KB/ 15.7KB]
âœ”ï¸Ž Bottle Manifest pkgconf (2.5.1)                  [Downloaded   12.2KB/ 12.2KB]
âœ”ï¸Ž Bottle pkgconf (2.5.1)                           [Downloaded  122.2KB/122.2KB]
âœ”ï¸Ž Bottle flex (2.6.4_2)                            [Downloaded  413.1KB/413.1KB]
âœ”ï¸Ž Formula yosys (0.59.1)                           [Verifying    10.7MB/ 10.7MB]
âœ”ï¸Ž Formula libunistring (1.4.1)                     [Verifying     5.0MB/  5.0MB]
âœ”ï¸Ž Formula gettext (0.26)                           [Verifying    31.4MB/ 31.4MB]
Warning: A newer Command Line Tools release is available.
Update them from Software Update in System Settings.

If that doesn't show you any updates, run:
  sudo rm -rf /Library/Developer/CommandLineTools
  sudo xcode-select --install

Alternatively, manually download them from:
  https://developer.apple.com/download/all/.
You should download the Command Line Tools for Xcode 15.2.



This is a Tier 2 configuration:
  https://docs.brew.sh/Support-Tiers#tier-2
You can report Tier 2 unrelated issues to Homebrew/* repositories!
Read the above document before opening any issues or PRs.

==> Installing dependencies for yosys: bison, libunistring, gettext, flex, pkgconf, libtommath, ca-certificates, openssl@3 and tcl-tk
==> Installing yosys dependency: bison
==> Pouring bison--3.8.2.arm64_ventura.bottle.tar.gz
ðŸº  /opt/homebrew/Cellar/bison/3.8.2: 100 files, 3.9MB
==> Installing yosys dependency: libunistring
Warning: A newer Command Line Tools release is available.
Update them from Software Update in System Settings.

If that doesn't show you any updates, run:
  sudo rm -rf /Library/Developer/CommandLineTools
  sudo xcode-select --install

Alternatively, manually download them from:
  https://developer.apple.com/download/all/.
You should download the Command Line Tools for Xcode 15.2.



This is a Tier 2 configuration:
  https://docs.brew.sh/Support-Tiers#tier-2
You can report Tier 2 unrelated issues to Homebrew/* repositories!
Read the above document before opening any issues or PRs.

==> ./configure --disable-silent-rules
==> make
==> make check
==> make install
ðŸº  /opt/homebrew/Cellar/libunistring/1.4.1: 59 files, 5.8MB, built in 6 minutes 29 seconds
==> Installing yosys dependency: gettext
Warning: A newer Command Line Tools release is available.
Update them from Software Update in System Settings.

If that doesn't show you any updates, run:
  sudo rm -rf /Library/Developer/CommandLineTools
  sudo xcode-select --install

Alternatively, manually download them from:
  https://developer.apple.com/download/all/.
You should download the Command Line Tools for Xcode 15.2.



This is a Tier 2 configuration:
  https://docs.brew.sh/Support-Tiers#tier-2
You can report Tier 2 unrelated issues to Homebrew/* repositories!
Read the above document before opening any issues or PRs.

==> ./configure --with-libunistring-prefix=/opt/homebrew/opt/libunistring --disable-silent-rules --with-included-glib --with-included-libc
==> make
==> make install
ðŸº  /opt/homebrew/Cellar/gettext/0.26_1: 2,428 files, 29.3MB, built in 6 minutes 6 seconds
==> Installing yosys dependency: flex
==> Pouring flex--2.6.4_2.arm64_ventura.bottle.tar.gz
ðŸº  /opt/homebrew/Cellar/flex/2.6.4_2: 47 files, 1.6MB
==> Installing yosys dependency: pkgconf
==> Pouring pkgconf--2.5.1.arm64_ventura.bottle.tar.gz
ðŸº  /opt/homebrew/Cellar/pkgconf/2.5.1: 28 files, 533.9KB
==> Installing yosys dependency: libtommath
==> Pouring libtommath--1.3.0.arm64_ventura.bottle.tar.gz
ðŸº  /opt/homebrew/Cellar/libtommath/1.3.0: 12 files, 544.0KB
==> Installing yosys dependency: ca-certificates
==> Pouring ca-certificates--2025-11-04.all.bottle.1.tar.gz
==> Regenerating CA certificate bundle from keychain, this may take a while...
ðŸº  /opt/homebrew/Cellar/ca-certificates/2025-11-04: 4 files, 241.5KB
==> Installing yosys dependency: openssl@3
Warning: A newer Command Line Tools release is available.
Update them from Software Update in System Settings.

If that doesn't show you any updates, run:
  sudo rm -rf /Library/Developer/CommandLineTools
  sudo xcode-select --install

Alternatively, manually download them from:
  https://developer.apple.com/download/all/.
You should download the Command Line Tools for Xcode 15.2.



This is a Tier 2 configuration:
  https://docs.brew.sh/Support-Tiers#tier-2
You can report Tier 2 unrelated issues to Homebrew/* repositories!
Read the above document before opening any issues or PRs.

==> perl ./Configure --prefix=/opt/homebrew/Cellar/openssl@3/3.6.0 --openssldir=/opt/homebrew/etc/openssl@3 --libdir=lib no-ssl3 no-ssl3-m
==> make
==> make install MANDIR=/opt/homebrew/Cellar/openssl@3/3.6.0/share/man MANSUFFIX=ssl
==> make HARNESS_JOBS=8 test TESTS=-test_afalg
Warning: The post-install step did not complete successfully
You can try again using:
  brew postinstall openssl@3
==> Summary
ðŸº  /opt/homebrew/Cellar/openssl@3/3.6.0: 7,600 files, 37.5MB, built in 3 minutes 56 seconds
==> Installing yosys dependency: tcl-tk
Warning: A newer Command Line Tools release is available.
Update them from Software Update in System Settings.

If that doesn't show you any updates, run:
  sudo rm -rf /Library/Developer/CommandLineTools
  sudo xcode-select --install

Alternatively, manually download them from:
  https://developer.apple.com/download/all/.
You should download the Command Line Tools for Xcode 15.2.



This is a Tier 2 configuration:
  https://docs.brew.sh/Support-Tiers#tier-2
You can report Tier 2 unrelated issues to Homebrew/* repositories!
Read the above document before opening any issues or PRs.

==> ./configure --includedir=/opt/homebrew/Cellar/tcl-tk/9.0.3/include/tcl-tk --mandir=/opt/homebrew/Cellar/tcl-tk/9.0.3/share/man --disab
==> make
==> make install
==> make install-private-headers
==> ./configure --includedir=/opt/homebrew/Cellar/tcl-tk/9.0.3/include/tcl-tk --mandir=/opt/homebrew/Cellar/tcl-tk/9.0.3/share/man --disab
==> make
==> make install
==> make install-private-headers
==> /opt/homebrew/Cellar/tcl-tk/9.0.3/bin/tclsh build.tcl install
==> ./configure --mandir=/opt/homebrew/Cellar/tcl-tk/9.0.3/share/man
==> make install
==> make critcl
==> ./configure --with-openssl-dir=/opt/homebrew/opt/openssl@3 --with-tcl=/opt/homebrew/Cellar/tcl-tk/9.0.3/lib --with-tclinclude=/opt/hom
==> make install
==> ./configure --exec-prefix=/opt/homebrew/Cellar/tcl-tk/9.0.3 --with-tcl=/opt/homebrew/Cellar/tcl-tk/9.0.3/lib --with-tclinclude=/opt/ho
==> make
==> make install
ðŸº  /opt/homebrew/Cellar/tcl-tk/9.0.3: 3,158 files, 40.1MB, built in 2 minutes 10 seconds
==> Installing yosys
==> make install PREFIX=/opt/homebrew/Cellar/yosys/0.59.1 PRETTY=0
ðŸº  /opt/homebrew/Cellar/yosys/0.59.1: 330 files, 43MB, built in 3 minutes 33 seconds
==> Running `brew cleanup yosys`...
Disable this behaviour by setting `HOMEBREW_NO_INSTALL_CLEANUP=1`.
Hide these hints with `HOMEBREW_NO_ENV_HINTS=1` (see `man brew`).
lukascain@Lukass-iMac downloads % cat << 'EOF' > get_metrics.ys
# 1. Read the SystemVerilog file
read_verilog -sv dad_core.sv

# 2. Synthesize for a Generic Low-Power FPGA (iCE40)
synth_ice40 -top dad_core

# 3. Print the Statistics
stat
EOF
lukascain@Lukass-iMac downloads % yosys get_metrics.ys

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.59+0 (git sha1 26b51148a80ea546481cf4f0516be97e4ba251cc, clang++ 14.0.3 -fPIC -O3)

-- Executing script file `get_metrics.ys' --

1. Executing Verilog-2005 frontend: dad_core.sv
Parsing SystemVerilog input from `dad_core.sv' to AST representation.
verilog frontend filename dad_core.sv
Generating RTLIL representation for module `\dad_core'.
Successfully finished Verilog frontend.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/cells_sim.v
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \dad_core

2.2.2. Analyzing design hierarchy..
Top module:  \dad_core
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$dad_core.sv:55$17 in module dad_core.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 6 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\dad_core.$proc$dad_core.sv:55$17'.

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dad_core.$proc$dad_core.sv:55$17'.
     1/3: $0\valid_out[0:0]
     2/3: $0\state[127:0]
     3/3: $0\data_out[63:0]
Creating decoders for process `\dad_core.$proc$dad_core.sv:25$3'.

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\dad_core.\next_state_arithmetic' from process `\dad_core.$proc$dad_core.sv:25$3'.
No latch inferred for signal `\dad_core.\next_state_folded' from process `\dad_core.$proc$dad_core.sv:25$3'.
No latch inferred for signal `\dad_core.\whitened_next' from process `\dad_core.$proc$dad_core.sv:25$3'.
No latch inferred for signal `\dad_core.$unnamed_block$2.expansion' from process `\dad_core.$proc$dad_core.sv:25$3'.
No latch inferred for signal `\dad_core.$unnamed_block$2.$unnamed_block$1.x' from process `\dad_core.$proc$dad_core.sv:25$3'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dad_core.\data_out' using process `\dad_core.$proc$dad_core.sv:55$17'.
  created $adff cell `$procdff$413' with positive edge clock and positive level reset.
Creating register for signal `\dad_core.\valid_out' using process `\dad_core.$proc$dad_core.sv:55$17'.
  created $adff cell `$procdff$418' with positive edge clock and positive level reset.
Creating register for signal `\dad_core.\state' using process `\dad_core.$proc$dad_core.sv:55$17'.
  created $adff cell `$procdff$423' with positive edge clock and positive level reset.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\dad_core.$proc$dad_core.sv:55$17'.
Removing empty process `dad_core.$proc$dad_core.sv:55$17'.
Removing empty process `dad_core.$proc$dad_core.sv:25$3'.
Cleaned up 1 empty switch.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.
<suppressed ~12 debug messages>

2.4. Executing FLATTEN pass (flatten design).

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 4 unused cells and 26 unused wires.
<suppressed ~5 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module dad_core...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.10.9. Finished fast OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$413 ($adff) from module dad_core (D = \whitened_next, Q = \data_out).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.12.16. Finished fast OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 127 bits (of 128) from port B of cell dad_core.$add$dad_core.sv:29$8 ($add).
Removed top 1 bits (of 64) from port B of cell dad_core.$xor$dad_core.sv:37$10 ($xor).
Removed top 7 bits (of 64) from port B of cell dad_core.$xor$dad_core.sv:46$14 ($xor).
Removed top 7 bits (of 64) from wire dad_core.$shr$dad_core.sv:46$13_Y.
Removed top 57 bits (of 64) from wire dad_core.$xor$dad_core.sv:45$12_Y.
Removed top 1 bits (of 128) from wire dad_core.next_state_arithmetic.
Removed top 1 bits (of 128) from wire dad_core.next_state_folded.

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module dad_core:
  creating $macc model for $add$dad_core.sv:29$7 ($add).
  creating $macc model for $add$dad_core.sv:29$8 ($add).
  merging $macc model for $add$dad_core.sv:29$7 into $add$dad_core.sv:29$8.
  creating $alu model for $macc $add$dad_core.sv:29$8.
  creating $alu cell for $add$dad_core.sv:29$8: $auto$alumacc.cc:512:replace_alu$430
  created 1 $alu and 0 $macc cells.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

2.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.21.6. Executing OPT_DFF pass (perform DFF optimizations).

2.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.21.9. Rerunning OPT passes. (Maybe there is more to do..)

2.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

2.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.21.13. Executing OPT_DFF pass (perform DFF optimizations).

2.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.21.16. Finished fast OPT passes. (There is nothing left to do.)

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/brams_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/brams_map.v
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.25.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/spram_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/spram_map.v
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.
<suppressed ~20 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.27.3. Executing OPT_DFF pass (perform DFF optimizations).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.29.6. Executing OPT_DFF pass (perform DFF optimizations).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.29.9. Finished fast OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/arith_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/arith_map.v
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$7e7bdf4b0adff8e15b2cb24084cd1b911e7a73b3\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~111 debug messages>

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.
<suppressed ~129 debug messages>

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.32.3. Executing OPT_DFF pass (perform DFF optimizations).

2.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 255 unused cells and 16 unused wires.
<suppressed ~256 debug messages>

2.32.5. Finished fast OPT passes.

2.33. Executing ICE40_OPT pass (performing simple optimizations).

2.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) dad_core.$auto$alumacc.cc:512:replace_alu$430.slice[0].carry: CO=\state [0]

2.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.33.4. Executing OPT_DFF pass (perform DFF optimizations).

2.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.33.6. Rerunning OPT passes. (Removed registers in this run.)

2.33.7. Running ICE40 specific optimizations.

2.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.33.10. Executing OPT_DFF pass (perform DFF optimizations).

2.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.33.12. Finished OPT passes. (There is nothing left to do.)

2.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.35. Executing TECHMAP pass (map to technology primitives).

2.35.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
No more expansions possible.
<suppressed ~215 debug messages>

2.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.38. Executing ICE40_OPT pass (performing simple optimizations).

2.38.1. Running ICE40 specific optimizations.

2.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.
<suppressed ~2 debug messages>

2.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
<suppressed ~768 debug messages>
Removed a total of 256 cells.

2.38.4. Executing OPT_DFF pass (perform DFF optimizations).

2.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 0 unused cells and 1285 unused wires.
<suppressed ~1 debug messages>

2.38.6. Rerunning OPT passes. (Removed registers in this run.)

2.38.7. Running ICE40 specific optimizations.

2.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.38.10. Executing OPT_DFF pass (perform DFF optimizations).

2.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.38.12. Finished OPT passes. (There is nothing left to do.)

2.39. Executing TECHMAP pass (map to technology primitives).

2.39.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/latches_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.40. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/abc9_model.v
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

2.41. Executing ABC9 pass.

2.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.3. Executing PROC pass (convert processes to netlists).

2.41.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:406$195 in module SB_DFFR.
Removed a total of 0 dead cases.

2.41.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

2.41.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:404$197'.
  Set init value: \Q = 1'0

2.41.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:406$195'.

2.41.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.41.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:404$197'.
Creating decoders for process `\SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:406$195'.
     1/1: $0\Q[0:0]

2.41.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.41.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:406$195'.
  created $adff cell `$procdff$2190' with positive edge clock and positive level reset.

2.41.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.41.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:404$197'.
Removing empty process `SB_DFFR.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:406$195'.
Cleaned up 0 empty switches.

2.41.4. Executing PROC pass (convert processes to netlists).

2.41.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:662$211 in module SB_DFFER.
Removed a total of 0 dead cases.

2.41.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

2.41.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:660$214'.
  Set init value: \Q = 1'0

2.41.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \R in `\SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:662$211'.

2.41.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.41.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:660$214'.
Creating decoders for process `\SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:662$211'.
     1/1: $0\Q[0:0]

2.41.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.41.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:662$211'.
  created $adff cell `$procdff$2195' with positive edge clock and positive level reset.

2.41.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.41.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:660$214'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:662$211'.
Removing empty process `SB_DFFER.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:662$211'.
Cleaned up 1 empty switch.

2.41.5. Executing PROC pass (convert processes to netlists).

2.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:527$201 in module SB_DFFS.
Removed a total of 0 dead cases.

2.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

2.41.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:525$203'.
  Set init value: \Q = 1'0

2.41.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:527$201'.

2.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:525$203'.
Creating decoders for process `\SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:527$201'.
     1/1: $0\Q[0:0]

2.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:527$201'.
  created $adff cell `$procdff$2198' with positive edge clock and positive level reset.

2.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:525$203'.
Removing empty process `SB_DFFS.$proc$/opt/homebrew/bin/../share/yosys/ice40/cells_sim.v:527$201'.
Cleaned up 0 empty switches.

2.41.6. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module dad_core.
Found 0 SCCs.

2.41.7. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.8. Executing TECHMAP pass (map to technology primitives).

2.41.8.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.41.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~133 debug messages>

2.41.9. Executing OPT pass (performing simple optimizations).

2.41.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFR.
Optimizing module SB_DFFER.
Optimizing module SB_DFFS.

2.41.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFS'.
Removed a total of 0 cells.

2.41.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SB_DFFR..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFER..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \SB_DFFS..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SB_DFFR.
  Optimizing cells in module \SB_DFFER.
  Optimizing cells in module \SB_DFFS.
Performed a total of 0 changes.

2.41.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SB_DFFR'.
Finding identical cells in module `\SB_DFFER'.
Finding identical cells in module `\SB_DFFS'.
Removed a total of 0 cells.

2.41.9.6. Executing OPT_DFF pass (perform DFF optimizations).

2.41.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SB_DFFR..
Finding unused cells or wires in module \SB_DFFER..
Finding unused cells or wires in module \SB_DFFS..

2.41.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SB_DFFER.
Optimizing module SB_DFFR.
Optimizing module SB_DFFS.

2.41.9.9. Finished fast OPT passes. (There is nothing left to do.)

2.41.10. Executing TECHMAP pass (map to technology primitives).

2.41.10.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

2.41.10.2. Continuing TECHMAP pass.
Using template SB_DFFER for cells of type SB_DFFER.
Using template SB_DFFR for cells of type SB_DFFR.
Using template SB_DFFS for cells of type SB_DFFS.
No more expansions possible.
<suppressed ~198 debug messages>

2.41.11. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.41.13. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.41.15. Executing TECHMAP pass (map to technology primitives).

2.41.15.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

2.41.15.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~152 debug messages>

2.41.16. Executing OPT pass (performing simple optimizations).

2.41.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.
<suppressed ~4 debug messages>

2.41.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

2.41.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.41.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.41.16.6. Executing OPT_DFF pass (perform DFF optimizations).

2.41.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

2.41.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.41.16.9. Rerunning OPT passes. (Maybe there is more to do..)

2.41.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dad_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dad_core.
Performed a total of 0 changes.

2.41.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dad_core'.
Removed a total of 0 cells.

2.41.16.13. Executing OPT_DFF pass (perform DFF optimizations).

2.41.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dad_core..

2.41.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dad_core.

2.41.16.16. Finished fast OPT passes. (There is nothing left to do.)

2.41.17. Executing AIGMAP pass (map logic to AIG).
Module dad_core: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       5 $_MUX_
       2 $_OR_
  not replaced 3 cell types:
       2 $_AND_
       1 $_NOT_
       8 $specify2

2.41.18. Executing AIGMAP pass (map logic to AIG).
Module dad_core: replaced 345 cells with 2412 new cells, skipped 516 cells.
  replaced 3 cell types:
     126 $_MUX_
       1 $_OR_
     218 $_XOR_
  not replaced 9 cell types:
       1 $_AND_
       2 $_NOT_
     128 SB_DFFR
       1 SB_DFFS
     128 SB_DFFR_$abc9_byp
      64 SB_DFFER
       1 SB_DFFS_$abc9_byp
      64 SB_DFFER_$abc9_byp
     127 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

2.41.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.18.3. Executing XAIGER backend.
<suppressed ~204 debug messages>
Extracted 1034 AND gates and 3379 wires from module `dad_core' to a netlist network with 324 inputs and 259 outputs.

2.41.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.41.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    324/    259  and =    1034  lev =    6 (0.56)  mem = 0.04 MB  box = 320  bb = 193
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    324/    259  and =    2037  lev =    6 (0.56)  mem = 0.06 MB  ch =  335  box = 320  bb = 193
ABC: cst =       0  cls =    334  lit =     335  unused =    2139  proof =     0
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    2037.  Ch =   334.  Total mem =    0.59 MB. Peak cut mem =    0.02 MB.
ABC: P:  Del = 17490.00.  Ar =     258.0.  Edge =      860.  Cut =    12340.  T =     0.00 sec
ABC: P:  Del = 17490.00.  Ar =     258.0.  Edge =      860.  Cut =    12340.  T =     0.00 sec
ABC: P:  Del = 17490.00.  Ar =     242.0.  Edge =      815.  Cut =    12340.  T =     0.00 sec
ABC: F:  Del = 17490.00.  Ar =     232.0.  Edge =      775.  Cut =    12340.  T =     0.00 sec
ABC: A:  Del = 17490.00.  Ar =     232.0.  Edge =      755.  Cut =    12340.  T =     0.00 sec
ABC: A:  Del = 17490.00.  Ar =     232.0.  Edge =      755.  Cut =    12340.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    324/    259  and =    1187  lev =    6 (0.56)  mem = 0.05 MB  box = 320  bb = 193
ABC: Mapping (K=4)  :  lut =    232  edge =     755  lev =    2 (0.19)  levB =  129  mem = 0.02 MB
ABC: LUT = 232 : 2=47 20.3 %  3=79 34.1 %  4=106 45.7 %  Ave = 3.25
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.13 seconds, total: 0.13 seconds

2.41.18.6. Executing AIGER frontend.
<suppressed ~1178 debug messages>
Removed 2213 unused cells and 4393 unused wires.

2.41.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      234
ABC RESULTS:   \SB_DFFR_$abc9_byp cells:      128
ABC RESULTS:   \SB_DFFS_$abc9_byp cells:        1
ABC RESULTS:   \SB_DFFER_$abc9_byp cells:       64
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      127
ABC RESULTS:           input signals:      197
ABC RESULTS:          output signals:        6
Removing temp directory.

2.41.19. Executing TECHMAP pass (map to technology primitives).

2.41.19.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.41.19.2. Continuing TECHMAP pass.
Using template SB_DFFR_$abc9_byp for cells of type SB_DFFR_$abc9_byp.
Using template SB_DFFS_$abc9_byp for cells of type SB_DFFS_$abc9_byp.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_DFFER_$abc9_byp for cells of type SB_DFFER_$abc9_byp.
No more expansions possible.
<suppressed ~329 debug messages>

2.42. Executing ICE40_WRAPCARRY pass (wrap carries).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/ff_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/ff_map.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 82 unused cells and 5907 unused wires.

2.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:      367
  1-LUT                2
  2-LUT               47
  3-LUT              212
  4-LUT              106
  with \SB_CARRY    (#0)  125
  with \SB_CARRY    (#1)  126

Eliminating LUTs.
Number of LUTs:      367
  1-LUT                2
  2-LUT               47
  3-LUT              212
  4-LUT              106
  with \SB_CARRY    (#0)  125
  with \SB_CARRY    (#1)  126

Combining LUTs.
Number of LUTs:      367
  1-LUT                2
  2-LUT               47
  3-LUT              212
  4-LUT              106
  with \SB_CARRY    (#0)  125
  with \SB_CARRY    (#1)  126

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~1803 debug messages>

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ice40/cells_map.v' to AST representation.
verilog frontend filename /opt/homebrew/bin/../share/yosys/ice40/cells_map.v
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$ab2e45f7a350a5d7d54d88d8019d5256ae32568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
No more expansions possible.
<suppressed ~500 debug messages>
Removed 0 unused cells and 857 unused wires.

2.46. Executing AUTONAME pass.
Renamed 993 objects in module dad_core (63 iterations).
<suppressed ~993 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `dad_core'. Setting top module to dad_core.

2.47.1. Analyzing design hierarchy..
Top module:  \dad_core

2.47.2. Analyzing design hierarchy..
Top module:  \dad_core
Removed 0 unused modules.

2.48. Printing statistics.

=== dad_core ===

        +----------Local Count, excluding submodules.
        | 
      314 wires
     1161 wire bits
      314 public wires
     1161 public wire bits
        6 ports
      196 port bits
      686 submodules
      126   SB_CARRY
       64   SB_DFFER
      128   SB_DFFR
        1   SB_DFFS
      367   SB_LUT4

=== design hierarchy ===

        +----------Count including submodules.
        | 
        - dad_core

        +----------Count including submodules.
        | 
      314 wires
     1161 wire bits
      314 public wires
     1161 public wire bits
        6 ports
      196 port bits
        - memories
        - memory bits
        - processes
        - cells
      686 submodules
      126   SB_CARRY
       64   SB_DFFER
      128   SB_DFFR
        1   SB_DFFS
      367   SB_LUT4

2.49. Executing CHECK pass (checking for obvious problems).
Checking module dad_core...
Found and reported 0 problems.

3. Printing statistics.

=== dad_core ===

        +----------Local Count, excluding submodules.
        | 
      314 wires
     1161 wire bits
      314 public wires
     1161 public wire bits
        6 ports
      196 port bits
      686 cells
      126   SB_CARRY
       64   SB_DFFER
      128   SB_DFFR
        1   SB_DFFS
      367   SB_LUT4

End of script. Logfile hash: 331dcb067f, CPU: user 0.69s system 0.03s, MEM: 35.16 MB peak
Yosys 0.59+0 (git sha1 26b51148a80ea546481cf4f0516be97e4ba251cc, clang++ 14.0.3 -fPIC -O3)
Time spent: 52% 21x read_verilog (0 sec), 20% 1x abc9_exe (0 sec), ...
lukascain@Lukass-iMac downloads % 
