Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 15:18:16 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                       Path #1                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                             19.634 |              1.101 |
| Logic Delay               | 0.094(11%)              | 5.502(29%)                                                                                                                                                                                                                                                                         | 0.096(9%)          |
| Net Delay                 | 0.842(89%)              | 14.132(71%)                                                                                                                                                                                                                                                                        | 1.005(91%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                              0.004 |             -0.241 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                            -16.513 |              1.775 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                           | 1% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                357 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                 53 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                 53 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                 41 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                            | sr_p.sr_1[249]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[249]/D                                                                                                                                                                                                                                                                   | sr_p.sr_2[249]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                    Path #2                                                                                                                                    | WorstPath from Dst |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                         3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                        19.626 |              0.669 |
| Logic Delay               | 0.094(11%)              | 5.537(29%)                                                                                                                                                                                                                                                                    | 0.095(15%)         |
| Net Delay                 | 0.842(89%)              | 14.089(71%)                                                                                                                                                                                                                                                                   | 0.574(85%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                         0.003 |             -0.248 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                       -16.506 |              2.200 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                               |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                      | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                           339 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                            52 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                            52 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT2 LUT5 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                           | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                          | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                          | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                            21 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                       | sr_p.sr_1[247]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[247]/D                                                                                                                                                                                                                                                              | sr_p.sr_2[247]/D   |
+---------------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                  Path #3                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                   19.632 |              0.539 |
| Logic Delay               | 0.094(11%)              | 5.816(30%)                                                                                                                                                                                                                                                               | 0.097(18%)         |
| Net Delay                 | 0.842(89%)              | 13.816(70%)                                                                                                                                                                                                                                                              | 0.442(82%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                    0.029 |             -0.360 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                  -16.486 |              2.218 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 1% x 5%                 | 10% x 3%                                                                                                                                                                                                                                                                 | 1% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                                   | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                      403 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT5 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                       38 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                  | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[240]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                  Path #4                                                                                                                                 | WorstPath from Dst |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                    3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                   19.626 |              0.955 |
| Logic Delay               | 0.094(11%)              | 5.533(29%)                                                                                                                                                                                                                                                               | 0.096(11%)         |
| Net Delay                 | 0.842(89%)              | 14.093(71%)                                                                                                                                                                                                                                                              | 0.859(89%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                    0.027 |             -0.273 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                  -16.482 |              1.888 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                          |                    |
| Bounding Box Size         | 1% x 5%                 | 10% x 3%                                                                                                                                                                                                                                                                 | 4% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                                   | (1, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                      391 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                             | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                       51 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                       51 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT2 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                      | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                     | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                     | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                       38 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                        0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                   | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                   | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                  | sr_p.sr_1[244]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[244]/D                                                                                                                                                                                                                                                         | sr_p.sr_2[244]/D   |
+---------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                         Path #5                                                                                                                                         | WorstPath from Dst |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                                   3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                                  19.463 |              0.575 |
| Logic Delay               | 0.094(11%)              | 5.683(30%)                                                                                                                                                                                                                                                                              | 0.096(17%)         |
| Net Delay                 | 0.842(89%)              | 13.780(70%)                                                                                                                                                                                                                                                                             | 0.479(83%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                                  -0.134 |             -0.156 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                                 -16.480 |              2.386 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                         |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                                | 1% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                                                  | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                     369 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                            | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                      54 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                      54 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT2 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                     | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                     | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                                    | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                                    | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                      42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                       0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                                  | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                                  | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                                 | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                        | sr_p.sr_2[252]/D   |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                       Path #6                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                             19.628 |              0.237 |
| Logic Delay               | 0.094(11%)              | 5.587(29%)                                                                                                                                                                                                                                                                         | 0.097(41%)         |
| Net Delay                 | 0.842(89%)              | 14.041(71%)                                                                                                                                                                                                                                                                        | 0.140(59%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                              0.031 |             -0.011 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                            -16.480 |              2.869 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                328 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                 53 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                 53 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT2 LUT6 LUT6 LUT3 LUT5 LUT4 LUT6 LUT5 LUT5 LUT4 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                 21 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                            | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                   | sr_p.sr_2[241]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                       Path #7                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                             19.682 |              0.941 |
| Logic Delay               | 0.094(11%)              | 5.536(29%)                                                                                                                                                                                                                                                                         | 0.096(11%)         |
| Net Delay                 | 0.842(89%)              | 14.146(71%)                                                                                                                                                                                                                                                                        | 0.845(89%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                              0.091 |             -0.358 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                            -16.474 |              1.817 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (0, 1)                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                354 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                 53 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                 53 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                 43 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                            | sr_p.sr_1[245]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[245]/D                                                                                                                                                                                                                                                                   | sr_p.sr_2[245]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                               Path #8                                                                                                                               | WorstPath from Dst |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                               3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                              19.521 |              0.709 |
| Logic Delay               | 0.094(11%)              | 5.466(29%)                                                                                                                                                                                                                                                          | 0.096(14%)         |
| Net Delay                 | 0.842(89%)              | 14.055(71%)                                                                                                                                                                                                                                                         | 0.613(86%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                              -0.068 |             -0.256 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                             -16.472 |              2.151 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                     |                    |
| Bounding Box Size         | 1% x 5%                 | 10% x 3%                                                                                                                                                                                                                                                            | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                              | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                 402 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                        | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                  50 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                  50 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT2 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                 | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                  36 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                   0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                              | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                              | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                             | sr_p.sr_1[255]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[255]/D                                                                                                                                                                                                                                                    | sr_p.sr_2[255]/D   |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                       Path #9                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                             19.612 |              0.460 |
| Logic Delay               | 0.094(11%)              | 5.642(29%)                                                                                                                                                                                                                                                                         | 0.096(21%)         |
| Net Delay                 | 0.842(89%)              | 13.970(71%)                                                                                                                                                                                                                                                                        | 0.364(79%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                              0.028 |             -0.362 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                            -16.467 |              2.295 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                           | 1% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                368 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                 53 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                 53 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT2 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                 42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                            | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                   | sr_p.sr_2[243]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |     WorstPath to Src    |                                                                                                                                      Path #10                                                                                                                                      | WorstPath from Dst |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                   3.125 |                                                                                                                                                                                                                                                                              3.125 |              3.125 |
| Path Delay                |                   0.936 |                                                                                                                                                                                                                                                                             19.516 |              0.472 |
| Logic Delay               | 0.094(11%)              | 5.585(29%)                                                                                                                                                                                                                                                                         | 0.096(21%)         |
| Net Delay                 | 0.842(89%)              | 13.931(71%)                                                                                                                                                                                                                                                                        | 0.376(79%)         |
| Clock Skew                |                  -0.193 |                                                                                                                                                                                                                                                                             -0.068 |             -0.241 |
| Slack                     |                   1.988 |                                                                                                                                                                                                                                                                            -16.467 |              2.403 |
| Timing Exception          |                         |                                                                                                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 1% x 5%                 | 11% x 3%                                                                                                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 1)                  | (1, 1)                                                                                                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                       4 |                                                                                                                                                                                                                                                                                368 |                  1 |
| Fixed Loc                 |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                       0 |                                                                                                                                                                                                                                                                                 53 |                  0 |
| Routes                    |                       1 |                                                                                                                                                                                                                                                                                 53 |                  1 |
| Logical Path              | FDRE FDRE               | FDRE LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT2 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                     | clk                                                                                                                                                                                                                                                                                | clk                |
| DSP Block                 | None                    | None                                                                                                                                                                                                                                                                               | None               |
| BRAM                      | None                    | None                                                                                                                                                                                                                                                                               | None               |
| IO Crossings              |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                       4 |                                                                                                                                                                                                                                                                                 42 |                  1 |
| Dont Touch                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                       0 |                                                                                                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | sr_p.sr_15[37]/C        | muon_cand_2.pt_1_rep1/C                                                                                                                                                                                                                                                            | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_2.pt_1_rep1/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                   | sr_p.sr_2[250]/D   |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 17 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 36 | 37 | 38 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 3.125ns     | 744 | 1 | 2 | 13 | 6 |  5 |  5 | 10 |  3 |  7 | 12 |  2 |  6 |  9 | 14 |  1 |  2 | 11 |  3 |  2 |  2 |  7 |  7 |  9 |  5 |  5 | 10 |  1 | 16 |  4 |  2 | 10 |  5 |  1 |  9 |  1 | 11 |  4 | 10 |  1 |  6 |  4 |  3 |  2 |  6 |  1 |
+-----------------+-------------+-----+---+---+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                           Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                   wrapper | 0.59 |           2.80 |           14972 | 0(0.0%) | 140(2.2%) | 267(4.3%) | 827(13.2%) | 1323(21.1%) | 3702(59.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D000_IORET-freq320retfan10000_rev_1 | 0.74 |           4.51 |            6163 | 0(0.0%) | 136(2.2%) | 266(4.3%) | 742(12.0%) | 1320(21.4%) | 3699(60.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                       shift_reg_tap_256_4 | 0.00 |           1.05 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                     shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       106% | (CLEM_X63Y361,CLEL_R_X66Y368) | wrapper(100%) |            0% |       5.41518 | 99%          | 0%         |   0% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      |                2 |       119% | (CLEL_R_X62Y344,CLEM_X64Y347) | wrapper(100%) |            0% |       5.44531 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |       108% | (CLEM_X60Y347,NULL_X371Y363)  | wrapper(100%) |            0% |       5.38542 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |       107% | (CLEL_R_X62Y366,CLEM_X64Y369) | wrapper(100%) |            0% |       5.41406 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.036% | (CLEM_X60Y346,CLEM_X61Y355)   | wrapper(100%) |            0% |        5.3375 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                3 |           0.188% | (CLEM_X56Y356,CLEM_X67Y367)   | wrapper(100%) |            0% |       5.16526 | 97%          | 0%         |   5% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.111% | (CLEM_X56Y340,CLEM_X63Y355)   | wrapper(100%) |            0% |        4.7875 | 91%          | 0%         |  12% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.150% | (CLEL_R_X55Y348,CLEM_X66Y371) | wrapper(100%) |            0% |       5.18782 | 97%          | 0%         |   6% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X60Y384,CLEM_X60Y384)   |               |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                3 |           0.094% | (CLEM_X58Y390,CLEM_X63Y401)   | wrapper(100%) |            0% |      0.692708 | 12%          | 0%         |  14% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Long   |                1 |           0.003% | (CLEM_X60Y343,CLEM_X60Y344)   | wrapper(100%) |            0% |        4.5625 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                0 |           0.001% | (CLEM_X60Y362,CLEM_X60Y362)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.122% | (CLEM_X57Y341,CLEM_X64Y372)   | wrapper(100%) |            0% |       5.06438 | 95%          | 0%         |  11% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.282% | (NULL_X319Y352,CLEM_X65Y370)  | wrapper(100%) |            0% |        3.5861 | 68%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.310% | (NULL_X319Y351,CLEM_X65Y369)  | wrapper(100%) |            0% |       3.47724 | 65%          | 0%         |   8% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.308% | (CLEM_X51Y340,CLEM_X66Y371)   | wrapper(100%) |            0% |       4.02008 | 76%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X57Y368 | 352             | 550          | 48%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y369 | 352             | 549          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X57Y368   | 350             | 550          | 45%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y370 | 352             | 548          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X58Y368   | 354             | 550          | 44%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y367 | 352             | 551          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X57Y367   | 350             | 551          | 44%                  | wrapper(100%) | Y                   |
| CLEM_X57Y366   | 350             | 552          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X58Y370   | 354             | 548          | 43%                  | wrapper(100%) | Y                   |
| CLEM_X57Y369   | 350             | 549          | 43%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X57Y367   | 350             | 551          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X57Y366   | 350             | 552          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X57Y368   | 350             | 550          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X57Y365   | 350             | 553          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y368 | 352             | 550          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X56Y366   | 346             | 552          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X58Y368   | 354             | 550          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y366 | 352             | 552          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X57Y367 | 352             | 551          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X56Y367   | 346             | 551          | 30%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


