part=xcvu11p-flga2577-1-e

[hls]
clock=10
flow_target=vitis
syn.file=example.cpp
syn.file=example.h
syn.top=krnl_transfer
tb.file=example_tb.cpp
package.output.format=xo
package.output.syn=false

