vendor_name = ModelSim
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_logic.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/charwidth=20__charheight=30.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/index.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/index_logo.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/img_bars.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/imem.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/dmem.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/img_data_logo.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/VGA_Audio_PLL.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/Reset_Delay.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/skeleton.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/PS2_Interface.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/PS2_Controller.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/processor.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/pll.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/pll.qip
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/pll.cmp
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/lcd.sv
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/imem.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/imem.qip
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/imem.cmp
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/Hexadecimal_To_Seven_Segment.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/dmem.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/dmem.qip
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/dmem.cmp
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/Altera_UP_PS2_Data_In.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/Altera_UP_PS2_Command_Out.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/vga_controller.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/video_sync_generator.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/vga_controller_typer.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_data.qip
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_data.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_indexcolor.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_index.qip
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_index.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/character_data.qip
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/character_data.v
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/typer_data.mif
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/Waveform.vwf
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/output_files/Waveform.vwf
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/output_files/Waveform1.vwf
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/tn74/Documents/ECE350/Missiles/lab7_skeleton_restored/db/altsyncram_5sb1.tdf
design_name = typer_logic
instance = comp, \finished_saving_char~output , finished_saving_char~output, typer_logic, 1
instance = comp, \mem_waddr[0]~output , mem_waddr[0]~output, typer_logic, 1
instance = comp, \mem_waddr[1]~output , mem_waddr[1]~output, typer_logic, 1
instance = comp, \mem_waddr[2]~output , mem_waddr[2]~output, typer_logic, 1
instance = comp, \mem_waddr[3]~output , mem_waddr[3]~output, typer_logic, 1
instance = comp, \mem_waddr[4]~output , mem_waddr[4]~output, typer_logic, 1
instance = comp, \mem_waddr[5]~output , mem_waddr[5]~output, typer_logic, 1
instance = comp, \mem_waddr[6]~output , mem_waddr[6]~output, typer_logic, 1
instance = comp, \mem_waddr[7]~output , mem_waddr[7]~output, typer_logic, 1
instance = comp, \mem_waddr[8]~output , mem_waddr[8]~output, typer_logic, 1
instance = comp, \mem_waddr[9]~output , mem_waddr[9]~output, typer_logic, 1
instance = comp, \mem_waddr[10]~output , mem_waddr[10]~output, typer_logic, 1
instance = comp, \mem_waddr[11]~output , mem_waddr[11]~output, typer_logic, 1
instance = comp, \mem_waddr[12]~output , mem_waddr[12]~output, typer_logic, 1
instance = comp, \mem_waddr[13]~output , mem_waddr[13]~output, typer_logic, 1
instance = comp, \mem_waddr[14]~output , mem_waddr[14]~output, typer_logic, 1
instance = comp, \mem_waddr[15]~output , mem_waddr[15]~output, typer_logic, 1
instance = comp, \mem_waddr[16]~output , mem_waddr[16]~output, typer_logic, 1
instance = comp, \mem_waddr[17]~output , mem_waddr[17]~output, typer_logic, 1
instance = comp, \mem_waddr[18]~output , mem_waddr[18]~output, typer_logic, 1
instance = comp, \mem_wdata[0]~output , mem_wdata[0]~output, typer_logic, 1
instance = comp, \mem_wdata[1]~output , mem_wdata[1]~output, typer_logic, 1
instance = comp, \mem_wdata[2]~output , mem_wdata[2]~output, typer_logic, 1
instance = comp, \mem_wenable~output , mem_wenable~output, typer_logic, 1
instance = comp, \clock~input , clock~input, typer_logic, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, typer_logic, 1
instance = comp, \start_writing_character~input , start_writing_character~input, typer_logic, 1
instance = comp, \char_count[0]~11 , char_count[0]~11, typer_logic, 1
instance = comp, \always0~0 , always0~0, typer_logic, 1
instance = comp, \row_count[3]~6 , row_count[3]~6, typer_logic, 1
instance = comp, \char_count[0] , char_count[0], typer_logic, 1
instance = comp, \char_count[1]~13 , char_count[1]~13, typer_logic, 1
instance = comp, \char_count[1] , char_count[1], typer_logic, 1
instance = comp, \char_count[2]~15 , char_count[2]~15, typer_logic, 1
instance = comp, \char_count[2] , char_count[2], typer_logic, 1
instance = comp, \char_count[3]~17 , char_count[3]~17, typer_logic, 1
instance = comp, \char_count[3] , char_count[3], typer_logic, 1
instance = comp, \char_count[4]~19 , char_count[4]~19, typer_logic, 1
instance = comp, \char_count[4] , char_count[4], typer_logic, 1
instance = comp, \char_count[5]~21 , char_count[5]~21, typer_logic, 1
instance = comp, \char_count[5] , char_count[5], typer_logic, 1
instance = comp, \char_count[6]~23 , char_count[6]~23, typer_logic, 1
instance = comp, \char_count[6] , char_count[6], typer_logic, 1
instance = comp, \LessThan0~0 , LessThan0~0, typer_logic, 1
instance = comp, \char_count[7]~25 , char_count[7]~25, typer_logic, 1
instance = comp, \char_count[7] , char_count[7], typer_logic, 1
instance = comp, \char_count[8]~27 , char_count[8]~27, typer_logic, 1
instance = comp, \char_count[8] , char_count[8], typer_logic, 1
instance = comp, \Mux0~0 , Mux0~0, typer_logic, 1
instance = comp, \char_count[9]~29 , char_count[9]~29, typer_logic, 1
instance = comp, \char_count[9] , char_count[9], typer_logic, 1
instance = comp, \char_count[10]~31 , char_count[10]~31, typer_logic, 1
instance = comp, \char_count[10] , char_count[10], typer_logic, 1
instance = comp, \row_count[3]~5 , row_count[3]~5, typer_logic, 1
instance = comp, \busy~2 , busy~2, typer_logic, 1
instance = comp, \Add7~0 , Add7~0, typer_logic, 1
instance = comp, \character_pixel_index~28 , character_pixel_index~28, typer_logic, 1
instance = comp, \row_count[0]~7 , row_count[0]~7, typer_logic, 1
instance = comp, \row_count[0] , row_count[0], typer_logic, 1
instance = comp, \row_count[1]~9 , row_count[1]~9, typer_logic, 1
instance = comp, \row_count[1] , row_count[1], typer_logic, 1
instance = comp, \row_count[2]~11 , row_count[2]~11, typer_logic, 1
instance = comp, \row_count[2] , row_count[2], typer_logic, 1
instance = comp, \row_count[3]~13 , row_count[3]~13, typer_logic, 1
instance = comp, \row_count[3] , row_count[3], typer_logic, 1
instance = comp, \row_count[4]~15 , row_count[4]~15, typer_logic, 1
instance = comp, \row_count[4] , row_count[4], typer_logic, 1
instance = comp, \Equal0~0 , Equal0~0, typer_logic, 1
instance = comp, \Equal0~1 , Equal0~1, typer_logic, 1
instance = comp, \character_pixel_index[0]~29 , character_pixel_index[0]~29, typer_logic, 1
instance = comp, \character_pixel_index[0] , character_pixel_index[0], typer_logic, 1
instance = comp, \mem_waddr_reg[0]~feeder , mem_waddr_reg[0]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[0]~0 , mem_waddr_reg[0]~0, typer_logic, 1
instance = comp, \mem_waddr_reg[0] , mem_waddr_reg[0], typer_logic, 1
instance = comp, \Add7~2 , Add7~2, typer_logic, 1
instance = comp, \character_pixel_index~30 , character_pixel_index~30, typer_logic, 1
instance = comp, \character_pixel_index[1] , character_pixel_index[1], typer_logic, 1
instance = comp, \mem_waddr_reg[1] , mem_waddr_reg[1], typer_logic, 1
instance = comp, \col_num[0]~input , col_num[0]~input, typer_logic, 1
instance = comp, \Add7~4 , Add7~4, typer_logic, 1
instance = comp, \character_pixel_index~31 , character_pixel_index~31, typer_logic, 1
instance = comp, \character_pixel_index[2] , character_pixel_index[2], typer_logic, 1
instance = comp, \mem_waddr_reg[2] , mem_waddr_reg[2], typer_logic, 1
instance = comp, \col_num[1]~input , col_num[1]~input, typer_logic, 1
instance = comp, \Add7~6 , Add7~6, typer_logic, 1
instance = comp, \character_pixel_index~32 , character_pixel_index~32, typer_logic, 1
instance = comp, \character_pixel_index[3] , character_pixel_index[3], typer_logic, 1
instance = comp, \mem_waddr_reg[3]~feeder , mem_waddr_reg[3]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[3] , mem_waddr_reg[3], typer_logic, 1
instance = comp, \Add7~8 , Add7~8, typer_logic, 1
instance = comp, \col_num[2]~input , col_num[2]~input, typer_logic, 1
instance = comp, \Add4~0 , Add4~0, typer_logic, 1
instance = comp, \character_pixel_index~33 , character_pixel_index~33, typer_logic, 1
instance = comp, \character_pixel_index[4] , character_pixel_index[4], typer_logic, 1
instance = comp, \mem_waddr_reg[4] , mem_waddr_reg[4], typer_logic, 1
instance = comp, \col_num[3]~input , col_num[3]~input, typer_logic, 1
instance = comp, \Add4~2 , Add4~2, typer_logic, 1
instance = comp, \Add7~10 , Add7~10, typer_logic, 1
instance = comp, \character_pixel_index~34 , character_pixel_index~34, typer_logic, 1
instance = comp, \character_pixel_index[5] , character_pixel_index[5], typer_logic, 1
instance = comp, \mem_waddr_reg[5]~feeder , mem_waddr_reg[5]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[5] , mem_waddr_reg[5], typer_logic, 1
instance = comp, \Add7~12 , Add7~12, typer_logic, 1
instance = comp, \col_num[4]~input , col_num[4]~input, typer_logic, 1
instance = comp, \Add4~4 , Add4~4, typer_logic, 1
instance = comp, \character_pixel_index~35 , character_pixel_index~35, typer_logic, 1
instance = comp, \character_pixel_index[6] , character_pixel_index[6], typer_logic, 1
instance = comp, \mem_waddr_reg[6]~feeder , mem_waddr_reg[6]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[6] , mem_waddr_reg[6], typer_logic, 1
instance = comp, \Add6~0 , Add6~0, typer_logic, 1
instance = comp, \Add7~14 , Add7~14, typer_logic, 1
instance = comp, \character_pixel_index[7]~0 , character_pixel_index[7]~0, typer_logic, 1
instance = comp, \col_num[5]~input , col_num[5]~input, typer_logic, 1
instance = comp, \Add4~6 , Add4~6, typer_logic, 1
instance = comp, \character_pixel_index[7] , character_pixel_index[7], typer_logic, 1
instance = comp, \mem_waddr_reg[7]~feeder , mem_waddr_reg[7]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[7] , mem_waddr_reg[7], typer_logic, 1
instance = comp, \Add6~2 , Add6~2, typer_logic, 1
instance = comp, \Add7~16 , Add7~16, typer_logic, 1
instance = comp, \character_pixel_index[8]~1 , character_pixel_index[8]~1, typer_logic, 1
instance = comp, \row_num[0]~input , row_num[0]~input, typer_logic, 1
instance = comp, \col_num[6]~input , col_num[6]~input, typer_logic, 1
instance = comp, \Add4~8 , Add4~8, typer_logic, 1
instance = comp, \Add5~0 , Add5~0, typer_logic, 1
instance = comp, \character_pixel_index[8] , character_pixel_index[8], typer_logic, 1
instance = comp, \mem_waddr_reg[8]~feeder , mem_waddr_reg[8]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[8] , mem_waddr_reg[8], typer_logic, 1
instance = comp, \Add6~4 , Add6~4, typer_logic, 1
instance = comp, \Add7~18 , Add7~18, typer_logic, 1
instance = comp, \character_pixel_index[9]~2 , character_pixel_index[9]~2, typer_logic, 1
instance = comp, \row_num[1]~input , row_num[1]~input, typer_logic, 1
instance = comp, \col_num[7]~input , col_num[7]~input, typer_logic, 1
instance = comp, \Add4~10 , Add4~10, typer_logic, 1
instance = comp, \Add5~2 , Add5~2, typer_logic, 1
instance = comp, \character_pixel_index[9] , character_pixel_index[9], typer_logic, 1
instance = comp, \mem_waddr_reg[9] , mem_waddr_reg[9], typer_logic, 1
instance = comp, \Add7~20 , Add7~20, typer_logic, 1
instance = comp, \Add6~6 , Add6~6, typer_logic, 1
instance = comp, \character_pixel_index[10]~3 , character_pixel_index[10]~3, typer_logic, 1
instance = comp, \Add4~12 , Add4~12, typer_logic, 1
instance = comp, \row_num[2]~input , row_num[2]~input, typer_logic, 1
instance = comp, \Add3~0 , Add3~0, typer_logic, 1
instance = comp, \Add5~4 , Add5~4, typer_logic, 1
instance = comp, \character_pixel_index[10] , character_pixel_index[10], typer_logic, 1
instance = comp, \mem_waddr_reg[10] , mem_waddr_reg[10], typer_logic, 1
instance = comp, \Add6~8 , Add6~8, typer_logic, 1
instance = comp, \Add7~22 , Add7~22, typer_logic, 1
instance = comp, \character_pixel_index[11]~4 , character_pixel_index[11]~4, typer_logic, 1
instance = comp, \row_num[3]~input , row_num[3]~input, typer_logic, 1
instance = comp, \Add3~2 , Add3~2, typer_logic, 1
instance = comp, \Add4~14 , Add4~14, typer_logic, 1
instance = comp, \Add5~6 , Add5~6, typer_logic, 1
instance = comp, \character_pixel_index[11] , character_pixel_index[11], typer_logic, 1
instance = comp, \mem_waddr_reg[11] , mem_waddr_reg[11], typer_logic, 1
instance = comp, \Add6~10 , Add6~10, typer_logic, 1
instance = comp, \Add7~24 , Add7~24, typer_logic, 1
instance = comp, \character_pixel_index[12]~5 , character_pixel_index[12]~5, typer_logic, 1
instance = comp, \row_num[4]~input , row_num[4]~input, typer_logic, 1
instance = comp, \Add0~1 , Add0~1, typer_logic, 1
instance = comp, \Add0~2 , Add0~2, typer_logic, 1
instance = comp, \Add0~4 , Add0~4, typer_logic, 1
instance = comp, \Add0~6 , Add0~6, typer_logic, 1
instance = comp, \Add0~8 , Add0~8, typer_logic, 1
instance = comp, \Add1~0 , Add1~0, typer_logic, 1
instance = comp, \Add2~1 , Add2~1, typer_logic, 1
instance = comp, \Add2~3 , Add2~3, typer_logic, 1
instance = comp, \Add2~5 , Add2~5, typer_logic, 1
instance = comp, \Add2~7 , Add2~7, typer_logic, 1
instance = comp, \Add2~8 , Add2~8, typer_logic, 1
instance = comp, \Add3~4 , Add3~4, typer_logic, 1
instance = comp, \Add4~16 , Add4~16, typer_logic, 1
instance = comp, \Add5~8 , Add5~8, typer_logic, 1
instance = comp, \character_pixel_index[12] , character_pixel_index[12], typer_logic, 1
instance = comp, \mem_waddr_reg[12] , mem_waddr_reg[12], typer_logic, 1
instance = comp, \Add7~26 , Add7~26, typer_logic, 1
instance = comp, \Add6~12 , Add6~12, typer_logic, 1
instance = comp, \character_pixel_index[13]~6 , character_pixel_index[13]~6, typer_logic, 1
instance = comp, \row_num[5]~input , row_num[5]~input, typer_logic, 1
instance = comp, \Add0~10 , Add0~10, typer_logic, 1
instance = comp, \Add1~2 , Add1~2, typer_logic, 1
instance = comp, \Add2~10 , Add2~10, typer_logic, 1
instance = comp, \Add3~6 , Add3~6, typer_logic, 1
instance = comp, \Add5~10 , Add5~10, typer_logic, 1
instance = comp, \character_pixel_index[13] , character_pixel_index[13], typer_logic, 1
instance = comp, \mem_waddr_reg[13] , mem_waddr_reg[13], typer_logic, 1
instance = comp, \Add7~28 , Add7~28, typer_logic, 1
instance = comp, \Add6~14 , Add6~14, typer_logic, 1
instance = comp, \character_pixel_index[14]~7 , character_pixel_index[14]~7, typer_logic, 1
instance = comp, \row_num[6]~input , row_num[6]~input, typer_logic, 1
instance = comp, \Add0~12 , Add0~12, typer_logic, 1
instance = comp, \Add1~4 , Add1~4, typer_logic, 1
instance = comp, \Add2~12 , Add2~12, typer_logic, 1
instance = comp, \Add3~8 , Add3~8, typer_logic, 1
instance = comp, \Add5~12 , Add5~12, typer_logic, 1
instance = comp, \character_pixel_index[14] , character_pixel_index[14], typer_logic, 1
instance = comp, \mem_waddr_reg[14] , mem_waddr_reg[14], typer_logic, 1
instance = comp, \Add6~16 , Add6~16, typer_logic, 1
instance = comp, \Add7~30 , Add7~30, typer_logic, 1
instance = comp, \character_pixel_index[15]~8 , character_pixel_index[15]~8, typer_logic, 1
instance = comp, \row_num[7]~input , row_num[7]~input, typer_logic, 1
instance = comp, \Add0~14 , Add0~14, typer_logic, 1
instance = comp, \Add1~6 , Add1~6, typer_logic, 1
instance = comp, \Add2~14 , Add2~14, typer_logic, 1
instance = comp, \Add3~10 , Add3~10, typer_logic, 1
instance = comp, \Add5~14 , Add5~14, typer_logic, 1
instance = comp, \character_pixel_index[15] , character_pixel_index[15], typer_logic, 1
instance = comp, \mem_waddr_reg[15]~feeder , mem_waddr_reg[15]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[15] , mem_waddr_reg[15], typer_logic, 1
instance = comp, \Add6~18 , Add6~18, typer_logic, 1
instance = comp, \Add7~32 , Add7~32, typer_logic, 1
instance = comp, \character_pixel_index[16]~9 , character_pixel_index[16]~9, typer_logic, 1
instance = comp, \Add0~16 , Add0~16, typer_logic, 1
instance = comp, \Add1~8 , Add1~8, typer_logic, 1
instance = comp, \Add2~16 , Add2~16, typer_logic, 1
instance = comp, \Add3~12 , Add3~12, typer_logic, 1
instance = comp, \Add5~16 , Add5~16, typer_logic, 1
instance = comp, \character_pixel_index[16] , character_pixel_index[16], typer_logic, 1
instance = comp, \mem_waddr_reg[16]~feeder , mem_waddr_reg[16]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[16] , mem_waddr_reg[16], typer_logic, 1
instance = comp, \Add7~34 , Add7~34, typer_logic, 1
instance = comp, \Add6~20 , Add6~20, typer_logic, 1
instance = comp, \character_pixel_index[17]~10 , character_pixel_index[17]~10, typer_logic, 1
instance = comp, \Add0~18 , Add0~18, typer_logic, 1
instance = comp, \Add1~10 , Add1~10, typer_logic, 1
instance = comp, \Add2~18 , Add2~18, typer_logic, 1
instance = comp, \Add3~14 , Add3~14, typer_logic, 1
instance = comp, \Add5~18 , Add5~18, typer_logic, 1
instance = comp, \character_pixel_index[17] , character_pixel_index[17], typer_logic, 1
instance = comp, \mem_waddr_reg[17]~feeder , mem_waddr_reg[17]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[17] , mem_waddr_reg[17], typer_logic, 1
instance = comp, \Add6~22 , Add6~22, typer_logic, 1
instance = comp, \Add7~36 , Add7~36, typer_logic, 1
instance = comp, \character_pixel_index[18]~11 , character_pixel_index[18]~11, typer_logic, 1
instance = comp, \Add1~12 , Add1~12, typer_logic, 1
instance = comp, \Add2~20 , Add2~20, typer_logic, 1
instance = comp, \Add3~16 , Add3~16, typer_logic, 1
instance = comp, \Add5~20 , Add5~20, typer_logic, 1
instance = comp, \character_pixel_index[18] , character_pixel_index[18], typer_logic, 1
instance = comp, \mem_waddr_reg[18]~feeder , mem_waddr_reg[18]~feeder, typer_logic, 1
instance = comp, \mem_waddr_reg[18] , mem_waddr_reg[18], typer_logic, 1
instance = comp, \character_input[0]~input , character_input[0]~input, typer_logic, 1
instance = comp, \writing_char[0]~feeder , writing_char[0]~feeder, typer_logic, 1
instance = comp, \writing_char[0] , writing_char[0], typer_logic, 1
instance = comp, \character_input[1]~input , character_input[1]~input, typer_logic, 1
instance = comp, \writing_char[1]~feeder , writing_char[1]~feeder, typer_logic, 1
instance = comp, \writing_char[1] , writing_char[1], typer_logic, 1
instance = comp, \character_input[2]~input , character_input[2]~input, typer_logic, 1
instance = comp, \writing_char[2] , writing_char[2], typer_logic, 1
instance = comp, \character_input[3]~input , character_input[3]~input, typer_logic, 1
instance = comp, \writing_char[3]~feeder , writing_char[3]~feeder, typer_logic, 1
instance = comp, \writing_char[3] , writing_char[3], typer_logic, 1
instance = comp, \character_input[4]~input , character_input[4]~input, typer_logic, 1
instance = comp, \writing_char[4] , writing_char[4], typer_logic, 1
instance = comp, \character_input[5]~input , character_input[5]~input, typer_logic, 1
instance = comp, \writing_char[5]~feeder , writing_char[5]~feeder, typer_logic, 1
instance = comp, \writing_char[5] , writing_char[5], typer_logic, 1
instance = comp, \character_input[6]~input , character_input[6]~input, typer_logic, 1
instance = comp, \writing_char[6]~feeder , writing_char[6]~feeder, typer_logic, 1
instance = comp, \writing_char[6] , writing_char[6], typer_logic, 1
instance = comp, \character_input[7]~input , character_input[7]~input, typer_logic, 1
instance = comp, \writing_char[7] , writing_char[7], typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a576 , character_data_inst|altsyncram_component|auto_generated|ram_block1a576, typer_logic, 1
instance = comp, \Mux0~386 , Mux0~386, typer_logic, 1
instance = comp, \Mux0~387 , Mux0~387, typer_logic, 1
instance = comp, \Mux0~384 , Mux0~384, typer_logic, 1
instance = comp, \Mux0~385 , Mux0~385, typer_logic, 1
instance = comp, \Mux0~388 , Mux0~388, typer_logic, 1
instance = comp, \Mux0~396 , Mux0~396, typer_logic, 1
instance = comp, \Mux0~397 , Mux0~397, typer_logic, 1
instance = comp, \Mux0~389 , Mux0~389, typer_logic, 1
instance = comp, \Mux0~390 , Mux0~390, typer_logic, 1
instance = comp, \Mux0~393 , Mux0~393, typer_logic, 1
instance = comp, \Mux0~394 , Mux0~394, typer_logic, 1
instance = comp, \Mux0~391 , Mux0~391, typer_logic, 1
instance = comp, \Mux0~392 , Mux0~392, typer_logic, 1
instance = comp, \Mux0~395 , Mux0~395, typer_logic, 1
instance = comp, \Mux0~398 , Mux0~398, typer_logic, 1
instance = comp, \Mux0~399 , Mux0~399, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a512 , character_data_inst|altsyncram_component|auto_generated|ram_block1a512, typer_logic, 1
instance = comp, \Mux0~373 , Mux0~373, typer_logic, 1
instance = comp, \Mux0~374 , Mux0~374, typer_logic, 1
instance = comp, \Mux0~380 , Mux0~380, typer_logic, 1
instance = comp, \Mux0~381 , Mux0~381, typer_logic, 1
instance = comp, \Mux0~377 , Mux0~377, typer_logic, 1
instance = comp, \Mux0~378 , Mux0~378, typer_logic, 1
instance = comp, \Mux0~375 , Mux0~375, typer_logic, 1
instance = comp, \Mux0~376 , Mux0~376, typer_logic, 1
instance = comp, \Mux0~379 , Mux0~379, typer_logic, 1
instance = comp, \Mux0~382 , Mux0~382, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a15 , character_data_inst|altsyncram_component|auto_generated|ram_block1a15, typer_logic, 1
instance = comp, \Mux0~342 , Mux0~342, typer_logic, 1
instance = comp, \Mux0~343 , Mux0~343, typer_logic, 1
instance = comp, \Mux0~344 , Mux0~344, typer_logic, 1
instance = comp, \Mux0~345 , Mux0~345, typer_logic, 1
instance = comp, \Mux0~346 , Mux0~346, typer_logic, 1
instance = comp, \Mux0~347 , Mux0~347, typer_logic, 1
instance = comp, \Mux0~348 , Mux0~348, typer_logic, 1
instance = comp, \Mux0~349 , Mux0~349, typer_logic, 1
instance = comp, \Mux0~350 , Mux0~350, typer_logic, 1
instance = comp, \Mux0~351 , Mux0~351, typer_logic, 1
instance = comp, \Mux0~359 , Mux0~359, typer_logic, 1
instance = comp, \Mux0~360 , Mux0~360, typer_logic, 1
instance = comp, \Mux0~352 , Mux0~352, typer_logic, 1
instance = comp, \Mux0~353 , Mux0~353, typer_logic, 1
instance = comp, \Mux0~356 , Mux0~356, typer_logic, 1
instance = comp, \Mux0~357 , Mux0~357, typer_logic, 1
instance = comp, \Mux0~354 , Mux0~354, typer_logic, 1
instance = comp, \Mux0~355 , Mux0~355, typer_logic, 1
instance = comp, \Mux0~358 , Mux0~358, typer_logic, 1
instance = comp, \Mux0~361 , Mux0~361, typer_logic, 1
instance = comp, \Mux0~362 , Mux0~362, typer_logic, 1
instance = comp, \Mux0~363 , Mux0~363, typer_logic, 1
instance = comp, \Mux0~369 , Mux0~369, typer_logic, 1
instance = comp, \Mux0~370 , Mux0~370, typer_logic, 1
instance = comp, \Mux0~366 , Mux0~366, typer_logic, 1
instance = comp, \Mux0~367 , Mux0~367, typer_logic, 1
instance = comp, \Mux0~364 , Mux0~364, typer_logic, 1
instance = comp, \Mux0~365 , Mux0~365, typer_logic, 1
instance = comp, \Mux0~368 , Mux0~368, typer_logic, 1
instance = comp, \Mux0~371 , Mux0~371, typer_logic, 1
instance = comp, \Mux0~372 , Mux0~372, typer_logic, 1
instance = comp, \Mux0~383 , Mux0~383, typer_logic, 1
instance = comp, \Mux0~400 , Mux0~400, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a259 , character_data_inst|altsyncram_component|auto_generated|ram_block1a259, typer_logic, 1
instance = comp, \Mux0~8 , Mux0~8, typer_logic, 1
instance = comp, \Mux0~9 , Mux0~9, typer_logic, 1
instance = comp, \Mux0~1 , Mux0~1, typer_logic, 1
instance = comp, \Mux0~2 , Mux0~2, typer_logic, 1
instance = comp, \Mux0~3 , Mux0~3, typer_logic, 1
instance = comp, \Mux0~4 , Mux0~4, typer_logic, 1
instance = comp, \Mux0~5 , Mux0~5, typer_logic, 1
instance = comp, \Mux0~6 , Mux0~6, typer_logic, 1
instance = comp, \Mux0~7 , Mux0~7, typer_logic, 1
instance = comp, \Mux0~10 , Mux0~10, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a258 , character_data_inst|altsyncram_component|auto_generated|ram_block1a258, typer_logic, 1
instance = comp, \Mux0~39 , Mux0~39, typer_logic, 1
instance = comp, \Mux0~40 , Mux0~40, typer_logic, 1
instance = comp, \Mux0~34 , Mux0~34, typer_logic, 1
instance = comp, \Mux0~35 , Mux0~35, typer_logic, 1
instance = comp, \Mux0~36 , Mux0~36, typer_logic, 1
instance = comp, \Mux0~37 , Mux0~37, typer_logic, 1
instance = comp, \Mux0~38 , Mux0~38, typer_logic, 1
instance = comp, \Mux0~32 , Mux0~32, typer_logic, 1
instance = comp, \Mux0~33 , Mux0~33, typer_logic, 1
instance = comp, \Mux0~41 , Mux0~41, typer_logic, 1
instance = comp, \Mux0~18 , Mux0~18, typer_logic, 1
instance = comp, \Mux0~19 , Mux0~19, typer_logic, 1
instance = comp, \Mux0~15 , Mux0~15, typer_logic, 1
instance = comp, \Mux0~16 , Mux0~16, typer_logic, 1
instance = comp, \Mux0~13 , Mux0~13, typer_logic, 1
instance = comp, \Mux0~14 , Mux0~14, typer_logic, 1
instance = comp, \Mux0~17 , Mux0~17, typer_logic, 1
instance = comp, \Mux0~11 , Mux0~11, typer_logic, 1
instance = comp, \Mux0~12 , Mux0~12, typer_logic, 1
instance = comp, \Mux0~20 , Mux0~20, typer_logic, 1
instance = comp, \Mux0~21 , Mux0~21, typer_logic, 1
instance = comp, \Mux0~22 , Mux0~22, typer_logic, 1
instance = comp, \Mux0~28 , Mux0~28, typer_logic, 1
instance = comp, \Mux0~29 , Mux0~29, typer_logic, 1
instance = comp, \Mux0~25 , Mux0~25, typer_logic, 1
instance = comp, \Mux0~26 , Mux0~26, typer_logic, 1
instance = comp, \Mux0~23 , Mux0~23, typer_logic, 1
instance = comp, \Mux0~24 , Mux0~24, typer_logic, 1
instance = comp, \Mux0~27 , Mux0~27, typer_logic, 1
instance = comp, \Mux0~30 , Mux0~30, typer_logic, 1
instance = comp, \Mux0~31 , Mux0~31, typer_logic, 1
instance = comp, \Mux0~42 , Mux0~42, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a312 , character_data_inst|altsyncram_component|auto_generated|ram_block1a312, typer_logic, 1
instance = comp, \Mux0~76 , Mux0~76, typer_logic, 1
instance = comp, \Mux0~77 , Mux0~77, typer_logic, 1
instance = comp, \Mux0~78 , Mux0~78, typer_logic, 1
instance = comp, \Mux0~79 , Mux0~79, typer_logic, 1
instance = comp, \Mux0~80 , Mux0~80, typer_logic, 1
instance = comp, \Mux0~74 , Mux0~74, typer_logic, 1
instance = comp, \Mux0~75 , Mux0~75, typer_logic, 1
instance = comp, \Mux0~81 , Mux0~81, typer_logic, 1
instance = comp, \Mux0~82 , Mux0~82, typer_logic, 1
instance = comp, \Mux0~83 , Mux0~83, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a264 , character_data_inst|altsyncram_component|auto_generated|ram_block1a264, typer_logic, 1
instance = comp, \Mux0~53 , Mux0~53, typer_logic, 1
instance = comp, \Mux0~54 , Mux0~54, typer_logic, 1
instance = comp, \Mux0~60 , Mux0~60, typer_logic, 1
instance = comp, \Mux0~61 , Mux0~61, typer_logic, 1
instance = comp, \Mux0~55 , Mux0~55, typer_logic, 1
instance = comp, \Mux0~56 , Mux0~56, typer_logic, 1
instance = comp, \Mux0~57 , Mux0~57, typer_logic, 1
instance = comp, \Mux0~58 , Mux0~58, typer_logic, 1
instance = comp, \Mux0~59 , Mux0~59, typer_logic, 1
instance = comp, \Mux0~62 , Mux0~62, typer_logic, 1
instance = comp, \Mux0~70 , Mux0~70, typer_logic, 1
instance = comp, \Mux0~71 , Mux0~71, typer_logic, 1
instance = comp, \Mux0~63 , Mux0~63, typer_logic, 1
instance = comp, \Mux0~64 , Mux0~64, typer_logic, 1
instance = comp, \Mux0~65 , Mux0~65, typer_logic, 1
instance = comp, \Mux0~66 , Mux0~66, typer_logic, 1
instance = comp, \Mux0~67 , Mux0~67, typer_logic, 1
instance = comp, \Mux0~68 , Mux0~68, typer_logic, 1
instance = comp, \Mux0~69 , Mux0~69, typer_logic, 1
instance = comp, \Mux0~72 , Mux0~72, typer_logic, 1
instance = comp, \Mux0~73 , Mux0~73, typer_logic, 1
instance = comp, \Mux0~50 , Mux0~50, typer_logic, 1
instance = comp, \Mux0~51 , Mux0~51, typer_logic, 1
instance = comp, \Mux0~47 , Mux0~47, typer_logic, 1
instance = comp, \Mux0~48 , Mux0~48, typer_logic, 1
instance = comp, \Mux0~45 , Mux0~45, typer_logic, 1
instance = comp, \Mux0~46 , Mux0~46, typer_logic, 1
instance = comp, \Mux0~49 , Mux0~49, typer_logic, 1
instance = comp, \Mux0~43 , Mux0~43, typer_logic, 1
instance = comp, \Mux0~44 , Mux0~44, typer_logic, 1
instance = comp, \Mux0~52 , Mux0~52, typer_logic, 1
instance = comp, \Mux0~84 , Mux0~84, typer_logic, 1
instance = comp, \Mux0~85 , Mux0~85, typer_logic, 1
instance = comp, \Mux0~86 , Mux0~86, typer_logic, 1
instance = comp, \Mux0~92 , Mux0~92, typer_logic, 1
instance = comp, \Mux0~93 , Mux0~93, typer_logic, 1
instance = comp, \Mux0~89 , Mux0~89, typer_logic, 1
instance = comp, \Mux0~90 , Mux0~90, typer_logic, 1
instance = comp, \Mux0~87 , Mux0~87, typer_logic, 1
instance = comp, \Mux0~88 , Mux0~88, typer_logic, 1
instance = comp, \Mux0~91 , Mux0~91, typer_logic, 1
instance = comp, \Mux0~94 , Mux0~94, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a256 , character_data_inst|altsyncram_component|auto_generated|ram_block1a256, typer_logic, 1
instance = comp, \Mux0~95 , Mux0~95, typer_logic, 1
instance = comp, \Mux0~96 , Mux0~96, typer_logic, 1
instance = comp, \Mux0~102 , Mux0~102, typer_logic, 1
instance = comp, \Mux0~103 , Mux0~103, typer_logic, 1
instance = comp, \Mux0~97 , Mux0~97, typer_logic, 1
instance = comp, \Mux0~98 , Mux0~98, typer_logic, 1
instance = comp, \Mux0~99 , Mux0~99, typer_logic, 1
instance = comp, \Mux0~100 , Mux0~100, typer_logic, 1
instance = comp, \Mux0~101 , Mux0~101, typer_logic, 1
instance = comp, \Mux0~104 , Mux0~104, typer_logic, 1
instance = comp, \Mux0~105 , Mux0~105, typer_logic, 1
instance = comp, \Mux0~106 , Mux0~106, typer_logic, 1
instance = comp, \Mux0~112 , Mux0~112, typer_logic, 1
instance = comp, \Mux0~113 , Mux0~113, typer_logic, 1
instance = comp, \Mux0~109 , Mux0~109, typer_logic, 1
instance = comp, \Mux0~110 , Mux0~110, typer_logic, 1
instance = comp, \Mux0~107 , Mux0~107, typer_logic, 1
instance = comp, \Mux0~108 , Mux0~108, typer_logic, 1
instance = comp, \Mux0~111 , Mux0~111, typer_logic, 1
instance = comp, \Mux0~114 , Mux0~114, typer_logic, 1
instance = comp, \Mux0~115 , Mux0~115, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a302 , character_data_inst|altsyncram_component|auto_generated|ram_block1a302, typer_logic, 1
instance = comp, \Mux0~123 , Mux0~123, typer_logic, 1
instance = comp, \Mux0~124 , Mux0~124, typer_logic, 1
instance = comp, \Mux0~116 , Mux0~116, typer_logic, 1
instance = comp, \Mux0~117 , Mux0~117, typer_logic, 1
instance = comp, \Mux0~118 , Mux0~118, typer_logic, 1
instance = comp, \Mux0~119 , Mux0~119, typer_logic, 1
instance = comp, \Mux0~120 , Mux0~120, typer_logic, 1
instance = comp, \Mux0~121 , Mux0~121, typer_logic, 1
instance = comp, \Mux0~122 , Mux0~122, typer_logic, 1
instance = comp, \Mux0~125 , Mux0~125, typer_logic, 1
instance = comp, \Mux0~126 , Mux0~126, typer_logic, 1
instance = comp, \Mux0~127 , Mux0~127, typer_logic, 1
instance = comp, \Mux0~135 , Mux0~135, typer_logic, 1
instance = comp, \Mux0~136 , Mux0~136, typer_logic, 1
instance = comp, \Mux0~128 , Mux0~128, typer_logic, 1
instance = comp, \Mux0~129 , Mux0~129, typer_logic, 1
instance = comp, \Mux0~130 , Mux0~130, typer_logic, 1
instance = comp, \Mux0~131 , Mux0~131, typer_logic, 1
instance = comp, \Mux0~132 , Mux0~132, typer_logic, 1
instance = comp, \Mux0~133 , Mux0~133, typer_logic, 1
instance = comp, \Mux0~134 , Mux0~134, typer_logic, 1
instance = comp, \Mux0~137 , Mux0~137, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a266 , character_data_inst|altsyncram_component|auto_generated|ram_block1a266, typer_logic, 1
instance = comp, \Mux0~155 , Mux0~155, typer_logic, 1
instance = comp, \Mux0~156 , Mux0~156, typer_logic, 1
instance = comp, \Mux0~150 , Mux0~150, typer_logic, 1
instance = comp, \Mux0~151 , Mux0~151, typer_logic, 1
instance = comp, \Mux0~152 , Mux0~152, typer_logic, 1
instance = comp, \Mux0~153 , Mux0~153, typer_logic, 1
instance = comp, \Mux0~154 , Mux0~154, typer_logic, 1
instance = comp, \Mux0~148 , Mux0~148, typer_logic, 1
instance = comp, \Mux0~149 , Mux0~149, typer_logic, 1
instance = comp, \Mux0~157 , Mux0~157, typer_logic, 1
instance = comp, \Mux0~145 , Mux0~145, typer_logic, 1
instance = comp, \Mux0~146 , Mux0~146, typer_logic, 1
instance = comp, \Mux0~142 , Mux0~142, typer_logic, 1
instance = comp, \Mux0~143 , Mux0~143, typer_logic, 1
instance = comp, \Mux0~140 , Mux0~140, typer_logic, 1
instance = comp, \Mux0~141 , Mux0~141, typer_logic, 1
instance = comp, \Mux0~144 , Mux0~144, typer_logic, 1
instance = comp, \Mux0~138 , Mux0~138, typer_logic, 1
instance = comp, \Mux0~139 , Mux0~139, typer_logic, 1
instance = comp, \Mux0~147 , Mux0~147, typer_logic, 1
instance = comp, \Mux0~158 , Mux0~158, typer_logic, 1
instance = comp, \Mux0~161 , Mux0~161, typer_logic, 1
instance = comp, \Mux0~162 , Mux0~162, typer_logic, 1
instance = comp, \Mux0~163 , Mux0~163, typer_logic, 1
instance = comp, \Mux0~164 , Mux0~164, typer_logic, 1
instance = comp, \Mux0~165 , Mux0~165, typer_logic, 1
instance = comp, \Mux0~159 , Mux0~159, typer_logic, 1
instance = comp, \Mux0~160 , Mux0~160, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a18 , character_data_inst|altsyncram_component|auto_generated|ram_block1a18, typer_logic, 1
instance = comp, \Mux0~166 , Mux0~166, typer_logic, 1
instance = comp, \Mux0~167 , Mux0~167, typer_logic, 1
instance = comp, \Mux0~168 , Mux0~168, typer_logic, 1
instance = comp, \Mux0~169 , Mux0~169, typer_logic, 1
instance = comp, \Mux0~170 , Mux0~170, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a5 , character_data_inst|altsyncram_component|auto_generated|ram_block1a5, typer_logic, 1
instance = comp, \Mux0~220 , Mux0~220, typer_logic, 1
instance = comp, \Mux0~221 , Mux0~221, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a2 , character_data_inst|altsyncram_component|auto_generated|ram_block1a2, typer_logic, 1
instance = comp, \Mux0~213 , Mux0~213, typer_logic, 1
instance = comp, \Mux0~214 , Mux0~214, typer_logic, 1
instance = comp, \Mux0~217 , Mux0~217, typer_logic, 1
instance = comp, \Mux0~218 , Mux0~218, typer_logic, 1
instance = comp, \Mux0~215 , Mux0~215, typer_logic, 1
instance = comp, \Mux0~216 , Mux0~216, typer_logic, 1
instance = comp, \Mux0~219 , Mux0~219, typer_logic, 1
instance = comp, \Mux0~222 , Mux0~222, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a4 , character_data_inst|altsyncram_component|auto_generated|ram_block1a4, typer_logic, 1
instance = comp, \Mux0~251 , Mux0~251, typer_logic, 1
instance = comp, \Mux0~252 , Mux0~252, typer_logic, 1
instance = comp, \Mux0~244 , Mux0~244, typer_logic, 1
instance = comp, \Mux0~245 , Mux0~245, typer_logic, 1
instance = comp, \Mux0~246 , Mux0~246, typer_logic, 1
instance = comp, \Mux0~247 , Mux0~247, typer_logic, 1
instance = comp, \Mux0~248 , Mux0~248, typer_logic, 1
instance = comp, \Mux0~249 , Mux0~249, typer_logic, 1
instance = comp, \Mux0~250 , Mux0~250, typer_logic, 1
instance = comp, \Mux0~253 , Mux0~253, typer_logic, 1
instance = comp, \Mux0~230 , Mux0~230, typer_logic, 1
instance = comp, \Mux0~231 , Mux0~231, typer_logic, 1
instance = comp, \Mux0~223 , Mux0~223, typer_logic, 1
instance = comp, \Mux0~224 , Mux0~224, typer_logic, 1
instance = comp, \Mux0~227 , Mux0~227, typer_logic, 1
instance = comp, \Mux0~228 , Mux0~228, typer_logic, 1
instance = comp, \Mux0~225 , Mux0~225, typer_logic, 1
instance = comp, \Mux0~226 , Mux0~226, typer_logic, 1
instance = comp, \Mux0~229 , Mux0~229, typer_logic, 1
instance = comp, \Mux0~232 , Mux0~232, typer_logic, 1
instance = comp, \Mux0~233 , Mux0~233, typer_logic, 1
instance = comp, \Mux0~234 , Mux0~234, typer_logic, 1
instance = comp, \Mux0~240 , Mux0~240, typer_logic, 1
instance = comp, \Mux0~241 , Mux0~241, typer_logic, 1
instance = comp, \Mux0~235 , Mux0~235, typer_logic, 1
instance = comp, \Mux0~236 , Mux0~236, typer_logic, 1
instance = comp, \Mux0~237 , Mux0~237, typer_logic, 1
instance = comp, \Mux0~238 , Mux0~238, typer_logic, 1
instance = comp, \Mux0~239 , Mux0~239, typer_logic, 1
instance = comp, \Mux0~242 , Mux0~242, typer_logic, 1
instance = comp, \Mux0~243 , Mux0~243, typer_logic, 1
instance = comp, \Mux0~254 , Mux0~254, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a14 , character_data_inst|altsyncram_component|auto_generated|ram_block1a14, typer_logic, 1
instance = comp, \Mux0~286 , Mux0~286, typer_logic, 1
instance = comp, \Mux0~287 , Mux0~287, typer_logic, 1
instance = comp, \Mux0~293 , Mux0~293, typer_logic, 1
instance = comp, \Mux0~294 , Mux0~294, typer_logic, 1
instance = comp, \Mux0~288 , Mux0~288, typer_logic, 1
instance = comp, \Mux0~289 , Mux0~289, typer_logic, 1
instance = comp, \Mux0~290 , Mux0~290, typer_logic, 1
instance = comp, \Mux0~291 , Mux0~291, typer_logic, 1
instance = comp, \Mux0~292 , Mux0~292, typer_logic, 1
instance = comp, \Mux0~295 , Mux0~295, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a0 , character_data_inst|altsyncram_component|auto_generated|ram_block1a0, typer_logic, 1
instance = comp, \Mux0~272 , Mux0~272, typer_logic, 1
instance = comp, \Mux0~273 , Mux0~273, typer_logic, 1
instance = comp, \Mux0~265 , Mux0~265, typer_logic, 1
instance = comp, \Mux0~266 , Mux0~266, typer_logic, 1
instance = comp, \Mux0~269 , Mux0~269, typer_logic, 1
instance = comp, \Mux0~270 , Mux0~270, typer_logic, 1
instance = comp, \Mux0~267 , Mux0~267, typer_logic, 1
instance = comp, \Mux0~268 , Mux0~268, typer_logic, 1
instance = comp, \Mux0~271 , Mux0~271, typer_logic, 1
instance = comp, \Mux0~274 , Mux0~274, typer_logic, 1
instance = comp, \Mux0~275 , Mux0~275, typer_logic, 1
instance = comp, \Mux0~276 , Mux0~276, typer_logic, 1
instance = comp, \Mux0~282 , Mux0~282, typer_logic, 1
instance = comp, \Mux0~283 , Mux0~283, typer_logic, 1
instance = comp, \Mux0~277 , Mux0~277, typer_logic, 1
instance = comp, \Mux0~278 , Mux0~278, typer_logic, 1
instance = comp, \Mux0~279 , Mux0~279, typer_logic, 1
instance = comp, \Mux0~280 , Mux0~280, typer_logic, 1
instance = comp, \Mux0~281 , Mux0~281, typer_logic, 1
instance = comp, \Mux0~284 , Mux0~284, typer_logic, 1
instance = comp, \Mux0~285 , Mux0~285, typer_logic, 1
instance = comp, \Mux0~255 , Mux0~255, typer_logic, 1
instance = comp, \Mux0~256 , Mux0~256, typer_logic, 1
instance = comp, \Mux0~262 , Mux0~262, typer_logic, 1
instance = comp, \Mux0~263 , Mux0~263, typer_logic, 1
instance = comp, \Mux0~257 , Mux0~257, typer_logic, 1
instance = comp, \Mux0~258 , Mux0~258, typer_logic, 1
instance = comp, \Mux0~259 , Mux0~259, typer_logic, 1
instance = comp, \Mux0~260 , Mux0~260, typer_logic, 1
instance = comp, \Mux0~261 , Mux0~261, typer_logic, 1
instance = comp, \Mux0~264 , Mux0~264, typer_logic, 1
instance = comp, \Mux0~296 , Mux0~296, typer_logic, 1
instance = comp, \Mux0~297 , Mux0~297, typer_logic, 1
instance = comp, \Mux0~305 , Mux0~305, typer_logic, 1
instance = comp, \Mux0~306 , Mux0~306, typer_logic, 1
instance = comp, \Mux0~298 , Mux0~298, typer_logic, 1
instance = comp, \Mux0~299 , Mux0~299, typer_logic, 1
instance = comp, \Mux0~302 , Mux0~302, typer_logic, 1
instance = comp, \Mux0~303 , Mux0~303, typer_logic, 1
instance = comp, \Mux0~300 , Mux0~300, typer_logic, 1
instance = comp, \Mux0~301 , Mux0~301, typer_logic, 1
instance = comp, \Mux0~304 , Mux0~304, typer_logic, 1
instance = comp, \Mux0~307 , Mux0~307, typer_logic, 1
instance = comp, \Mux0~336 , Mux0~336, typer_logic, 1
instance = comp, \Mux0~337 , Mux0~337, typer_logic, 1
instance = comp, \character_data_inst|altsyncram_component|auto_generated|ram_block1a6 , character_data_inst|altsyncram_component|auto_generated|ram_block1a6, typer_logic, 1
instance = comp, \Mux0~329 , Mux0~329, typer_logic, 1
instance = comp, \Mux0~330 , Mux0~330, typer_logic, 1
instance = comp, \Mux0~331 , Mux0~331, typer_logic, 1
instance = comp, \Mux0~332 , Mux0~332, typer_logic, 1
instance = comp, \Mux0~333 , Mux0~333, typer_logic, 1
instance = comp, \Mux0~334 , Mux0~334, typer_logic, 1
instance = comp, \Mux0~335 , Mux0~335, typer_logic, 1
instance = comp, \Mux0~338 , Mux0~338, typer_logic, 1
instance = comp, \Mux0~318 , Mux0~318, typer_logic, 1
instance = comp, \Mux0~319 , Mux0~319, typer_logic, 1
instance = comp, \Mux0~325 , Mux0~325, typer_logic, 1
instance = comp, \Mux0~326 , Mux0~326, typer_logic, 1
instance = comp, \Mux0~320 , Mux0~320, typer_logic, 1
instance = comp, \Mux0~321 , Mux0~321, typer_logic, 1
instance = comp, \Mux0~322 , Mux0~322, typer_logic, 1
instance = comp, \Mux0~323 , Mux0~323, typer_logic, 1
instance = comp, \Mux0~324 , Mux0~324, typer_logic, 1
instance = comp, \Mux0~327 , Mux0~327, typer_logic, 1
instance = comp, \Mux0~315 , Mux0~315, typer_logic, 1
instance = comp, \Mux0~316 , Mux0~316, typer_logic, 1
instance = comp, \Mux0~312 , Mux0~312, typer_logic, 1
instance = comp, \Mux0~313 , Mux0~313, typer_logic, 1
instance = comp, \Mux0~310 , Mux0~310, typer_logic, 1
instance = comp, \Mux0~311 , Mux0~311, typer_logic, 1
instance = comp, \Mux0~314 , Mux0~314, typer_logic, 1
instance = comp, \Mux0~308 , Mux0~308, typer_logic, 1
instance = comp, \Mux0~309 , Mux0~309, typer_logic, 1
instance = comp, \Mux0~317 , Mux0~317, typer_logic, 1
instance = comp, \Mux0~328 , Mux0~328, typer_logic, 1
instance = comp, \Mux0~339 , Mux0~339, typer_logic, 1
instance = comp, \Mux0~171 , Mux0~171, typer_logic, 1
instance = comp, \Mux0~172 , Mux0~172, typer_logic, 1
instance = comp, \Mux0~178 , Mux0~178, typer_logic, 1
instance = comp, \Mux0~179 , Mux0~179, typer_logic, 1
instance = comp, \Mux0~175 , Mux0~175, typer_logic, 1
instance = comp, \Mux0~176 , Mux0~176, typer_logic, 1
instance = comp, \Mux0~173 , Mux0~173, typer_logic, 1
instance = comp, \Mux0~174 , Mux0~174, typer_logic, 1
instance = comp, \Mux0~177 , Mux0~177, typer_logic, 1
instance = comp, \Mux0~180 , Mux0~180, typer_logic, 1
instance = comp, \Mux0~209 , Mux0~209, typer_logic, 1
instance = comp, \Mux0~210 , Mux0~210, typer_logic, 1
instance = comp, \Mux0~206 , Mux0~206, typer_logic, 1
instance = comp, \Mux0~207 , Mux0~207, typer_logic, 1
instance = comp, \Mux0~204 , Mux0~204, typer_logic, 1
instance = comp, \Mux0~205 , Mux0~205, typer_logic, 1
instance = comp, \Mux0~208 , Mux0~208, typer_logic, 1
instance = comp, \Mux0~202 , Mux0~202, typer_logic, 1
instance = comp, \Mux0~203 , Mux0~203, typer_logic, 1
instance = comp, \Mux0~211 , Mux0~211, typer_logic, 1
instance = comp, \Mux0~181 , Mux0~181, typer_logic, 1
instance = comp, \Mux0~182 , Mux0~182, typer_logic, 1
instance = comp, \Mux0~188 , Mux0~188, typer_logic, 1
instance = comp, \Mux0~189 , Mux0~189, typer_logic, 1
instance = comp, \Mux0~183 , Mux0~183, typer_logic, 1
instance = comp, \Mux0~184 , Mux0~184, typer_logic, 1
instance = comp, \Mux0~185 , Mux0~185, typer_logic, 1
instance = comp, \Mux0~186 , Mux0~186, typer_logic, 1
instance = comp, \Mux0~187 , Mux0~187, typer_logic, 1
instance = comp, \Mux0~190 , Mux0~190, typer_logic, 1
instance = comp, \Mux0~198 , Mux0~198, typer_logic, 1
instance = comp, \Mux0~199 , Mux0~199, typer_logic, 1
instance = comp, \Mux0~191 , Mux0~191, typer_logic, 1
instance = comp, \Mux0~192 , Mux0~192, typer_logic, 1
instance = comp, \Mux0~193 , Mux0~193, typer_logic, 1
instance = comp, \Mux0~194 , Mux0~194, typer_logic, 1
instance = comp, \Mux0~195 , Mux0~195, typer_logic, 1
instance = comp, \Mux0~196 , Mux0~196, typer_logic, 1
instance = comp, \Mux0~197 , Mux0~197, typer_logic, 1
instance = comp, \Mux0~200 , Mux0~200, typer_logic, 1
instance = comp, \Mux0~201 , Mux0~201, typer_logic, 1
instance = comp, \Mux0~212 , Mux0~212, typer_logic, 1
instance = comp, \Mux0~340 , Mux0~340, typer_logic, 1
instance = comp, \Mux0~341 , Mux0~341, typer_logic, 1
instance = comp, \Mux0~401 , Mux0~401, typer_logic, 1
instance = comp, \mem_wdata_reg[0] , mem_wdata_reg[0], typer_logic, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
