Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Dec 14 20:43:18 2018
| Host         : ettus-betty running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_utilization -omit_locs -file /home/buildbot/fpga_worker/build_FPGA_N300_XG/work/src/usrp3/top/n3xx/build-N300_XG/build.rpt
| Design       : n3xx
| Device       : 7z035ffg900-2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-----------+-------+
|          Site Type         |  Used  | Available | Util% |
+----------------------------+--------+-----------+-------+
| Slice LUTs                 | 114089 |    171900 | 66.37 |
|   LUT as Logic             | 101054 |    171900 | 58.79 |
|   LUT as Memory            |  13035 |     70400 | 18.52 |
|     LUT as Distributed RAM |   6466 |           |       |
|     LUT as Shift Register  |   6569 |           |       |
| Slice Registers            | 167736 |    343800 | 48.79 |
|   Register as Flip Flop    | 167722 |    343800 | 48.78 |
|   Register as Latch        |      0 |    343800 |  0.00 |
|   Register as AND/OR       |     14 |    343800 | <0.01 |
| F7 Muxes                   |   1064 |    109300 |  0.97 |
| F8 Muxes                   |    100 |     54650 |  0.18 |
+----------------------------+--------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 14     |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 3674   |          Yes |           - |          Set |
| 22849  |          Yes |           - |        Reset |
| 2543   |          Yes |         Set |            - |
| 138686 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+-------------------------------------------+--------+-----------+-------+
|                 Site Type                 |  Used  | Available | Util% |
+-------------------------------------------+--------+-----------+-------+
| Slice                                     |  47090 |     54650 | 86.17 |
|   SLICEL                                  |  31908 |           |       |
|   SLICEM                                  |  15182 |           |       |
| LUT as Logic                              | 101054 |    171900 | 58.79 |
|   using O5 output only                    |      9 |           |       |
|   using O6 output only                    |  78450 |           |       |
|   using O5 and O6                         |  22595 |           |       |
| LUT as Memory                             |  13035 |     70400 | 18.52 |
|   LUT as Distributed RAM                  |   6466 |           |       |
|     using O5 output only                  |      0 |           |       |
|     using O6 output only                  |    270 |           |       |
|     using O5 and O6                       |   6196 |           |       |
|   LUT as Shift Register                   |   6569 |           |       |
|     using O5 output only                  |   3724 |           |       |
|     using O6 output only                  |   2201 |           |       |
|     using O5 and O6                       |    644 |           |       |
| LUT Flip Flop Pairs                       |  58961 |    171900 | 34.30 |
|   fully used LUT-FF pairs                 |  15585 |           |       |
|   LUT-FF pairs with one unused LUT output |  41148 |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  37418 |           |       |
| Unique Control Sets                       |   5803 |           |       |
+-------------------------------------------+--------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+-------+-----------+-------+
|     Site Type     |  Used | Available | Util% |
+-------------------+-------+-----------+-------+
| Block RAM Tile    | 283.5 |       500 | 56.70 |
|   RAMB36/FIFO*    |   250 |       500 | 50.00 |
|     RAMB36E1 only |   250 |           |       |
|   RAMB18          |    67 |      1000 |  6.70 |
|     RAMB18E1 only |    67 |           |       |
+-------------------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-----------+-------+
|    Site Type   | Used | Available | Util% |
+----------------+------+-----------+-------+
| DSPs           |  148 |       900 | 16.44 |
|   DSP48E1 only |  148 |           |       |
+----------------+------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-----------+--------+
|          Site Type          | Used | Available |  Util% |
+-----------------------------+------+-----------+--------+
| Bonded IOB                  |  185 |       362 |  51.10 |
|   IOB Master Pads           |   94 |           |        |
|   IOB Slave Pads            |   91 |           |        |
|   IOB Flip Flops            |   30 |           |        |
| Bonded IPADs                |   18 |        50 |  36.00 |
| Bonded OPADs                |   12 |        32 |  37.50 |
| Bonded IOPADs               |  130 |       130 | 100.00 |
| PHY_CONTROL                 |    2 |         8 |  25.00 |
| PHASER_REF                  |    2 |         8 |  25.00 |
| OUT_FIFO                    |    8 |        32 |  25.00 |
| IN_FIFO                     |    4 |        32 |  12.50 |
| IDELAYCTRL                  |    1 |         8 |  12.50 |
| IBUFDS                      |    6 |       348 |   1.72 |
| GTXE2_COMMON                |    2 |         4 |  50.00 |
| GTXE2_CHANNEL               |    6 |        16 |  37.50 |
| PHASER_OUT/PHASER_OUT_PHY   |    8 |        32 |  25.00 |
|   PHASER_OUT_PHY only       |    8 |           |        |
| PHASER_IN/PHASER_IN_PHY     |    4 |        32 |  12.50 |
|   PHASER_IN_PHY only        |    4 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   32 |       400 |   8.00 |
|   IDELAYE2 only             |   32 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    3 |         8 |  37.50 |
| ILOGIC                      |   38 |       362 |  10.50 |
|   IFF_IDDR_Register         |    6 |           |        |
|   ISERDES                   |   32 |       362 |        |
| OLOGIC                      |  102 |       362 |  28.18 |
|   OUTFF_Register            |   30 |           |        |
|   OUTFF_ODDR_Register       |    7 |           |        |
|   TFF_ODDR_Register         |    4 |           |        |
|   OSERDES                   |   65 |       362 |        |
+-----------------------------+------+-----------+--------+


6. Clocking
-----------

+------------+------+-----------+-------+
|  Site Type | Used | Available | Util% |
+------------+------+-----------+-------+
| BUFGCTRL   |   14 |        32 | 43.75 |
| BUFIO      |    0 |        32 |  0.00 |
| MMCME2_ADV |    3 |         8 | 37.50 |
| PLLE2_ADV  |    1 |         8 | 12.50 |
| BUFMRCE    |    0 |        16 |  0.00 |
| BUFHCE     |    6 |       168 |  3.57 |
| BUFR       |    1 |        32 |  3.13 |
+------------+------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-----------+--------+
|  Site Type  | Used | Available |  Util% |
+-------------+------+-----------+--------+
| BSCANE2     |    0 |         4 |   0.00 |
| CAPTUREE2   |    0 |         1 |   0.00 |
| DNA_PORT    |    0 |         1 |   0.00 |
| EFUSE_USR   |    0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |         1 |   0.00 |
| ICAPE2      |    0 |         2 |   0.00 |
| PCIE_2_1    |    0 |         1 |   0.00 |
| STARTUPE2   |    0 |         1 |   0.00 |
| XADC        |    1 |         1 | 100.00 |
+-------------+------+-----------+--------+


8. Primitives
-------------

+------------------------+--------+----------------------+
|        Ref Name        |  Used  |  Functional Category |
+------------------------+--------+----------------------+
| FDRE                   | 138686 |         Flop & Latch |
| LUT3                   |  35579 |                  LUT |
| LUT6                   |  32203 |                  LUT |
| FDCE                   |  22849 |         Flop & Latch |
| LUT2                   |  19642 |                  LUT |
| LUT5                   |  16934 |                  LUT |
| LUT4                   |  15834 |                  LUT |
| RAMD32                 |   9694 |   Distributed Memory |
| CARRY4                 |   6080 |           CarryLogic |
| SRL16E                 |   5203 |   Distributed Memory |
| FDPE                   |   3674 |         Flop & Latch |
| LUT1                   |   3457 |                  LUT |
| RAMS32                 |   2840 |   Distributed Memory |
| FDSE                   |   2543 |         Flop & Latch |
| SRLC32E                |   2010 |   Distributed Memory |
| MUXF7                  |   1064 |                MuxFx |
| RAMB36E1               |    250 |         Block Memory |
| DSP48E1                |    148 |     Block Arithmetic |
| BIBUF                  |    130 |                   IO |
| RAMD64E                |    128 |   Distributed Memory |
| OBUF                   |    111 |                   IO |
| MUXF8                  |    100 |                MuxFx |
| RAMB18E1               |     67 |         Block Memory |
| OSERDESE2              |     65 |                   IO |
| IBUF                   |     43 |                   IO |
| OBUFT_DCIEN            |     32 |                   IO |
| ISERDESE2              |     32 |                   IO |
| IDELAYE2               |     32 |                   IO |
| IBUF_IBUFDISABLE       |     32 |                   IO |
| OBUFT                  |     21 |                   IO |
| AND2B1L                |     12 |               Others |
| ODDR                   |     11 |                   IO |
| BUFG                   |     10 |                Clock |
| PHASER_OUT_PHY         |      8 |                   IO |
| OUT_FIFO               |      8 |                   IO |
| OBUFTDS_DCIEN          |      8 |                   IO |
| IBUFDS_IBUFDISABLE_INT |      8 |                   IO |
| IDDR                   |      6 |                   IO |
| IBUFDS                 |      6 |                   IO |
| GTXE2_CHANNEL          |      6 |                   IO |
| INV                    |      5 |                  LUT |
| BUFH                   |      5 |                Clock |
| PHASER_IN_PHY          |      4 |                   IO |
| IN_FIFO                |      4 |                   IO |
| BUFGCTRL               |      4 |                Clock |
| MMCME2_ADV             |      3 |                Clock |
| IBUFDS_GTE2            |      3 |                   IO |
| PHY_CONTROL            |      2 |                   IO |
| PHASER_REF             |      2 |                   IO |
| OR2L                   |      2 |               Others |
| OBUFDS                 |      2 |                   IO |
| GTXE2_COMMON           |      2 |                   IO |
| XADC                   |      1 |               Others |
| USR_ACCESSE2           |      1 |               Others |
| PS7                    |      1 | Specialized Resource |
| PLLE2_ADV              |      1 |                Clock |
| IDELAYCTRL             |      1 |                   IO |
| BUFR                   |      1 |                Clock |
| BUFHCE                 |      1 |                Clock |
+------------------------+--------+----------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+------------------------+------+
|        Ref Name        | Used |
+------------------------+------+
| fifo_short_2clk        |   96 |
| fifo_4k_2clk           |   12 |
| dds_sin_cos_lut_only   |    4 |
| complex_multiplier_dds |    4 |
| axi_hb47               |    4 |
| axi64_4k_2clk_fifo     |    4 |
| ten_gig_eth_pcs_pma    |    2 |
| hbdec3                 |    2 |
| hbdec2                 |    2 |
| hbdec1                 |    2 |
| axi_eth_dma            |    2 |
| TdcCore                |    2 |
| misc_clock_gen         |    1 |
| ddr3_32bit             |    1 |
| SyncRegsIfc            |    1 |
| Jesd204bXcvrCore       |    1 |
+------------------------+------+


Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Dec 14 20:43:33 2018
| Host         : ettus-betty running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -no_detailed_paths -file /home/buildbot/fpga_worker/build_FPGA_N300_XG/work/src/usrp3/top/n3xx/build-N300_XG/build.rpt -append
| Design       : n3xx
| Device       : 7z035-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0               487586        0.050        0.000                      0               487138        0.001        0.000                       0                188822  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
async_in_clk                                                                                                                                                     {0.000 25.000}       50.000          20.000          
async_out_clk                                                                                                                                                    {0.000 25.000}       50.000          20.000          
bus_clk                                                                                                                                                          {0.000 2.500}        5.000           200.000         
clk100                                                                                                                                                           {0.000 5.000}        10.000          100.000         
clk40                                                                                                                                                            {0.000 12.500}       25.000          40.000          
ddr3_ext_refclk                                                                                                                                                  {0.000 5.000}        10.000          100.000         
  freq_refclk_1                                                                                                                                                  {1.442 2.212}        1.538           650.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1  {1.442 2.212}        1.538           650.000         
      iserdes_clkdiv_4                                                                                                                                           {1.442 2.981}        3.077           325.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1  {1.442 2.212}        1.538           650.000         
      iserdes_clkdiv_5                                                                                                                                           {1.442 2.981}        3.077           325.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1  {1.442 2.212}        1.538           650.000         
      iserdes_clkdiv_6                                                                                                                                           {1.442 2.981}        3.077           325.000         
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1  {1.442 2.212}        1.538           650.000         
      iserdes_clkdiv_7                                                                                                                                           {1.442 2.981}        3.077           325.000         
  mem_refclk_1                                                                                                                                                   {0.000 0.769}        1.538           650.000         
    oserdes_clk_10                                                                                                                                               {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_10                                                                                                                                          {0.000 1.538}        3.077           325.000         
    oserdes_clk_11                                                                                                                                               {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_11                                                                                                                                          {0.000 1.538}        3.077           325.000         
    oserdes_clk_12                                                                                                                                               {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_12                                                                                                                                          {0.000 3.077}        6.154           162.500         
    oserdes_clk_13                                                                                                                                               {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_13                                                                                                                                          {0.000 3.077}        6.154           162.500         
    oserdes_clk_14                                                                                                                                               {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_14                                                                                                                                          {0.000 3.077}        6.154           162.500         
    oserdes_clk_15                                                                                                                                               {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_15                                                                                                                                          {0.000 3.077}        6.154           162.500         
    oserdes_clk_8                                                                                                                                                {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_8                                                                                                                                           {0.000 1.538}        3.077           325.000         
    oserdes_clk_9                                                                                                                                                {0.000 0.769}        1.538           650.000         
      oserdes_clkdiv_9                                                                                                                                           {0.000 1.538}        3.077           325.000         
  pll_clk3_out_1                                                                                                                                                 {0.000 3.077}        6.154           162.500         
    ddr3_ui_clk                                                                                                                                                  {0.000 3.077}        6.154           162.500         
    ddr3_ui_clk_2x                                                                                                                                               {0.000 6.154}        12.308          81.250          
  pll_clkfbout_1                                                                                                                                                 {0.000 5.000}        10.000          100.000         
  sync_pulse_1                                                                                                                                                   {0.673 2.212}        24.615          40.625          
fpga_clk_a                                                                                                                                                       {0.000 3.255}        6.510           153.610         
  radio_clk                                                                                                                                                      {0.000 3.255}        6.510           153.610         
    atr_bus_clk                                                                                                                                                  {0.000 6.510}        13.020          76.805          
    dsa_bus_clk                                                                                                                                                  {0.000 6.510}        13.020          76.805          
    fp_gpio_bus_clk                                                                                                                                              {0.000 6.510}        13.020          76.805          
    pl_spi_clk_a                                                                                                                                                 {0.000 162.750}      325.500         3.072           
  radio_clk_fb                                                                                                                                                   {0.000 3.255}        6.510           153.610         
fpga_clk_a_v                                                                                                                                                     {0.000 3.255}        6.510           153.610         
fpga_clk_b_v                                                                                                                                                     {0.000 3.255}        6.510           153.610         
ge_phy_clk                                                                                                                                                       {0.000 4.000}        8.000           125.000         
meas_clk_ref                                                                                                                                                     {0.000 3.000}        6.000           166.667         
  ddr3_dma_clk_misc_clock_gen                                                                                                                                    {0.000 1.646}        3.291           303.819         
  meas_clk                                                                                                                                                       {0.000 2.520}        5.040           198.413         
  meas_clk_fb                                                                                                                                                    {0.000 9.000}        18.000          55.556          
mgt_clk_dba                                                                                                                                                      {0.000 3.255}        6.510           153.610         
net_clk                                                                                                                                                          {0.000 4.000}        8.000           125.000         
ref_clk                                                                                                                                                          {0.000 20.000}       40.000          25.000          
sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK       {0.000 1.551}        3.103           322.269         
sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK       {0.000 1.551}        3.103           322.269         
sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK       {0.000 1.551}        3.103           322.269         
sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK       {0.000 1.551}        3.103           322.269         
xge_clk                                                                                                                                                          {0.000 3.200}        6.400           156.250         
  dclk_buf                                                                                                                                                       {0.000 6.400}        12.800          78.125          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
bus_clk                                                                                                                                                                0.249        0.000                      0               245942        0.053        0.000                      0               245942        0.264        0.000                       0                 96472  
clk40                                                                                                                                                                 10.020        0.000                      0                83213        0.051        0.000                      0                82853       11.500        0.000                       0                 33919  
ddr3_ext_refclk                                                                                                                                                                                                                                                                                                    3.000        0.000                       0                     1  
  freq_refclk_1                                                                                                                                                                                                                                                                                                    0.287        0.000                       0                    15  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1                                                                                                                                                    0.468        0.000                       0                    16  
      iserdes_clkdiv_4                                                                                                                                                 1.540        0.000                      0                   33        0.070        0.000                      0                   33        0.624        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1                                                                                                                                                    0.468        0.000                       0                    16  
      iserdes_clkdiv_5                                                                                                                                                 1.569        0.000                      0                   33        0.070        0.000                      0                   33        0.624        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1                                                                                                                                                    0.468        0.000                       0                    16  
      iserdes_clkdiv_6                                                                                                                                                 1.505        0.000                      0                   33        0.070        0.000                      0                   33        0.624        0.000                       0                     9  
    u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1                                                                                                                                                    0.468        0.000                       0                    16  
      iserdes_clkdiv_7                                                                                                                                                 1.561        0.000                      0                   33        0.070        0.000                      0                   33        0.624        0.000                       0                     9  
  mem_refclk_1                                                                                                                                                         0.461        0.000                      0                    2        0.324        0.000                      0                    2        0.234        0.000                       0                    15  
    oserdes_clk_10                                                                                                                                                     0.474        0.000                      0                    4        0.371        0.000                      0                    4        0.468        0.000                       0                    12  
      oserdes_clkdiv_10                                                                                                                                                2.083        0.000                      0                   36        0.066        0.000                      0                   36        0.624        0.000                       0                    11  
    oserdes_clk_11                                                                                                                                                     0.486        0.000                      0                    4        0.364        0.000                      0                    4        0.468        0.000                       0                    12  
      oserdes_clkdiv_11                                                                                                                                                1.895        0.000                      0                   36        0.062        0.000                      0                   36        0.624        0.000                       0                    11  
    oserdes_clk_12                                                                                                                                                                                                                                                                                                 0.468        0.000                       0                     1  
      oserdes_clkdiv_12                                                                                                                                                5.169        0.000                      0                    4        0.072        0.000                      0                    4        2.163        0.000                       0                     2  
    oserdes_clk_13                                                                                                                                                                                                                                                                                                 0.468        0.000                       0                     8  
      oserdes_clkdiv_13                                                                                                                                                5.159        0.000                      0                   28        0.072        0.000                      0                   28        2.163        0.000                       0                     8  
    oserdes_clk_14                                                                                                                                                                                                                                                                                                 0.468        0.000                       0                     7  
      oserdes_clkdiv_14                                                                                                                                                5.160        0.000                      0                   28        0.070        0.000                      0                   28        2.163        0.000                       0                     8  
    oserdes_clk_15                                                                                                                                                                                                                                                                                                 0.468        0.000                       0                    10  
      oserdes_clkdiv_15                                                                                                                                                4.972        0.000                      0                   40        0.062        0.000                      0                   40        2.163        0.000                       0                    11  
    oserdes_clk_8                                                                                                                                                      0.479        0.000                      0                    4        0.369        0.000                      0                    4        0.468        0.000                       0                    12  
      oserdes_clkdiv_8                                                                                                                                                 2.092        0.000                      0                   36        0.064        0.000                      0                   36        0.624        0.000                       0                    11  
    oserdes_clk_9                                                                                                                                                      0.466        0.000                      0                    4        0.375        0.000                      0                    4        0.468        0.000                       0                    12  
      oserdes_clkdiv_9                                                                                                                                                 2.082        0.000                      0                   36        0.068        0.000                      0                   36        0.624        0.000                       0                    11  
  pll_clk3_out_1                                                                                                                                                                                                                                                                                                   1.577        0.000                       0                     3  
    ddr3_ui_clk                                                                                                                                                        0.330        0.000                      0                51023        0.051        0.000                      0                51023        1.827        0.000                       0                 21271  
    ddr3_ui_clk_2x                                                                                                                                                     3.753        0.000                      0                   16        0.122        0.000                      0                   16        5.754        0.000                       0                    20  
  pll_clkfbout_1                                                                                                                                                                                                                                                                                                   8.929        0.000                       0                     2  
  sync_pulse_1                                                                                                                                                                                                                                                                                                     0.466        0.000                       0                    15  
fpga_clk_a                                                                                                                                                                                                                                                                                                         1.755        0.000                       0                     1  
  radio_clk                                                                                                                                                            0.466        0.000                      0                26600        0.050        0.000                      0                26600        2.487        0.000                       0                 11625  
  radio_clk_fb                                                                                                                                                                                                                                                                                                     5.102        0.000                       0                     3  
meas_clk_ref                                                                                                                                                                                                                                                                                                       1.500        0.000                       0                     2  
  ddr3_dma_clk_misc_clock_gen                                                                                                                                          0.166        0.000                      0                34577        0.050        0.000                      0                34577        0.878        0.000                       0                 13457  
  meas_clk                                                                                                                                                             1.074        0.000                      0                 1713        0.054        0.000                      0                 1713        2.120        0.000                       0                   912  
  meas_clk_fb                                                                                                                                                                                                                                                                                                     16.929        0.000                       0                     2  
mgt_clk_dba                                                                                                                                                            5.722        0.000                      0                    1        0.322        0.000                      0                    1        2.855        0.000                       0                     9  
net_clk                                                                                                                                                                                                                                                                                                            6.592        0.000                       0                     1  
ref_clk                                                                                                                                                                0.720        0.000                      0                  673        0.108        0.000                      0                  673       19.600        0.000                       0                   483  
sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK             0.365        0.000                      0                 3799        0.060        0.000                      0                 3799        0.001        0.000                       0                  1465  
sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK             1.174        0.000                      0                  342        0.108        0.000                      0                  342        0.001        0.000                       0                   204  
sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/RXOUTCLK             0.418        0.000                      0                 3799        0.094        0.000                      0                 3799        0.001        0.000                       0                  1465  
sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK             1.108        0.000                      0                  342        0.108        0.000                      0                  342        0.001        0.000                       0                   204  
xge_clk                                                                                                                                                                1.669        0.000                      0                13060        0.052        0.000                      0                13058        2.432        0.000                       0                  6764  
  dclk_buf                                                                                                                                                             9.971        0.000                      0                  370        0.108        0.000                      0                  370        6.000        0.000                       0                   245  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                   To Clock                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                   --------                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                                                                                                                                                             async_out_clk                                                                                                                                                     40.756        0.000                      0                    4        2.808        0.000                      0                    4  
bus_clk                                                                                                                                                      async_out_clk                                                                                                                                                     35.814        0.000                      0                    5        3.125        0.000                      0                    5  
clk40                                                                                                                                                        async_out_clk                                                                                                                                                     40.367        0.000                      0                    1        4.831        0.000                      0                    1  
radio_clk                                                                                                                                                    async_out_clk                                                                                                                                                     44.031        0.000                      0                    6        1.011        0.000                      0                    6  
atr_bus_clk                                                                                                                                                  async_out_clk                                                                                                                                                     47.911        0.000                      0                    1        1.438        0.000                      0                    1  
dsa_bus_clk                                                                                                                                                  async_out_clk                                                                                                                                                     47.888        0.000                      0                    1        1.461        0.000                      0                    1  
fp_gpio_bus_clk                                                                                                                                              async_out_clk                                                                                                                                                     44.829        0.000                      0                    1        4.157        0.000                      0                    1  
ref_clk                                                                                                                                                      async_out_clk                                                                                                                                                     42.087        0.000                      0                    1        3.725        0.000                      0                    1  
sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK   async_out_clk                                                                                                                                                     36.256        0.000                      0                    1        7.671        0.000                      0                    1  
sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK   async_out_clk                                                                                                                                                     36.186        0.000                      0                    1        7.739        0.000                      0                    1  
ddr3_ui_clk                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/iserdes_clk_1        5.235        0.000                      0                    8       22.964        0.000                      0                    8  
ddr3_ui_clk                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/iserdes_clk_1        4.357        0.000                      0                    8       23.438        0.000                      0                    8  
ddr3_ui_clk                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk_1        3.374        0.000                      0                    8       24.012        0.000                      0                    8  
ddr3_ui_clk                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk_1        2.399        0.000                      0                    8       24.574        0.000                      0                    8  
sync_pulse_1                                                                                                                                                 mem_refclk_1                                                                                                                                                       0.375        0.000                      0                    2        0.200        0.000                      0                    2  
oserdes_clk_10                                                                                                                                               oserdes_clkdiv_10                                                                                                                                                  0.789        0.000                      0                   15        0.075        0.000                      0                   15  
oserdes_clk_11                                                                                                                                               oserdes_clkdiv_11                                                                                                                                                  0.663        0.000                      0                   15        0.094        0.000                      0                   15  
oserdes_clk_12                                                                                                                                               oserdes_clkdiv_12                                                                                                                                                  0.789        0.000                      0                    2        0.094        0.000                      0                    2  
oserdes_clk_13                                                                                                                                               oserdes_clkdiv_13                                                                                                                                                  0.789        0.000                      0                    8        0.094        0.000                      0                    8  
oserdes_clk_14                                                                                                                                               oserdes_clkdiv_14                                                                                                                                                  0.789        0.000                      0                    8        0.076        0.000                      0                    8  
oserdes_clk_15                                                                                                                                               oserdes_clkdiv_15                                                                                                                                                  0.680        0.000                      0                   11        0.094        0.000                      0                   11  
oserdes_clk_8                                                                                                                                                oserdes_clkdiv_8                                                                                                                                                   0.622        0.000                      0                   15        0.073        0.000                      0                   15  
oserdes_clk_9                                                                                                                                                oserdes_clkdiv_9                                                                                                                                                   0.769        0.000                      0                   15        0.077        0.000                      0                   15  
ddr3_ui_clk_2x                                                                                                                                               ddr3_ui_clk                                                                                                                                                        3.926        0.000                      0                    5        0.075        0.000                      0                    5  
ddr3_ui_clk                                                                                                                                                  ddr3_ui_clk_2x                                                                                                                                                     4.070        0.000                      0                    1        0.240        0.000                      0                    1  
fp_gpio_bus_clk                                                                                                                                              radio_clk                                                                                                                                                         39.180        0.000                      0                    1        5.728        0.000                      0                    1  
pl_spi_clk_a                                                                                                                                                 radio_clk                                                                                                                                                         83.459        0.000                      0                    1       18.558        0.000                      0                    1  
fpga_clk_a_v                                                                                                                                                 radio_clk                                                                                                                                                          1.389        0.000                      0                    1        0.891        0.000                      0                    1  
radio_clk                                                                                                                                                    atr_bus_clk                                                                                                                                                        1.377        0.000                      0                    3        0.388        0.000                      0                    3  
radio_clk                                                                                                                                                    dsa_bus_clk                                                                                                                                                        0.289        0.000                      0                   23        0.391        0.000                      0                   23  
radio_clk                                                                                                                                                    fp_gpio_bus_clk                                                                                                                                                    2.331        0.000                      0                   11        0.342        0.000                      0                   11  
radio_clk                                                                                                                                                    pl_spi_clk_a                                                                                                                                                      10.063        0.000                      0                    4        6.254        0.000                      0                    4  
radio_clk                                                                                                                                                    fpga_clk_a_v                                                                                                                                                       0.236        0.000                      0                    1        0.591        0.000                      0                    1  
dclk_buf                                                                                                                                                     xge_clk                                                                                                                                                            2.150        0.000                      0                   32                                                                        
xge_clk                                                                                                                                                      dclk_buf                                                                                                                                                           2.228        0.000                      0                   52                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                  From Clock                                                                                                                                                  To Clock                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                  ----------                                                                                                                                                  --------                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                           bus_clk                                                                                                                                                     bus_clk                                                                                                                                                           1.761        0.000                      0                10854        0.094        0.000                      0                10854  
**async_default**                                                                                                                                           clk40                                                                                                                                                       clk40                                                                                                                                                            15.516        0.000                      0                 4493        0.146        0.000                      0                 4493  
**async_default**                                                                                                                                           ddr3_dma_clk_misc_clock_gen                                                                                                                                 ddr3_dma_clk_misc_clock_gen                                                                                                                                       0.565        0.000                      0                 2448        0.139        0.000                      0                 2448  
**async_default**                                                                                                                                           ddr3_ui_clk                                                                                                                                                 ddr3_ui_clk                                                                                                                                                       4.303        0.000                      0                  499        0.152        0.000                      0                  499  
**async_default**                                                                                                                                           radio_clk                                                                                                                                                   radio_clk                                                                                                                                                         4.126        0.000                      0                 1051        0.169        0.000                      0                 1051  
**async_default**                                                                                                                                           sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  sfp_wrapper_0/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.258        0.000                      0                    1        0.320        0.000                      0                    1  
**async_default**                                                                                                                                           sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK  sfp_wrapper_1/lanes[0].lane_i/mgt_io_i/ten_gige_phy_i/ten_gig_eth_pcs_pma_i/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_10gbaser_i/gtxe2_i/TXOUTCLK        2.257        0.000                      0                    1        0.315        0.000                      0                    1  
**async_default**                                                                                                                                           xge_clk                                                                                                                                                     xge_clk                                                                                                                                                           1.496        0.000                      0                 2090        0.597        0.000                      0                 2090  
**default**                                                                                                                                                                                                                                                                                                                                                                                                                                                                               1.121        0.000                      0                    9        0.912        0.000                      0                    9  
**default**                                                                                                                                                 ddr3_ui_clk                                                                                                                                                                                                                                                                                                                   1.615        0.000                      0                    2                                                                        
**default**                                                                                                                                                 input port clock                                                                                                                                                                                                                                                                                                              1.445        0.000                      0                    1        1.094        0.000                      0                    1  


