Model {
  Name			  "sampleModel890"
  System {
    Name		    "sampleModel890"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "58"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nReal Zero"
      SourceType	      "Transfer Fcn Real Zero"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      ZeroZ		      "0.75"
      ICPrevInput	      "0.0"
      InputProcessing	      "Elements as channels (sample based)"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk10"
      SID		      "36"
      Ports		      [1, 1, 0, 0, 0, 0, 0, 1]
      Position		      [1470, 30, 1530, 90]
      ZOrder		      10
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk10"
	Location		[342, 471, 840, 771]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "37"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "38"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionPortLabel	  "if { }"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk3"
	  SID			  "40"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Transfer Fcn\nReal Zero"
	  SourceType		  "Transfer Fcn Real Zero"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  ZeroZ			  0.75
	  ICPrevInput		  0.0
	  InputProcessing	  "Elements as channels (sample based)"
	  RndMeth		  Floor
	  DoSatur		  off
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk4"
	  SID			  "41"
	  Ports			  [1, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk5"
	  SID			  "42"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk6"
	  SID			  "43"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	  SampleTime		  "-1"
	}
	Block {
	  BlockType		  Signum
	  Name			  "cfblk7"
	  SID			  "44"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "cfblk8"
	  SID			  "57"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "cfblk9"
	  SID			  "58"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "39"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 645, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [75, 0; 0, -35; 485, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [70, 0; 0, 45; 330, 0]
	  DstBlock		  "cfblk9"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk11"
      SID		      "45"
      Ports		      [3, 2, 0, 0, 0, 0, 0, 1]
      Position		      [30, 180, 90, 240]
      ZOrder		      11
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk11"
	Location		[342, 471, 840, 771]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "46"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk6"
	  SID			  "52"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk7"
	  SID			  "53"
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Port			  "3"
	}
	Block {
	  BlockType		  ActionPort
	  Name			  "Action Port"
	  SID			  "47"
	  Position		  [170, 15, 229, 43]
	  ZOrder		  -2
	  ActionPortLabel	  "else { }"
	}
	Block {
	  BlockType		  Bias
	  Name			  "cfblk3"
	  SID			  "49"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  Bias			  "[-840653740.393697]"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Polyval
	  Name			  "cfblk4"
	  SID			  "50"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.0878"
	  "01117e+001 ]"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk5"
	  SID			  "51"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  Value			  "[290619164.941092]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "48"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -3
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk8"
	  SID			  "54"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 35; -720, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 45; 970, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk12"
      SID		      "55"
      Ports		      [1, 1]
      Position		      [190, 180, 250, 240]
      ZOrder		      12
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk13"
      SID		      "56"
      Ports		      [1, 1]
      Position		      [350, 180, 410, 240]
      ZOrder		      13
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      DiscreteFilter
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [1, 1]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      PermuteDimensions
      Name		      "cfblk3"
      SID		      "3"
      Position		      [350, 30, 410, 90]
      ZOrder		      3
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [1]
      Position		      [670, 30, 730, 90]
      ZOrder		      5
      VariableName	      "dfvitzi"
      MaxDataPoints	      "inf"
      SaveFormat	      "Timeseries"
      FixptAsFi		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk6"
      SID		      "6"
      Ports		      [0, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sources/Repeating\nSequence"
      SourceType	      "Repeating table"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      rep_seq_t		      "[0 2]"
      rep_seq_y		      "[-565519476.285658, -818418883.776406]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk7"
      SID		      "7"
      Ports		      [1, 4]
      Position		      [990, 32, 1050, 93]
      ZOrder		      7
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk7"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "8"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk13"
	  SID			  "20"
	  Ports			  [1, 1]
	  Position		  [350, 180, 410, 240]
	  ZOrder		  13
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk14"
	  SID			  "21"
	  Ports			  [1, 1]
	  Position		  [510, 180, 570, 240]
	  ZOrder		  14
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk3"
	  SID			  "10"
	  Ports			  [1, 1]
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "11"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  4
	  InputPortMap		  "u0,e6"
	  ShowEnablePort	  on
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteZeroPole
	  Name			  "cfblk5"
	  SID			  "12"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  5
	  Poles			  "[0 0.5]"
	  Gain			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk6"
	  SID			  "13"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  6
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "14"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  7
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "cfblk8"
	  SID			  "15"
	  Ports			  [2, 1]
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  8
	  IconShape		  "rectangular"
	  Inputs		  "-+"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "16"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  9
	  Value			  "[80581689.893176]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "9"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk10"
	  SID			  "17"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk11"
	  SID			  "18"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  11
	  Port			  "3"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "19"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  12
	  Port			  "4"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 115; -1200, 0]
	  DstBlock		  "cfblk11"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [85, 0; 0, -45; 1275, 0]
	  DstBlock		  "cfblk10"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, -35; -475, 0; 0, 70; -405, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  12
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    7
	    Points		    [70, 0; 0, 45; 490, 0]
	    DstBlock		    "cfblk7"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    13
	    Points		    [0, -35; -240, 0]
	    DstBlock		    "cfblk2"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    ZOrder		    11
	    Points		    [0, 115; -400, 0]
	    DstBlock		    "cfblk12"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    14
	    Points		    [75, 0; 0, -35; 485, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    1
	  }
	  Branch {
	    ZOrder		    15
	    Points		    [75, 0; 0, 35; 485, 0]
	    DstBlock		    "cfblk8"
	    DstPort		    2
	  }
	  Branch {
	    ZOrder		    16
	    Points		    [0, 115; -240, 0]
	    DstBlock		    "cfblk13"
	    DstPort		    1
	  }
	}
	Line {
	  ZOrder		  17
	  SrcBlock		  "cfblk13"
	  SrcPort		  1
	  Points		  [0, -115; -80, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  18
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, 115; -400, 0]
	  DstBlock		  "cfblk14"
	  DstPort		  1
	}
	Line {
	  ZOrder		  19
	  SrcBlock		  "cfblk14"
	  SrcPort		  1
	  Points		  [80, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk8"
      SID		      "22"
      Ports		      [4, 1]
      Position		      [1150, 32, 1210, 93]
      ZOrder		      8
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk8"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "23"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "32"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "33"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk12"
	  SID			  "34"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "4"
	}
	Block {
	  BlockType		  DiscreteStateSpace
	  Name			  "cfblk3"
	  SID			  "25"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	}
	Block {
	  BlockType		  Delay
	  Name			  "cfblk4"
	  SID			  "26"
	  Ports			  [2, 1]
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	  InputPortMap		  "u0,p1"
	  DelayLengthSource	  "Input port"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteFir
	  Name			  "cfblk5"
	  SID			  "27"
	  Ports			  [1, 1]
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	  InputPortMap		  "u0"
	  OutputPortMap		  "o0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  DiscreteTransferFcn
	  Name			  "cfblk6"
	  SID			  "28"
	  Ports			  [1, 1]
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  InputPortMap		  "u0"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "cfblk7"
	  SID			  "29"
	  Ports			  [1, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  LibraryVersion	  "1.441"
	  SourceBlock		  "simulink/Discrete/Tapped Delay"
	  SourceType		  "Tapped Delay Line"
	  SourceProductBaseCode	  "SL"
	  MultiThreadCoSim	  auto
	  vinit			  0.0
	  samptime		  -1
	  NumDelays		  1
	  DelayOrder		  Oldest
	  includeCurrent	  off
	}
	Block {
	  BlockType		  Polyval
	  Name			  "cfblk8"
	  SID			  "30"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Coefs			  "[ +2.081618890e-019, -1.441693666e-014, +4.719686976e-010, -8.536869453e-006, +1.621573104e-001, -8.0878"
	  "01117e+001 ]"
	}
	Block {
	  BlockType		  Constant
	  Name			  "cfblk9"
	  SID			  "31"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Value			  "[130731252.965986]"
	  SampleTime		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "24"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, -35; -880, 0]
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, 35; -400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [40, 0; 0, -150]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [85, 0; 0, -35; 635, 0]
	  DstBlock		  "cfblk8"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk12"
	  SrcPort		  1
	  Points		  [40, 0; 0, -150]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [75, 0; 0, 35; 325, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      If
      Name		      "cfblk9"
      SID		      "35"
      Ports		      [1, 2]
      Position		      [1310, 30, 1370, 90]
      ZOrder		      9
      IfExpression	      "u1 >= 0"
      SampleTime	      "1"
    }
    Block {
      BlockType		      Outport
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Line {
      ZOrder		      1
      SrcBlock		      "cfblk2"
      SrcPort		      1
      Points		      [0, -35; -240, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk8"
      SrcPort		      1
      Points		      [0, 105; -1200, 0]
      DstBlock		      "cfblk11"
      DstPort		      1
    }
    Line {
      ZOrder		      4
      SrcBlock		      "cfblk11"
      SrcPort		      1
      Points		      [560, 0]
      DstBlock		      "cfblk5"
      DstPort		      1
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk7"
      SrcPort		      1
      Points		      [0, -15; -720, 0]
      DstBlock		      "cfblk3"
      DstPort		      1
    }
    Line {
      ZOrder		      6
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [85, 0; 0, 35; 145, 0; 0, -80; 800, 0; 0, 40]
      DstBlock		      "cfblk8"
      DstPort		      2
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 40; -240, 0]
      DstBlock		      "cfblk2"
      DstPort		      1
    }
    Line {
      ZOrder		      13
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			8
	Points			[40, 0; 0, 5]
	DstBlock		"cfblk7"
	DstPort			1
      }
      Branch {
	ZOrder			14
	Points			[0, 110; -885, 0; 0, 60]
	DstBlock		"cfblk11"
	DstPort			3
      }
      Branch {
	ZOrder			15
	Points			[0, -35; -400, 0]
	DstBlock		"cfblk4"
	DstPort			1
      }
    }
    Line {
      ZOrder		      9
      SrcBlock		      "cfblk7"
      SrcPort		      2
      Points		      [75, 0; 0, -30; 165, 0]
      DstBlock		      "cfblk9"
      DstPort		      1
    }
    Line {
      ZOrder		      10
      SrcBlock		      "cfblk7"
      SrcPort		      3
      Points		      [5, 0; 0, 100; -1050, 0; 0, 40]
      DstBlock		      "cfblk11"
      DstPort		      2
    }
    Line {
      ZOrder		      21
      SrcBlock		      "cfblk11"
      SrcPort		      2
      Points		      [40, 0]
      Branch {
	ZOrder			20
	Points			[1320, 0]
	DstBlock		"cfblk10"
	DstPort			1
      }
      Branch {
	ZOrder			22
	Points			[0, -15]
	DstBlock		"cfblk12"
	DstPort			1
      }
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk7"
      SrcPort		      4
      DstBlock		      "cfblk8"
      DstPort		      4
    }
    Line {
      ZOrder		      18
      SrcBlock		      "cfblk9"
      SrcPort		      1
      Points		      [90, 0; 0, -30]
      DstBlock		      "cfblk10"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      19
      SrcBlock		      "cfblk9"
      SrcPort		      2
      Points		      [0, 90]
      DstBlock		      "cfblk11"
      DstPort		      ifaction
    }
    Line {
      ZOrder		      23
      SrcBlock		      "cfblk12"
      SrcPort		      1
      Points		      [875, 0; 0, -140]
      DstBlock		      "cfblk8"
      DstPort		      3
    }
    Line {
      ZOrder		      24
      SrcBlock		      "cfblk10"
      SrcPort		      1
      Points		      [0, 115; -1200, 0]
      DstBlock		      "cfblk13"
      DstPort		      1
    }
    Line {
      ZOrder		      25
      SrcBlock		      "cfblk13"
      SrcPort		      1
      Points		      [715, 0; 0, -170]
      DstBlock		      "cfblk8"
      DstPort		      1
    }
  }
}
