/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.3
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2019 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* Col */
#define Col__0__DR CYREG_GPIO_PRT1_DR
#define Col__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Col__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Col__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Col__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Col__0__HSIOM_MASK 0x0000000Fu
#define Col__0__HSIOM_SHIFT 0u
#define Col__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__0__INTR CYREG_GPIO_PRT1_INTR
#define Col__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Col__0__MASK 0x01u
#define Col__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Col__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Col__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Col__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Col__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Col__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Col__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Col__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Col__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Col__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Col__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Col__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Col__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Col__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Col__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Col__0__PC CYREG_GPIO_PRT1_PC
#define Col__0__PC2 CYREG_GPIO_PRT1_PC2
#define Col__0__PORT 1u
#define Col__0__PS CYREG_GPIO_PRT1_PS
#define Col__0__SHIFT 0u
#define Col__1__DR CYREG_GPIO_PRT1_DR
#define Col__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Col__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Col__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Col__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define Col__1__HSIOM_MASK 0x000000F0u
#define Col__1__HSIOM_SHIFT 4u
#define Col__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__1__INTR CYREG_GPIO_PRT1_INTR
#define Col__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define Col__1__MASK 0x02u
#define Col__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Col__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Col__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Col__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Col__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Col__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Col__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Col__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Col__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Col__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Col__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Col__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Col__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Col__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Col__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Col__1__PC CYREG_GPIO_PRT1_PC
#define Col__1__PC2 CYREG_GPIO_PRT1_PC2
#define Col__1__PORT 1u
#define Col__1__PS CYREG_GPIO_PRT1_PS
#define Col__1__SHIFT 1u
#define Col__2__DR CYREG_GPIO_PRT1_DR
#define Col__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Col__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Col__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Col__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define Col__2__HSIOM_MASK 0x00000F00u
#define Col__2__HSIOM_SHIFT 8u
#define Col__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__2__INTR CYREG_GPIO_PRT1_INTR
#define Col__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define Col__2__MASK 0x04u
#define Col__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Col__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Col__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Col__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Col__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Col__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Col__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Col__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Col__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Col__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Col__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Col__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Col__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Col__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Col__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Col__2__PC CYREG_GPIO_PRT1_PC
#define Col__2__PC2 CYREG_GPIO_PRT1_PC2
#define Col__2__PORT 1u
#define Col__2__PS CYREG_GPIO_PRT1_PS
#define Col__2__SHIFT 2u
#define Col__3__DR CYREG_GPIO_PRT1_DR
#define Col__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Col__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Col__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Col__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define Col__3__HSIOM_MASK 0x0000F000u
#define Col__3__HSIOM_SHIFT 12u
#define Col__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__3__INTR CYREG_GPIO_PRT1_INTR
#define Col__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define Col__3__MASK 0x08u
#define Col__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Col__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Col__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Col__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Col__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Col__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Col__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Col__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Col__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Col__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Col__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Col__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Col__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Col__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Col__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Col__3__PC CYREG_GPIO_PRT1_PC
#define Col__3__PC2 CYREG_GPIO_PRT1_PC2
#define Col__3__PORT 1u
#define Col__3__PS CYREG_GPIO_PRT1_PS
#define Col__3__SHIFT 3u
#define Col__DR CYREG_GPIO_PRT1_DR
#define Col__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Col__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Col__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Col__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__INTR CYREG_GPIO_PRT1_INTR
#define Col__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Col__INTSTAT CYREG_GPIO_PRT1_INTR
#define Col__MASK 0x0Fu
#define Col__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Col__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Col__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Col__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Col__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Col__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Col__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Col__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Col__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Col__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Col__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Col__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Col__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Col__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Col__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Col__PC CYREG_GPIO_PRT1_PC
#define Col__PC2 CYREG_GPIO_PRT1_PC2
#define Col__PORT 1u
#define Col__PS CYREG_GPIO_PRT1_PS
#define Col__SHIFT 0u

/* Filas */
#define Filas__0__DR CYREG_GPIO_PRT2_DR
#define Filas__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Filas__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Filas__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Filas__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Filas__0__HSIOM_MASK 0x00000F00u
#define Filas__0__HSIOM_SHIFT 8u
#define Filas__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__0__INTR CYREG_GPIO_PRT2_INTR
#define Filas__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Filas__0__MASK 0x04u
#define Filas__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Filas__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Filas__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Filas__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Filas__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Filas__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Filas__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Filas__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Filas__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Filas__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Filas__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Filas__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Filas__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Filas__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Filas__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Filas__0__PC CYREG_GPIO_PRT2_PC
#define Filas__0__PC2 CYREG_GPIO_PRT2_PC2
#define Filas__0__PORT 2u
#define Filas__0__PS CYREG_GPIO_PRT2_PS
#define Filas__0__SHIFT 2u
#define Filas__1__DR CYREG_GPIO_PRT2_DR
#define Filas__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Filas__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Filas__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Filas__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define Filas__1__HSIOM_MASK 0x0000F000u
#define Filas__1__HSIOM_SHIFT 12u
#define Filas__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__1__INTR CYREG_GPIO_PRT2_INTR
#define Filas__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define Filas__1__MASK 0x08u
#define Filas__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Filas__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Filas__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Filas__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Filas__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Filas__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Filas__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Filas__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Filas__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Filas__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Filas__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Filas__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Filas__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Filas__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Filas__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Filas__1__PC CYREG_GPIO_PRT2_PC
#define Filas__1__PC2 CYREG_GPIO_PRT2_PC2
#define Filas__1__PORT 2u
#define Filas__1__PS CYREG_GPIO_PRT2_PS
#define Filas__1__SHIFT 3u
#define Filas__2__DR CYREG_GPIO_PRT2_DR
#define Filas__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Filas__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Filas__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Filas__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define Filas__2__HSIOM_MASK 0x000F0000u
#define Filas__2__HSIOM_SHIFT 16u
#define Filas__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__2__INTR CYREG_GPIO_PRT2_INTR
#define Filas__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define Filas__2__MASK 0x10u
#define Filas__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Filas__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Filas__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Filas__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Filas__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Filas__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Filas__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Filas__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Filas__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Filas__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Filas__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Filas__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Filas__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Filas__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Filas__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Filas__2__PC CYREG_GPIO_PRT2_PC
#define Filas__2__PC2 CYREG_GPIO_PRT2_PC2
#define Filas__2__PORT 2u
#define Filas__2__PS CYREG_GPIO_PRT2_PS
#define Filas__2__SHIFT 4u
#define Filas__3__DR CYREG_GPIO_PRT2_DR
#define Filas__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Filas__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Filas__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Filas__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define Filas__3__HSIOM_MASK 0x00F00000u
#define Filas__3__HSIOM_SHIFT 20u
#define Filas__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__3__INTR CYREG_GPIO_PRT2_INTR
#define Filas__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define Filas__3__MASK 0x20u
#define Filas__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Filas__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Filas__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Filas__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Filas__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Filas__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Filas__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Filas__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Filas__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Filas__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Filas__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Filas__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Filas__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Filas__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Filas__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Filas__3__PC CYREG_GPIO_PRT2_PC
#define Filas__3__PC2 CYREG_GPIO_PRT2_PC2
#define Filas__3__PORT 2u
#define Filas__3__PS CYREG_GPIO_PRT2_PS
#define Filas__3__SHIFT 5u
#define Filas__DR CYREG_GPIO_PRT2_DR
#define Filas__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Filas__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Filas__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Filas__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__INTR CYREG_GPIO_PRT2_INTR
#define Filas__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Filas__INTSTAT CYREG_GPIO_PRT2_INTR
#define Filas__MASK 0x3Cu
#define Filas__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Filas__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Filas__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Filas__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Filas__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Filas__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Filas__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Filas__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Filas__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Filas__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Filas__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Filas__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Filas__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Filas__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Filas__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Filas__PC CYREG_GPIO_PRT2_PC
#define Filas__PC2 CYREG_GPIO_PRT2_PC2
#define Filas__PORT 2u
#define Filas__PS CYREG_GPIO_PRT2_PS
#define Filas__SHIFT 2u
#define Filas__SNAP CYREG_GPIO_PRT2_INTR

/* Led_pins */
#define Led_pins__0__DR CYREG_GPIO_PRT4_DR
#define Led_pins__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Led_pins__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Led_pins__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Led_pins__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define Led_pins__0__HSIOM_MASK 0x0000F000u
#define Led_pins__0__HSIOM_SHIFT 12u
#define Led_pins__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__0__INTR CYREG_GPIO_PRT4_INTR
#define Led_pins__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define Led_pins__0__MASK 0x08u
#define Led_pins__0__PC CYREG_GPIO_PRT4_PC
#define Led_pins__0__PC2 CYREG_GPIO_PRT4_PC2
#define Led_pins__0__PORT 4u
#define Led_pins__0__PS CYREG_GPIO_PRT4_PS
#define Led_pins__0__SHIFT 3u
#define Led_pins__1__DR CYREG_GPIO_PRT4_DR
#define Led_pins__1__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Led_pins__1__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Led_pins__1__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Led_pins__1__HSIOM CYREG_HSIOM_PORT_SEL4
#define Led_pins__1__HSIOM_MASK 0x000F0000u
#define Led_pins__1__HSIOM_SHIFT 16u
#define Led_pins__1__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__1__INTR CYREG_GPIO_PRT4_INTR
#define Led_pins__1__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__1__INTSTAT CYREG_GPIO_PRT4_INTR
#define Led_pins__1__MASK 0x10u
#define Led_pins__1__PC CYREG_GPIO_PRT4_PC
#define Led_pins__1__PC2 CYREG_GPIO_PRT4_PC2
#define Led_pins__1__PORT 4u
#define Led_pins__1__PS CYREG_GPIO_PRT4_PS
#define Led_pins__1__SHIFT 4u
#define Led_pins__2__DR CYREG_GPIO_PRT4_DR
#define Led_pins__2__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Led_pins__2__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Led_pins__2__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Led_pins__2__HSIOM CYREG_HSIOM_PORT_SEL4
#define Led_pins__2__HSIOM_MASK 0x00F00000u
#define Led_pins__2__HSIOM_SHIFT 20u
#define Led_pins__2__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__2__INTR CYREG_GPIO_PRT4_INTR
#define Led_pins__2__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__2__INTSTAT CYREG_GPIO_PRT4_INTR
#define Led_pins__2__MASK 0x20u
#define Led_pins__2__PC CYREG_GPIO_PRT4_PC
#define Led_pins__2__PC2 CYREG_GPIO_PRT4_PC2
#define Led_pins__2__PORT 4u
#define Led_pins__2__PS CYREG_GPIO_PRT4_PS
#define Led_pins__2__SHIFT 5u
#define Led_pins__DR CYREG_GPIO_PRT4_DR
#define Led_pins__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define Led_pins__DR_INV CYREG_GPIO_PRT4_DR_INV
#define Led_pins__DR_SET CYREG_GPIO_PRT4_DR_SET
#define Led_pins__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__INTR CYREG_GPIO_PRT4_INTR
#define Led_pins__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define Led_pins__INTSTAT CYREG_GPIO_PRT4_INTR
#define Led_pins__MASK 0x38u
#define Led_pins__PC CYREG_GPIO_PRT4_PC
#define Led_pins__PC2 CYREG_GPIO_PRT4_PC2
#define Led_pins__PORT 4u
#define Led_pins__PS CYREG_GPIO_PRT4_PS
#define Led_pins__SHIFT 3u

/* IsrRowPins */
#define IsrRowPins__INTC_CLR_EN_REG CYREG_CM0_ICER
#define IsrRowPins__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define IsrRowPins__INTC_MASK 0x04u
#define IsrRowPins__INTC_NUMBER 2u
#define IsrRowPins__INTC_PRIOR_MASK 0xC00000u
#define IsrRowPins__INTC_PRIOR_NUM 3u
#define IsrRowPins__INTC_PRIOR_REG CYREG_CM0_IPR0
#define IsrRowPins__INTC_SET_EN_REG CYREG_CM0_ISER
#define IsrRowPins__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Miscellaneous */
#define CY_PROJECT_NAME "Ordinario caja fuerte"
#define CY_VERSION "PSoC Creator  4.3"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 24u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x112D11A1u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 24u
#define CYDEV_CHIP_MEMBER_4AA 23u
#define CYDEV_CHIP_MEMBER_4AB 28u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4D 18u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 25u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 22u
#define CYDEV_CHIP_MEMBER_4I 30u
#define CYDEV_CHIP_MEMBER_4J 19u
#define CYDEV_CHIP_MEMBER_4K 20u
#define CYDEV_CHIP_MEMBER_4L 29u
#define CYDEV_CHIP_MEMBER_4M 27u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 26u
#define CYDEV_CHIP_MEMBER_4Q 15u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 21u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 16u
#define CYDEV_CHIP_MEMBER_4Z 17u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 31u
#define CYDEV_CHIP_MEMBER_FM3 35u
#define CYDEV_CHIP_MEMBER_FM4 36u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 32u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 33u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 34u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4M
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4M_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 13u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO 3.3
#define CYDEV_VDDIO_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
