<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Insertion of Different Via Types (LRG, BAR, SQUARE)" />
<meta name="abstract" content="The Calibre YieldEnhancer PowerVia flow has the capability to insert different via types such as “LRG”, “BAR”, and “SQUARE” within a single run." />
<meta name="description" content="The Calibre YieldEnhancer PowerVia flow has the capability to insert different via types such as “LRG”, “BAR”, and “SQUARE” within a single run." />
<meta name="prodname" content="Calibre YieldAnalyzer and YieldEnhancer User's and Reference Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="GenerateOnlyChangedTopics" content="no" />
<meta name="IncludeDraftCommentsInChangeLog" content="2021.2" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="HighlightChanges" content="yes" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="2" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_yaye_ref" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="15" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="March 24, 2021" />
<meta name="Draft" content="NONE" />
<meta name="DocumentTitle" content="Calibre® YieldAnalyzer and YieldEnhancer User’s and Reference Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,doc.type.documentation.user,product.version.v2021.2,product.id.P11426" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="NONE" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id272996d4-627f-4b22-a702-2f64e5db61c5" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Insertion of Different Via Types (LRG, BAR, SQUARE)</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Insertion of Different Via Types (LRG, BAR, SQUARE)" />
<meta name="attributes" content="doc.type.documentation.ref,doc.type.documentation.user,product.version.v2021.2,product.id.P11426" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id272996d4-627f-4b22-a702-2f64e5db61c5">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Insertion
of Different Via Types (LRG, BAR, SQUARE)</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">The Calibre YieldEnhancer PowerVia flow
has the capability to insert different via types such as “LRG”,
“BAR”, and “SQUARE” within a single run.</span>
</div>
<p class="p">By default, the powervia tool only inserts SQUARE
via types for the vias listed in the layer stack. These vias are
defined by the BEOL_STACK variable and Tcl procedure “proc get_explicit_stack
{}” in the <span class="ph filepath">techlib.tcl</span> file. When different
via types are added to the design, they share the same fill area
and are prioritized starting with the addition of LRG, followed
by BAR, and then SQUARE via types. </p>
<p class="p">You can optionally specify a different set of via types per layer
by using the VIA_TYPES variable in the <span class="ph filepath">techlib.tcl</span> file.
This variable can be specified with the <span class="ph filepath">techlib.tcl</span> file SELECT_LAYER
variable to define the complete set of via types for the run. Refer
to the <a class="xref fm:HeadingOnly" href="Command_Powervia_id05e59fb6.html#id05e59fb6-1aae-488a-ad2f-e3253f7c1222__Command_Powervia_id05e59fb6.xml#id05e59fb6-1aae-488a-ad2f-e3253f7c1222" title="Adds additional vias to specified nets in a design and outputs an updated via database in GDSII or OASIS format.">powervia</a> command
reference for a table of variables used in the flow.</p>
<p class="p">The following three examples show usage models for via type insertion
and results:</p>
<ul class="ul"><li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__id726bdc89-e4ca-426b-baa3-4bbf7a0da581"><p class="p">Example
1:</p>
<pre class="pre codeblock"><code>set SELECT_LAYER "SINGLE"</code></pre><p class="p">Result 1: All vias types are SQUARE</p>
</li>
<li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__id94d671fe-1ebe-455b-8f41-50358011683d"><p class="p">Example 2:</p>
<pre class="pre codeblock"><code>set SELECT_LAYER "SINGLE"
set VIA_TYPE "V4BAR V4"</code></pre><p class="p">Result 2: All vias types are SQUARE, except V4: V4BAR and SQUARE</p>
</li>
<li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__idf8dbffd1-e746-4c4e-9b37-3eba013d6aaa"><p class="p">Example 3:</p>
<pre class="pre codeblock"><code>set SELECT_LAYER   "V1 V3"
set VIA_TYPE  "V3BAR V3LRG"</code></pre><p class="p">Result 3: V1 is SQUARE (by default), V3: BAR and LRG, only (no
SQUARE)</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">If a via is in the SELECT_LAYER list and has any via type(s)
in the VIA_TYPE list, only the via type(s) in the VIA_TYPE list
are added.</p>
</div>
</li>
</ul>
<p class="p">Required parameters for all requested via
types must be specified in the via variables and enclosure template
files. The design constraints for different via types can vary between foundry
processes, and you may need to consult with your Siemens EDA representative
to specify them properly in the <span class="ph filepath">techlib.tcl</span> file.
See “<a class="xref fm:HeadingAndPage" href="Concept_CalibreYieldenhancerPowerviaFlow_id27677ac8.html#id27677ac8-9723-4eb4-b685-bd0c9476c8ee__Concept_CalibreYieldenhancerPowerviaFlow_id27677ac8.xml#id27677ac8-9723-4eb4-b685-bd0c9476c8ee" title="This automated flow uses the powervia utility to insert additional vias to reduce IR drop and EM issues in a design.">Calibre YieldEnhancer PowerVia Flow</a>” for the
list of required input files for the flow.</p>
<p class="p">Here are some <span class="ph filepath">techlib.tcl</span> file Tcl procedures
and via type specification guidelines:</p>
<ul class="ul"><li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__idcc35cee0-5e9d-4c36-ad3b-b1bc17a7148f"><p class="p">In this
procedure, each via type has a different minimum count per metal
width and must be specified separately.</p>
<pre class="pre codeblock"><code>proc count_for_wide_metal {via}</code></pre></li>
<li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__id81549118-4225-4390-8b27-ccfa5a357b8b"><p class="p">In this procedure,
the exclude area applies to all via types separately. </p>
<pre class="pre codeblock"><code>proc get_exclusion_area {layername}</code></pre><p class="p">The procedure runs twice for each via layer, first to get the
exclusion area common for all via types for that via layer, and
then for each via type to get the specific exclusion area for the
via type (LRG, BAR, and SQUARE).</p>
<ul class="ul"><li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__id62649f61-3370-4563-b6ab-bbb0ee926335"><p class="p">proc get_exclusion_area
V1A0 — Runs the procedure to apply a common exclude layer for all
V1A0 vias.</p>
</li>
<li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__id3647ee8e-dca7-4bfe-9e64-1a8bbc91d56b"><p class="p">proc get_exclusion_area
V1A0BAR — Runs the procedure to apply a specific exclude layer area
for only V1A0BAR vias.</p>
</li>
</ul>
<p class="p">See also “<a class="xref fm:HeadingAndPage" href="Concept_ExclusionAreas_idde037bfd.html#idde037bfd-6942-4999-8ad7-4b76bfb8acdb__Concept_ExclusionAreas_idde037bfd.xml#idde037bfd-6942-4999-8ad7-4b76bfb8acdb" title="The definitions of exclusion areas for input layers are used by all foundry processes and are controlled in the Calibre YieldEnhancer PowerVia flow by adding a mandatory Tcl procedure to the techlib.tcl file.">Exclusion Areas</a>”.</p>
</li>
<li class="li" id="id272996d4-627f-4b22-a702-2f64e5db61c5__idd44f068e-5a13-4fd0-a410-7ea0b4c4b48b"><p class="p">In this procedure,
the space constraint applies to all via types, so there is no need
to specify a separate constraint for each via type.</p>
<pre class="pre codeblock"><code>proc lower_via_space_constraint_needed {}</code></pre></li>
</ul>
<p class="p">See “<a class="xref fm:HeadingAndPage" href="Concept_CalibreYieldEnhancerPowerViaTechlibtclFileSpecifications_id6d1b6ba5.html#id6d1b6ba5-bdc7-4ea5-9479-1d2e22334f69__Concept_CalibreYieldEnhancerPowerViaTechlibtclFileSpecifications_id6d1b6ba5.xml#id6d1b6ba5-bdc7-4ea5-9479-1d2e22334f69" title="The techlib.tcl file contains configuration information for running the Calibre YieldEnhancer PowerVia flow.">Calibre YieldEnhancer PowerVia techlib.tcl File Specifications</a>” for more information
on Tcl procedures used in the Calibre YieldEnhancer PowerVia flow.</p>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LayerStackDefinition_idf33919b1.html" title="The layer definitions for the via stack are controlled through Tcl procedures and via variable specifications based on the foundry process used for the Calibre Yield Enhancer PowerVia flow.">Layer Stack Definition</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_yaye_ref"
                DocTitle = "Calibre® YieldAnalyzer and YieldEnhancer User’s and Reference Manual"
                PageTitle = "Insertion of Different Via Types (LRG, BAR, SQUARE)"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_InsertionOfDifferentViaTypesLrgBarSquare_id272996d4.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® YieldAnalyzer and YieldEnhancer User’s and Reference Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>