<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<register_list name="CP15"
               xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
               xmlns="http://www.arm.com/core_reg"
               xsi:schemaLocation="http://www.arm.com/core_reg ../../../Schemas/core_register_definition.xsd"
               xmlns:tcf="http://com.arm.targetconfigurationeditor">

<register_group name="Cache">
        <gui_name language="en">Cache</gui_name>
        <description language="en">Cache Control and Configuration</description>
    <register access="RO" name="CTR" size="4">
        <gui_name language="en">CTR</gui_name>
        <alias_name>CP15_CTR</alias_name>
        <device_name type="rvi">CP15_CTR</device_name>
        <device_name type="cadi">CTR</device_name>
        <description language="en">Cache Type Register</description>
        <bitField conditional="false" name="F" enumerationId="CTR_F">
        <gui_name language="en">F</gui_name>
        <description language="en">ARMv7 register format</description>
        <definition>[31:29]</definition>
        </bitField>
        <bitField conditional="false" name="CWG" enumerationId="CTR_GRAN">
        <gui_name language="en">CWG</gui_name>
        <description language="en">Cache Writeback Granule</description>
        <definition>[27:24]</definition>
        </bitField>
        <bitField conditional="false" name="ERG" enumerationId="CTR_GRAN">
        <gui_name language="en">ERG</gui_name>
        <description language="en">Exclusives Reservation Granule</description>
        <definition>[23:20]</definition>
        </bitField>
        <bitField conditional="false" name="DMinLine" enumerationId="CTR_GRAN">
        <gui_name language="en">DMinLine</gui_name>
        <description language="en">Log2 of the number of words in the smallest cache line of all the data and unified caches under the core control</description>
        <definition>[19:16]</definition>
        </bitField>
        <bitField conditional="false" name="L1IP" enumerationId="CTR_L1IP">
        <gui_name language="en">L1IP</gui_name>
        <description language="en">Indicates the level 1 instruction cache policy for indexing and tagging</description>
        <definition>[15:14]</definition>
        </bitField>
        <bitField conditional="false" name="IminLine" enumerationId="CTR_GRAN">
        <gui_name language="en">IminLine</gui_name>
        <description language="en">Log2 of the number of words in the smallest cache line of all the instruction caches under the control of the processor</description>
        <definition>[3:0]</definition>
        </bitField>
    </register>
    <register access="RO" name="CCSIDR" size="4">
        <gui_name language="en">CCSIDR</gui_name>
        <alias_name>CP15_CCSIDR</alias_name>
        <device_name type="rvi">CP15_CCSIDR</device_name>
        <device_name type="cadi">CCSIDR</device_name>
        <description language="en">Cache Size ID Register</description>
        <bitField conditional="false" name="WT" enumerationId="CCSIDR_WT">
        <gui_name language="en">WT</gui_name>
        <description language="en">Write-Through</description>
        <definition>[31]</definition>
        </bitField>
        <bitField conditional="false" name="WB" enumerationId="CCSIDR_WB">
        <gui_name language="en">WB</gui_name>
        <description language="en">Write-Back</description>
        <definition>[30]</definition>
        </bitField>
        <bitField conditional="false" name="RA" enumerationId="GENERIC_SUPPORTED">
        <gui_name language="en">RA</gui_name>
        <description language="en">Read-Allocation</description>
        <definition>[29]</definition>
        </bitField>
        <bitField conditional="false" name="WA" enumerationId="CCSIDR_WB">
        <gui_name language="en">WA</gui_name>
        <description language="en">Write-Allocation</description>
        <definition>[28]</definition>
        </bitField>
        <bitField conditional="false" name="NS" enumerationId="CCSIDR_NS">
        <gui_name language="en">NS</gui_name>
        <description language="en">Number of sets</description>
        <definition>[27:13]</definition>
        </bitField>
        <bitField conditional="false" name="A" enumerationId="CCSIDR_A">
        <gui_name language="en">A</gui_name>
        <description language="en">Associativity</description>
        <definition>[12:3]</definition>
        </bitField>
        <bitField conditional="false" name="LS" enumerationId="CCSIDR_LS">
        <gui_name language="en">LS</gui_name>
        <description language="en">Line Size</description>
        <definition>[2:0]</definition>
        </bitField>
    </register>
    <register access="RW" name="CSSELR" size="4">
        <gui_name language="en">CSSELR</gui_name>
        <alias_name>CP15_CSSELR</alias_name>
        <device_name type="rvi">CP15_CSSELR</device_name>
        <device_name type="cadi">CSSELR</device_name>
        <description language="en">Cache Size Selection Register</description>
        <bitField conditional="false" name="L">
        <gui_name language="en">L</gui_name>
        <description language="en">Level</description>
        <definition>[3:1]</definition>
        </bitField>
        <bitField conditional="false" name="IND" enumerationId="CSSELR_IND">
        <gui_name language="en">IND</gui_name>
        <description language="en">Type</description>
        <definition>[0]</definition>
        </bitField>
    </register>
    <register access="WO" name="ICIALLU" size="4">
        <gui_name language="en">ICIALLU</gui_name>
        <alias_name>CP15_ICIALLU</alias_name>
        <device_name type="rvi">CP15_ICIALLU</device_name>
        <device_name type="cadi">ICIALLU</device_name>
        <description language="en">Invalidate all instruction caches to PoU, also flushes branch target cache</description>
    </register>
    <register access="WO" name="ICIMVAU" size="4">
        <gui_name language="en">ICIMVAU</gui_name>
        <alias_name>CP15_ICIMVAU</alias_name>
        <device_name type="rvi">CP15_ICIMVAU</device_name>
        <device_name type="cadi">ICIMVAU</device_name>
        <description language="en">Invalidate I-Cache to PoU by MVA</description>
    </register>
    <register access="WO" name="BPIALL" size="4">
        <gui_name language="en">BPIALL</gui_name>
        <alias_name>CP15_BPIALL</alias_name>
        <device_name type="rvi">CP15_BPIALL</device_name>
        <device_name type="cadi">BPIALL</device_name>
        <description language="en">Invalidate entire branch predictor array</description>
    </register>
    <register access="WO" name="BPIMVA" size="4">
        <gui_name language="en">BPIMVA</gui_name>
        <alias_name>CP15_BPIMVA</alias_name>
        <device_name type="rvi">CP15_BPIMVA</device_name>
        <device_name type="cadi">BPIMVA</device_name>
        <description language="en">Invalidate VA from branch predictor array</description>
    </register>
    <register access="WO" name="DCIMVAC" size="4">
        <gui_name language="en">DCIMVAC</gui_name>
        <alias_name>CP15_DCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCIMVAC</device_name>
        <device_name type="cadi">DCIMVAC</device_name>
        <description language="en">Invalidate data cache line by VA to PoC</description>
    </register>
    <register access="WO" name="DCISW" size="4">
        <gui_name language="en">DCISW</gui_name>
        <alias_name>CP15_DCISW</alias_name>
        <device_name type="rvi">CP15_DCISW</device_name>
        <device_name type="cadi">DCISW</device_name>
        <description language="en">Invalidate Data Cache Line by Set and Way</description>
    </register>
    <register access="WO" name="DCCMVAC" size="4">
        <gui_name language="en">DCCMVAC</gui_name>
        <alias_name>CP15_DCCMVAC</alias_name>
        <device_name type="rvi">CP15_DCCMVAC</device_name>
        <device_name type="cadi">DCCMVAC</device_name>
        <description language="en">Clean Data Cache Line to PoC by MVA</description>
    </register>
    <register access="WO" name="DCCSW" size="4">
        <gui_name language="en">DCCSW</gui_name>
        <alias_name>CP15_DCCSW</alias_name>
        <device_name type="rvi">CP15_DCCSW</device_name>
        <device_name type="cadi">DCCSW</device_name>
        <description language="en">Clean Data Cache Line by Set and Way</description>
    </register>
    <register access="WO" name="DCCMVAU" size="4">
        <gui_name language="en">DCCMVAU</gui_name>
        <alias_name>CP15_DCCMVAU</alias_name>
        <device_name type="rvi">CP15_DCCMVAU</device_name>
        <device_name type="cadi">DCCMVAU</device_name>
        <description language="en">Clean Data Cache Line to PoU by MVA</description>
    </register>
    <register access="WO" name="DCCIMVAC" size="4">
        <gui_name language="en">DCCIMVAC</gui_name>
        <alias_name>CP15_DCCIMVAC</alias_name>
        <device_name type="rvi">CP15_DCCIMVAC</device_name>
        <device_name type="cadi">DCCIMVAC</device_name>
        <description language="en">Clean and Invalidate Data Cache Line to Point of Coherence (PoC) by MVA</description>
    </register>
    <register access="WO" name="DCCISW" size="4">
        <gui_name language="en">DCCISW</gui_name>
        <alias_name>CP15_DCCISW</alias_name>
        <device_name type="rvi">CP15_DCCISW</device_name>
        <device_name type="cadi">DCCISW</device_name>
        <description language="en">Clean and Invalidate Data Cache Line to PoC by Set and Way</description>
    </register>
</register_group>

<!-- TCM Configuration and Control -->
<register_group name="TCM">
    <gui_name language="en">TCM</gui_name>
    <description language="en">Tightly Coupled Memory Configuration and Control</description>
    <register access="RO" name="TCMTR" size="4">
        <gui_name language="en">TCMTR</gui_name>
        <alias_name>CP15_TCMTR</alias_name>
        <device_name type="rvi">CP15_TCMTR</device_name>
        <device_name type="cadi">TCMTR</device_name>
        <description language="en">TCM Type Register</description>
    </register>
</register_group>

</register_list>

