; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1
@.str.2 = private unnamed_addr constant [17 x i8] c"__CUDA_PREC_SQRT\00", align 1

define void @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_64(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, ptr addrspace(1) %5, ptr addrspace(1) %6, ptr addrspace(1) %7, ptr addrspace(1) %8, ptr addrspace(1) %9, ptr addrspace(1) %10, ptr addrspace(1) %11, ptr addrspace(1) %12, ptr addrspace(1) %13, i32 %14) local_unnamed_addr !dbg !7 {
  %16 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %17 = shl i32 %16, 9, !dbg !11
  %18 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %19 = shl i32 %18, 1, !dbg !12
  %20 = and i32 %19, 510, !dbg !12
  %21 = or disjoint i32 %17, %20, !dbg !13
  %22 = icmp slt i32 %21, 239616, !dbg !14
  %.frozen = freeze i32 %21, !dbg !15
  %23 = sdiv i32 %.frozen, 256, !dbg !15
  %24 = srem i32 %23, 234, !dbg !16
  %25 = mul i32 %23, 256, !dbg !17
  %.decomposed = sub i32 %.frozen, %25, !dbg !17
  %.frozen19 = freeze i32 %21, !dbg !18
  %26 = sdiv i32 %.frozen19, 59904, !dbg !18
  %27 = sext i32 %24 to i64, !dbg !19
  %28 = getelementptr float, ptr addrspace(1) %8, i64 %27, !dbg !19
  %29 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %22) #3, !dbg !20
  %30 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 %22) #3, !dbg !20
  %31 = getelementptr float, ptr addrspace(1) %9, i64 %27, !dbg !21
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 %22) #3, !dbg !22
  %33 = bitcast i32 %32 to float, !dbg !22
  %34 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %31, i1 %22) #3, !dbg !22
  %35 = bitcast i32 %34 to float, !dbg !22
  %36 = getelementptr float, ptr addrspace(1) %10, i64 %27, !dbg !23
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %22) #3, !dbg !24
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %36, i1 %22) #3, !dbg !24
  %39 = getelementptr float, ptr addrspace(1) %11, i64 %27, !dbg !25
  %40 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %22) #3, !dbg !26
  %41 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %22) #3, !dbg !26
  %42 = icmp slt i32 %24, 150, !dbg !27
  %43 = mul i32 %26, 59904, !dbg !28
  %srem.decomposed = sub i32 %.frozen19, %43, !dbg !28
  %44 = mul nsw i32 %26, 38400, !dbg !29
  %45 = add nsw i32 %44, %srem.decomposed, !dbg !30
  %46 = sext i32 %45 to i64, !dbg !31
  %47 = getelementptr float, ptr addrspace(1) %0, i64 %46, !dbg !31
  %48 = and i1 %22, %42, !dbg !32
  %49 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %47, i1 %48, i32 0, i1 %48, i32 0, i1 %48) #3, !dbg !33
  %50 = add nsw i32 %24, -150, !dbg !34
  %51 = icmp ult i32 %50, 12, !dbg !34
  %52 = shl nsw i32 %24, 8, !dbg !35
  %53 = mul nsw i32 %26, 3072, !dbg !36
  %54 = add nsw i32 %53, %.decomposed, !dbg !35
  %55 = add nsw i32 %54, -38400, !dbg !37
  %56 = add nsw i32 %55, %52, !dbg !38
  %57 = sext i32 %56 to i64, !dbg !39
  %58 = getelementptr float, ptr addrspace(1) %1, i64 %57, !dbg !39
  %59 = and i1 %22, %51, !dbg !40
  %60 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %58, i1 %59, i32 0, i1 %59, i32 0, i1 %59) #3, !dbg !41
  %61 = add nsw i32 %24, -162, !dbg !42
  %62 = icmp ult i32 %61, 12, !dbg !42
  %63 = add nsw i32 %54, -41472, !dbg !43
  %64 = add nsw i32 %63, %52, !dbg !44
  %65 = sext i32 %64 to i64, !dbg !45
  %66 = getelementptr float, ptr addrspace(1) %2, i64 %65, !dbg !45
  %67 = and i1 %22, %62, !dbg !46
  %68 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %66, i1 %67, i32 0, i1 %67, i32 0, i1 %67) #3, !dbg !47
  %69 = add nsw i32 %24, -174, !dbg !48
  %70 = icmp ult i32 %69, 12, !dbg !48
  %71 = add nsw i32 %54, -44544, !dbg !49
  %72 = add nsw i32 %71, %52, !dbg !50
  %73 = sext i32 %72 to i64, !dbg !51
  %74 = getelementptr float, ptr addrspace(1) %3, i64 %73, !dbg !51
  %75 = and i1 %22, %70, !dbg !52
  %76 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %74, i1 %75, i32 0, i1 %75, i32 0, i1 %75) #3, !dbg !53
  %77 = add nsw i32 %24, -186, !dbg !54
  %78 = icmp ult i32 %77, 12, !dbg !54
  %79 = add nsw i32 %54, -47616, !dbg !55
  %80 = add nsw i32 %79, %52, !dbg !56
  %81 = sext i32 %80 to i64, !dbg !57
  %82 = getelementptr float, ptr addrspace(1) %4, i64 %81, !dbg !57
  %83 = and i1 %22, %78, !dbg !58
  %84 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %82, i1 %83, i32 0, i1 %83, i32 0, i1 %83) #3, !dbg !59
  %85 = add nsw i32 %24, -198, !dbg !60
  %86 = icmp ult i32 %85, 12, !dbg !60
  %87 = add nsw i32 %54, -50688, !dbg !61
  %88 = add nsw i32 %87, %52, !dbg !62
  %89 = sext i32 %88 to i64, !dbg !63
  %90 = getelementptr float, ptr addrspace(1) %5, i64 %89, !dbg !63
  %91 = and i1 %22, %86, !dbg !64
  %92 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %90, i1 %91, i32 0, i1 %91, i32 0, i1 %91) #3, !dbg !65
  %93 = add nsw i32 %24, -210, !dbg !66
  %94 = icmp ult i32 %93, 12, !dbg !66
  %95 = add nsw i32 %54, -53760, !dbg !67
  %96 = add nsw i32 %95, %52, !dbg !68
  %97 = sext i32 %96 to i64, !dbg !69
  %98 = getelementptr float, ptr addrspace(1) %6, i64 %97, !dbg !69
  %99 = and i1 %22, %94, !dbg !70
  %100 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %98, i1 %99, i32 0, i1 %99, i32 0, i1 %99) #3, !dbg !71
  %101 = icmp sgt i32 %24, 221, !dbg !72
  %102 = add nsw i32 %54, -56832, !dbg !73
  %103 = add nsw i32 %102, %52, !dbg !74
  %104 = sext i32 %103 to i64, !dbg !75
  %105 = getelementptr float, ptr addrspace(1) %7, i64 %104, !dbg !75
  %106 = and i1 %22, %101, !dbg !76
  %107 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];\0A\09@!$5 mov.u32 $0, $4;\0A\09@!$7 mov.u32 $1, $6;", "=r,=r,l,b,r,b,r,b"(ptr addrspace(1) %105, i1 %106, i32 0, i1 %106, i32 0, i1 %106) #3, !dbg !77
  %108 = fadd float %33, 0x3EE4F8B580000000, !dbg !78
  %109 = fadd float %35, 0x3EE4F8B580000000, !dbg !78
  %110 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !79
  %.not.i = icmp eq i32 %110, 0, !dbg !79
  %111 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !79
  %.not1.i = icmp eq i32 %111, 0, !dbg !79
  br i1 %.not.i, label %117, label %112, !dbg !79

112:                                              ; preds = %15
  br i1 %.not1.i, label %115, label %113, !dbg !79

113:                                              ; preds = %112
  %114 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %108) #3, !dbg !79
  br label %__nv_sqrtf.exit, !dbg !79

115:                                              ; preds = %112
  %116 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %108) #3, !dbg !79
  br label %__nv_sqrtf.exit, !dbg !79

117:                                              ; preds = %15
  br i1 %.not1.i, label %120, label %118, !dbg !79

118:                                              ; preds = %117
  %119 = tail call float @llvm.nvvm.sqrt.rn.f(float %108) #3, !dbg !79
  br label %__nv_sqrtf.exit, !dbg !79

120:                                              ; preds = %117
  %121 = tail call float @llvm.nvvm.sqrt.approx.f(float %108) #3, !dbg !79
  br label %__nv_sqrtf.exit, !dbg !79

__nv_sqrtf.exit:                                  ; preds = %113, %115, %118, %120
  %.0.i = phi float [ %114, %113 ], [ %116, %115 ], [ %119, %118 ], [ %121, %120 ], !dbg !79
  %122 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !79
  %.not.i14 = icmp eq i32 %122, 0, !dbg !79
  %123 = tail call i32 @__nvvm_reflect(ptr nonnull @.str.2) #3, !dbg !79
  %.not1.i17 = icmp eq i32 %123, 0, !dbg !79
  br i1 %.not.i14, label %129, label %124, !dbg !79

124:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i17, label %127, label %125, !dbg !79

125:                                              ; preds = %124
  %126 = tail call float @llvm.nvvm.sqrt.rn.ftz.f(float %109) #3, !dbg !79
  br label %__nv_sqrtf.exit18, !dbg !79

127:                                              ; preds = %124
  %128 = tail call float @llvm.nvvm.sqrt.approx.ftz.f(float %109) #3, !dbg !79
  br label %__nv_sqrtf.exit18, !dbg !79

129:                                              ; preds = %__nv_sqrtf.exit
  br i1 %.not1.i17, label %132, label %130, !dbg !79

130:                                              ; preds = %129
  %131 = tail call float @llvm.nvvm.sqrt.rn.f(float %109) #3, !dbg !79
  br label %__nv_sqrtf.exit18, !dbg !79

132:                                              ; preds = %129
  %133 = tail call float @llvm.nvvm.sqrt.approx.f(float %109) #3, !dbg !79
  br label %__nv_sqrtf.exit18, !dbg !79

__nv_sqrtf.exit18:                                ; preds = %125, %127, %130, %132
  %.0.i16 = phi float [ %126, %125 ], [ %128, %127 ], [ %131, %130 ], [ %133, %132 ], !dbg !79
  %134 = extractvalue { i32, i32 } %49, 1, !dbg !33
  %135 = extractvalue { i32, i32 } %60, 1, !dbg !41
  %136 = extractvalue { i32, i32 } %68, 1, !dbg !47
  %137 = extractvalue { i32, i32 } %76, 1, !dbg !53
  %138 = extractvalue { i32, i32 } %84, 1, !dbg !59
  %139 = extractvalue { i32, i32 } %92, 1, !dbg !65
  %140 = extractvalue { i32, i32 } %100, 1, !dbg !71
  %141 = extractvalue { i32, i32 } %107, 1, !dbg !77
  %.v1 = select i1 %94, i32 %140, i32 %141, !dbg !80
  %.v3 = select i1 %86, i32 %139, i32 %.v1, !dbg !81
  %.v5 = select i1 %78, i32 %138, i32 %.v3, !dbg !82
  %.v7 = select i1 %70, i32 %137, i32 %.v5, !dbg !83
  %.v9 = select i1 %62, i32 %136, i32 %.v7, !dbg !84
  %.v11 = select i1 %51, i32 %135, i32 %.v9, !dbg !85
  %.v13 = select i1 %42, i32 %134, i32 %.v11, !dbg !86
  %142 = bitcast i32 %.v13 to float, !dbg !86
  %143 = bitcast i32 %30 to float, !dbg !20
  %144 = fsub float %142, %143, !dbg !87
  %145 = extractvalue { i32, i32 } %49, 0, !dbg !33
  %146 = extractvalue { i32, i32 } %60, 0, !dbg !41
  %147 = extractvalue { i32, i32 } %68, 0, !dbg !47
  %148 = extractvalue { i32, i32 } %76, 0, !dbg !53
  %149 = extractvalue { i32, i32 } %84, 0, !dbg !59
  %150 = extractvalue { i32, i32 } %92, 0, !dbg !65
  %151 = extractvalue { i32, i32 } %100, 0, !dbg !71
  %152 = extractvalue { i32, i32 } %107, 0, !dbg !77
  %.v = select i1 %94, i32 %151, i32 %152, !dbg !80
  %.v2 = select i1 %86, i32 %150, i32 %.v, !dbg !81
  %.v4 = select i1 %78, i32 %149, i32 %.v2, !dbg !82
  %.v6 = select i1 %70, i32 %148, i32 %.v4, !dbg !83
  %.v8 = select i1 %62, i32 %147, i32 %.v6, !dbg !84
  %.v10 = select i1 %51, i32 %146, i32 %.v8, !dbg !85
  %.v12 = select i1 %42, i32 %145, i32 %.v10, !dbg !86
  %153 = bitcast i32 %.v12 to float, !dbg !86
  %154 = bitcast i32 %29 to float, !dbg !20
  %155 = fsub float %153, %154, !dbg !87
  %156 = bitcast i32 %41 to float, !dbg !26
  %157 = bitcast i32 %40 to float, !dbg !26
  %158 = bitcast i32 %38 to float, !dbg !24
  %159 = bitcast i32 %37 to float, !dbg !24
  %160 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i) #3, !dbg !88
  %161 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float 1.000000e+00, float %.0.i16) #3, !dbg !88
  %162 = fmul float %155, %160, !dbg !89
  %163 = fmul float %144, %161, !dbg !89
  %164 = fmul float %162, %159, !dbg !90
  %165 = fmul float %163, %158, !dbg !90
  %166 = fadd float %164, %157, !dbg !91
  %167 = fadd float %165, %156, !dbg !91
  %168 = fcmp olt float %166, 0.000000e+00, !dbg !92
  %169 = fcmp olt float %167, 0.000000e+00, !dbg !92
  %170 = select i1 %168, float 0.000000e+00, float %166, !dbg !96
  %171 = select i1 %169, float 0.000000e+00, float %167, !dbg !96
  %172 = sext i32 %21 to i64, !dbg !97
  %173 = getelementptr float, ptr addrspace(1) %12, i64 %172, !dbg !97
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.v12, i32 %.v13, ptr addrspace(1) %173, i1 %22) #3, !dbg !98
  %174 = getelementptr float, ptr addrspace(1) %13, i64 %172, !dbg !99
  %175 = bitcast float %170 to i32, !dbg !100
  %176 = bitcast float %171 to i32, !dbg !100
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %175, i32 %176, ptr addrspace(1) %174, i1 %22) #3, !dbg !100
  ret void, !dbg !101
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.rn.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.sqrt.approx.f(float) #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cqhtc6fugipwr26wsuf5aos6dpxu5qooi6p5y2btdzqycmu6qhmt.py", directory: "inductor_cache/qh")
!4 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_64, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_64, !"reqntidx", i32 256}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_64", linkageName: "triton_poi_fused__native_batch_norm_legit_no_training_cat_relu_64", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 24, column: 21, scope: !7)
!16 = !DILocation(line: 24, column: 28, scope: !7)
!17 = !DILocation(line: 25, column: 19, scope: !7)
!18 = !DILocation(line: 26, column: 19, scope: !7)
!19 = !DILocation(line: 28, column: 31, scope: !7)
!20 = !DILocation(line: 28, column: 36, scope: !7)
!21 = !DILocation(line: 29, column: 31, scope: !7)
!22 = !DILocation(line: 29, column: 36, scope: !7)
!23 = !DILocation(line: 30, column: 32, scope: !7)
!24 = !DILocation(line: 30, column: 37, scope: !7)
!25 = !DILocation(line: 31, column: 32, scope: !7)
!26 = !DILocation(line: 31, column: 37, scope: !7)
!27 = !DILocation(line: 36, column: 18, scope: !7)
!28 = !DILocation(line: 37, column: 35, scope: !7)
!29 = !DILocation(line: 37, column: 52, scope: !7)
!30 = !DILocation(line: 37, column: 46, scope: !7)
!31 = !DILocation(line: 37, column: 30, scope: !7)
!32 = !DILocation(line: 37, column: 64, scope: !7)
!33 = !DILocation(line: 37, column: 57, scope: !7)
!34 = !DILocation(line: 41, column: 18, scope: !7)
!35 = !DILocation(line: 42, column: 41, scope: !7)
!36 = !DILocation(line: 42, column: 61, scope: !7)
!37 = !DILocation(line: 42, column: 36, scope: !7)
!38 = !DILocation(line: 42, column: 56, scope: !7)
!39 = !DILocation(line: 42, column: 31, scope: !7)
!40 = !DILocation(line: 42, column: 73, scope: !7)
!41 = !DILocation(line: 42, column: 66, scope: !7)
!42 = !DILocation(line: 46, column: 20, scope: !7)
!43 = !DILocation(line: 47, column: 36, scope: !7)
!44 = !DILocation(line: 47, column: 56, scope: !7)
!45 = !DILocation(line: 47, column: 31, scope: !7)
!46 = !DILocation(line: 47, column: 74, scope: !7)
!47 = !DILocation(line: 47, column: 66, scope: !7)
!48 = !DILocation(line: 51, column: 20, scope: !7)
!49 = !DILocation(line: 52, column: 36, scope: !7)
!50 = !DILocation(line: 52, column: 56, scope: !7)
!51 = !DILocation(line: 52, column: 31, scope: !7)
!52 = !DILocation(line: 52, column: 74, scope: !7)
!53 = !DILocation(line: 52, column: 66, scope: !7)
!54 = !DILocation(line: 56, column: 20, scope: !7)
!55 = !DILocation(line: 57, column: 36, scope: !7)
!56 = !DILocation(line: 57, column: 56, scope: !7)
!57 = !DILocation(line: 57, column: 31, scope: !7)
!58 = !DILocation(line: 57, column: 74, scope: !7)
!59 = !DILocation(line: 57, column: 66, scope: !7)
!60 = !DILocation(line: 61, column: 20, scope: !7)
!61 = !DILocation(line: 62, column: 36, scope: !7)
!62 = !DILocation(line: 62, column: 56, scope: !7)
!63 = !DILocation(line: 62, column: 31, scope: !7)
!64 = !DILocation(line: 62, column: 74, scope: !7)
!65 = !DILocation(line: 62, column: 66, scope: !7)
!66 = !DILocation(line: 66, column: 20, scope: !7)
!67 = !DILocation(line: 67, column: 36, scope: !7)
!68 = !DILocation(line: 67, column: 56, scope: !7)
!69 = !DILocation(line: 67, column: 31, scope: !7)
!70 = !DILocation(line: 67, column: 74, scope: !7)
!71 = !DILocation(line: 67, column: 66, scope: !7)
!72 = !DILocation(line: 68, column: 20, scope: !7)
!73 = !DILocation(line: 71, column: 36, scope: !7)
!74 = !DILocation(line: 71, column: 56, scope: !7)
!75 = !DILocation(line: 71, column: 31, scope: !7)
!76 = !DILocation(line: 71, column: 74, scope: !7)
!77 = !DILocation(line: 71, column: 66, scope: !7)
!78 = !DILocation(line: 81, column: 20, scope: !7)
!79 = !DILocation(line: 82, column: 27, scope: !7)
!80 = !DILocation(line: 72, column: 35, scope: !7)
!81 = !DILocation(line: 73, column: 35, scope: !7)
!82 = !DILocation(line: 74, column: 35, scope: !7)
!83 = !DILocation(line: 75, column: 35, scope: !7)
!84 = !DILocation(line: 76, column: 35, scope: !7)
!85 = !DILocation(line: 77, column: 34, scope: !7)
!86 = !DILocation(line: 78, column: 33, scope: !7)
!87 = !DILocation(line: 79, column: 20, scope: !7)
!88 = !DILocation(line: 84, column: 20, scope: !7)
!89 = !DILocation(line: 87, column: 20, scope: !7)
!90 = !DILocation(line: 88, column: 20, scope: !7)
!91 = !DILocation(line: 89, column: 20, scope: !7)
!92 = !DILocation(line: 118, column: 15, scope: !93, inlinedAt: !95)
!93 = distinct !DILexicalBlockFile(scope: !7, file: !94, discriminator: 0)
!94 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!95 = !DILocation(line: 91, column: 42, scope: !7)
!96 = !DILocation(line: 121, column: 29, scope: !93, inlinedAt: !95)
!97 = !DILocation(line: 92, column: 25, scope: !7)
!98 = !DILocation(line: 92, column: 37, scope: !7)
!99 = !DILocation(line: 93, column: 25, scope: !7)
!100 = !DILocation(line: 93, column: 37, scope: !7)
!101 = !DILocation(line: 93, column: 4, scope: !7)
