git clone --depth 1 --no-tags https://github.com/AnjPR/iVerilog-ktu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655341511
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/synthsurgeons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656185309
git clone --depth 1 --no-tags https://github.com/PundlikAnantNayak/4x4-Noc-Router-Mesh.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655700870
git clone --depth 1 --no-tags https://github.com/Ethereal1679/GreedySnake_base_on_LEDArray.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649732437
git clone --depth 1 --no-tags https://github.com/Wangyxht/NUAA_Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650182418
git clone --depth 1 --no-tags https://github.com/robot-acceleration/rbd-accelerator-harness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655670138
git clone --depth 1 --no-tags https://github.com/Urvesh2510/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650144163
git clone --depth 1 --no-tags https://github.com/visvaldas01/functional-schematics-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651635089
git clone --depth 1 --no-tags https://github.com/Eason-Kuo/NCTU_ICLAB_2023_Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650913719
git clone --depth 1 --no-tags https://github.com/saikumargadde2807/HDLBITS_solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655683811
git clone --depth 1 --no-tags https://github.com/flare-sandy/SoC_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653901083
git clone --depth 1 --no-tags https://github.com/RIOSMPW/GreenRio-V1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656133898
git clone --depth 1 --no-tags https://github.com/Sevenqi7/ysyx_22040814.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652316591
git clone --depth 1 --no-tags https://github.com/Alan123alan/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649924708
git clone --depth 1 --no-tags https://github.com/S1rEBrum/step_motor_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650039930
git clone --depth 1 --no-tags https://github.com/imranmd9018/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649722589
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-13-SR-LATCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651552240
git clone --depth 1 --no-tags https://github.com/danielforever/RISC_Vesp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656852729
git clone --depth 1 --no-tags https://github.com/tzuwen0925/RISC_16-Bit-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655966586
git clone --depth 1 --no-tags https://github.com/Yasara-Hasini/32-bit-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656307129
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/Direct-Mapped-Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655286809
git clone --depth 1 --no-tags https://github.com/vbyash/FIFO_Memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654909446
git clone --depth 1 --no-tags https://github.com/ambroseling/ARM-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655553978
git clone --depth 1 --no-tags https://github.com/sprsr/boolean.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655440247
git clone --depth 1 --no-tags https://github.com/LucasHJesus/Elementos-de-sistemas-computacionais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654258828
git clone --depth 1 --no-tags https://github.com/F64081169/NCKU_DIC_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653959246
git clone --depth 1 --no-tags https://github.com/Disat/helloFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655470054
git clone --depth 1 --no-tags https://github.com/DaliaEl-Sayed/CSE620_ASU_Advanced_CO_Assignment_DFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652862095
git clone --depth 1 --no-tags https://github.com/vendraDp/AES_Vendra_Durgaprasad-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653606584
git clone --depth 1 --no-tags https://github.com/yaryaja/y86_Processor_verilog_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650906804
git clone --depth 1 --no-tags https://github.com/krystRe/ParityGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650509002
git clone --depth 1 --no-tags https://github.com/yyywwa/RISC_V_CPU_DEMO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649548873
git clone --depth 1 --no-tags https://github.com/Qertile/NAND-Flash-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653427050
git clone --depth 1 --no-tags https://github.com/nitheeshgowdasm/risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652471953
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653445542
git clone --depth 1 --no-tags https://github.com/htkddt/Encoder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652110731
git clone --depth 1 --no-tags https://github.com/neha-sawant03/N-Bit-Multiplier-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652527991
git clone --depth 1 --no-tags https://github.com/Dhruva-Sahani/16-1MUX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652974949
git clone --depth 1 --no-tags https://github.com/devchadha-jmi/Design-of-Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653239341
git clone --depth 1 --no-tags https://github.com/NipunDharmarathne/8-Bit-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653264152
git clone --depth 1 --no-tags https://github.com/aidancapaldi/arm-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652691523
git clone --depth 1 --no-tags https://github.com/danielyu925/Trapezoid_Randering_Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652420389
git clone --depth 1 --no-tags https://github.com/calint/riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652120430
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-11.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650669572
git clone --depth 1 --no-tags https://github.com/sushakam/cocotb_backup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650946931
git clone --depth 1 --no-tags https://github.com/wngxirui/calendar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651381706
git clone --depth 1 --no-tags https://github.com/Ninhvt/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651470430
git clone --depth 1 --no-tags https://github.com/Co1dmountain/Sdram_Controler_pro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650971108
git clone --depth 1 --no-tags https://github.com/gavaskark/caravel1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651852056
git clone --depth 1 --no-tags https://github.com/MirceaTT8/BoothVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649732030
git clone --depth 1 --no-tags https://github.com/Kishok-S/Improvised_Exploring_Device_Vision.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649707530
git clone --depth 1 --no-tags https://github.com/boranunal/triangles-vs.-circles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653672501
git clone --depth 1 --no-tags https://github.com/yasmiinezaki/FIFO_Synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652999178
git clone --depth 1 --no-tags https://github.com/cidoca/MAX7219-LEDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653256481
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project_final_mixed_signal_top_OLD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653554185
git clone --depth 1 --no-tags https://github.com/JJJOSH/FPGA-7-Segment-Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653581356
git clone --depth 1 --no-tags https://github.com/ericjessee/sm83-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653395971
git clone --depth 1 --no-tags https://github.com/jeffdi/my_new_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653827240
git clone --depth 1 --no-tags https://github.com/ZaniAndrei/relogioVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652672811
git clone --depth 1 --no-tags https://github.com/yashwant4756/Traffic_Light_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653693090
git clone --depth 1 --no-tags https://github.com/cmxuu/NCTU-DCD-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654153410
git clone --depth 1 --no-tags https://github.com/9389lalit/Ichip_ps1_ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656242168
git clone --depth 1 --no-tags https://github.com/erkmenx/RISCV-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655853947
git clone --depth 1 --no-tags https://github.com/GeekyDev2002DG/PWM_shift_register_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655868956
git clone --depth 1 --no-tags https://github.com/ThreeMonth03/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652209292
git clone --depth 1 --no-tags https://github.com/Hotwater17/CortexM0-Core-EE511.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656063862
git clone --depth 1 --no-tags https://github.com/rudrajyotiroy/Karatsuba_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652121265
git clone --depth 1 --no-tags https://github.com/ANKITASO/ankita.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652180836
git clone --depth 1 --no-tags https://github.com/KJLdefeated/NYCU_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654446603
git clone --depth 1 --no-tags https://github.com/qinweizhang2333/ee2rovercamera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654664670
git clone --depth 1 --no-tags https://github.com/Yuta1004/GenControllerV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655551406
git clone --depth 1 --no-tags https://github.com/Awesama-T/Gate_Driver_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652309860
git clone --depth 1 --no-tags https://github.com/AjinkyaGY21/Single-Precision-Floating-Point-Adder-Subtractor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653727641
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Setup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652346950
git clone --depth 1 --no-tags https://github.com/htkddt/CNC_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652111623
git clone --depth 1 --no-tags https://github.com/spiraloo/CSE-Bubble-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651801552
git clone --depth 1 --no-tags https://github.com/nicedayd/yu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651916825
git clone --depth 1 --no-tags https://github.com/anjelogana/7Segment-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652070331
git clone --depth 1 --no-tags https://github.com/mariamrakka/updown_counter_openlane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652856911
git clone --depth 1 --no-tags https://github.com/oriod-malo/MyVerilogLibrary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653033039
git clone --depth 1 --no-tags https://github.com/MagusDev/Digital-Logic-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/654990947
git clone --depth 1 --no-tags https://github.com/ShubhamDas13/HDL_Bits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655008438
git clone --depth 1 --no-tags https://github.com/S1rEBrum/multi_cycle_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655001912
git clone --depth 1 --no-tags https://github.com/SyedMIrtazaHyder/Basic-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656286180
git clone --depth 1 --no-tags https://github.com/swrp97/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/656139601
git clone --depth 1 --no-tags https://github.com/ronnygranados/SYNCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/655223521
git clone --depth 1 --no-tags https://github.com/Dhruva-Sahani/VendingMachineProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652967914
git clone --depth 1 --no-tags https://github.com/curious-harshit/Basys-3-7-Segment-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653253638
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652615763
git clone --depth 1 --no-tags https://github.com/shreyas0770/TCL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/653768129
git clone --depth 1 --no-tags https://github.com/parkerluxu/RePlAce.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649585646
git clone --depth 1 --no-tags https://github.com/AhmedAbdelaal2001/Advanced-Encryption-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/649819506
git clone --depth 1 --no-tags https://github.com/Megna1703/Verilog-codes-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650680648
git clone --depth 1 --no-tags https://github.com/TCLaurentiu/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/651683172
git clone --depth 1 --no-tags https://github.com/Kaushik0468/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650510560
git clone --depth 1 --no-tags https://github.com/xjh2000/TemperatureCipher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650028100
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/codess.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/652597211
git clone --depth 1 --no-tags https://github.com/AmirEfi/Digital-Logic-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650625132
git clone --depth 1 --no-tags https://github.com/YZchen3467/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/650928496
