

================================================================
== Vitis HLS Report for 'mapchip_color'
================================================================
* Date:           Tue Jul 27 20:14:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        mapchip_color
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       46|   319380|  0.460 us|  3.194 ms|   47|  319381|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |                                 |                              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
        |             Instance            |            Module            |   min   |   max   |    min   |    max    | min | max |   Type   |
        +---------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+
        |dataflow_in_loop_height_loop_U0  |dataflow_in_loop_height_loop  |       44|     1322|  0.440 us|  13.220 us|   25|  664|  dataflow|
        +---------------------------------+------------------------------+---------+---------+----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- height_loop  |       45|   319379|  46 ~ 1324|          -|          -|  1 ~ 480|        no|
        +---------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     444|    108|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       11|   12|    6085|   5371|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      64|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       11|   12|    6593|   5497|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    5|       6|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+----+------+------+-----+
    |             Instance            |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                  |control_s_axi                 |        0|   0|   640|  1080|    0|
    |dataflow_in_loop_height_loop_U0  |dataflow_in_loop_height_loop  |        7|  12|  4421|  3131|    0|
    |dst_m_axi_U                      |dst_m_axi                     |        2|   0|   512|   580|    0|
    |src_m_axi_U                      |src_m_axi                     |        2|   0|   512|   580|    0|
    +---------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                            |                              |       11|  12|  6085|  5371|    0|
    +---------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+-----+----+------------+------------+
    |        Variable Name       | Operation| DSP|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  148|  36|          32|           1|
    |loop_dataflow_output_count  |         +|   0|  148|  36|          32|           1|
    |bound_minus_1               |         -|   0|  148|  36|          32|           1|
    +----------------------------+----------+----+-----+----+------------+------------+
    |Total                       |          |   0|  444| 108|          96|           3|
    +----------------------------+----------+----+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   32|         64|
    |loop_dataflow_output_count  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   64|        128|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  32|   0|   32|          0|
    |loop_dataflow_output_count  |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  64|   0|   64|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  mapchip_color|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  mapchip_color|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  mapchip_color|  return value|
|m_axi_src_AWVALID      |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_AWREADY      |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_AWADDR       |  out|   64|       m_axi|            src|       pointer|
|m_axi_src_AWID         |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_AWLEN        |  out|    8|       m_axi|            src|       pointer|
|m_axi_src_AWSIZE       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_AWBURST      |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_AWLOCK       |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_AWCACHE      |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_AWPROT       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_AWQOS        |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_AWREGION     |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_AWUSER       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WVALID       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WREADY       |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_WDATA        |  out|   32|       m_axi|            src|       pointer|
|m_axi_src_WSTRB        |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_WLAST        |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WID          |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_WUSER        |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_ARVALID      |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_ARREADY      |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_ARADDR       |  out|   64|       m_axi|            src|       pointer|
|m_axi_src_ARID         |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_ARLEN        |  out|    8|       m_axi|            src|       pointer|
|m_axi_src_ARSIZE       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_ARBURST      |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_ARLOCK       |  out|    2|       m_axi|            src|       pointer|
|m_axi_src_ARCACHE      |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_ARPROT       |  out|    3|       m_axi|            src|       pointer|
|m_axi_src_ARQOS        |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_ARREGION     |  out|    4|       m_axi|            src|       pointer|
|m_axi_src_ARUSER       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_RVALID       |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RREADY       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_RDATA        |   in|   32|       m_axi|            src|       pointer|
|m_axi_src_RLAST        |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RID          |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RUSER        |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_RRESP        |   in|    2|       m_axi|            src|       pointer|
|m_axi_src_BVALID       |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_BREADY       |  out|    1|       m_axi|            src|       pointer|
|m_axi_src_BRESP        |   in|    2|       m_axi|            src|       pointer|
|m_axi_src_BID          |   in|    1|       m_axi|            src|       pointer|
|m_axi_src_BUSER        |   in|    1|       m_axi|            src|       pointer|
|m_axi_dst_AWVALID      |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_AWREADY      |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_AWADDR       |  out|   64|       m_axi|            dst|       pointer|
|m_axi_dst_AWID         |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_AWLEN        |  out|    8|       m_axi|            dst|       pointer|
|m_axi_dst_AWSIZE       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_AWBURST      |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_AWLOCK       |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_AWCACHE      |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_AWPROT       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_AWQOS        |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_AWREGION     |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_AWUSER       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WVALID       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WREADY       |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WDATA        |  out|   32|       m_axi|            dst|       pointer|
|m_axi_dst_WSTRB        |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_WLAST        |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WID          |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_WUSER        |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARVALID      |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARREADY      |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARADDR       |  out|   64|       m_axi|            dst|       pointer|
|m_axi_dst_ARID         |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_ARLEN        |  out|    8|       m_axi|            dst|       pointer|
|m_axi_dst_ARSIZE       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_ARBURST      |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_ARLOCK       |  out|    2|       m_axi|            dst|       pointer|
|m_axi_dst_ARCACHE      |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_ARPROT       |  out|    3|       m_axi|            dst|       pointer|
|m_axi_dst_ARQOS        |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_ARREGION     |  out|    4|       m_axi|            dst|       pointer|
|m_axi_dst_ARUSER       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RVALID       |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RREADY       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RDATA        |   in|   32|       m_axi|            dst|       pointer|
|m_axi_dst_RLAST        |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RID          |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RUSER        |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_RRESP        |   in|    2|       m_axi|            dst|       pointer|
|m_axi_dst_BVALID       |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_BREADY       |  out|    1|       m_axi|            dst|       pointer|
|m_axi_dst_BRESP        |   in|    2|       m_axi|            dst|       pointer|
|m_axi_dst_BID          |   in|    1|       m_axi|            dst|       pointer|
|m_axi_dst_BUSER        |   in|    1|       m_axi|            dst|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

