18:58:36 INFO  : Registering command handlers for SDK TCF services
18:58:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
18:58:49 INFO  : XSCT server has started successfully.
18:58:50 INFO  : Successfully done setting XSCT server connection channel  
18:59:04 INFO  : Successfully done setting SDK workspace  
18:59:04 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
19:13:47 INFO  : Attempting to launch Hardware server...
19:13:50 INFO  : Hardware server is launched successfully.
19:15:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:15:22 INFO  : 'jtag frequency' command is executed.
19:15:22 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:15:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:15:25 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:15:25 INFO  : Context for 'APU' is selected.
19:15:25 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:15:25 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:25 INFO  : Context for 'APU' is selected.
19:15:25 INFO  : 'stop' command is executed.
19:15:26 INFO  : 'ps7_init' command is executed.
19:15:26 INFO  : 'ps7_post_config' command is executed.
19:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:26 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:26 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:26 INFO  : Memory regions updated for context APU
19:15:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:26 INFO  : 'con' command is executed.
19:15:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:15:26 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:16:48 INFO  : Disconnected from the channel tcfchan#1.
19:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:16:49 INFO  : 'jtag frequency' command is executed.
19:16:49 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:16:52 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:16:52 INFO  : Context for 'APU' is selected.
19:16:55 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:55 INFO  : Context for 'APU' is selected.
19:16:55 INFO  : 'stop' command is executed.
19:16:56 INFO  : 'ps7_init' command is executed.
19:16:56 INFO  : 'ps7_post_config' command is executed.
19:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:56 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:16:56 INFO  : Memory regions updated for context APU
19:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:16:56 INFO  : 'con' command is executed.
19:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:16:56 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:18:05 INFO  : Disconnected from the channel tcfchan#2.
19:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:18:06 INFO  : 'jtag frequency' command is executed.
19:18:06 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:18:09 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:18:09 INFO  : Context for 'APU' is selected.
19:18:11 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:18:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:11 INFO  : Context for 'APU' is selected.
19:18:11 INFO  : 'stop' command is executed.
19:18:12 INFO  : 'ps7_init' command is executed.
19:18:12 INFO  : 'ps7_post_config' command is executed.
19:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:12 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:12 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:12 INFO  : Memory regions updated for context APU
19:18:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:13 INFO  : 'con' command is executed.
19:18:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:18:13 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:20:08 INFO  : Disconnected from the channel tcfchan#3.
19:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:20:09 INFO  : 'jtag frequency' command is executed.
19:20:09 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:20:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:20:12 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:20:12 INFO  : Context for 'APU' is selected.
19:20:14 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:20:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:15 INFO  : Context for 'APU' is selected.
19:20:15 INFO  : 'stop' command is executed.
19:20:15 INFO  : 'ps7_init' command is executed.
19:20:15 INFO  : 'ps7_post_config' command is executed.
19:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:20:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:16 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:16 INFO  : Memory regions updated for context APU
19:20:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:16 INFO  : 'con' command is executed.
19:20:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:20:16 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:22:41 INFO  : Disconnected from the channel tcfchan#4.
19:22:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:22:42 INFO  : 'jtag frequency' command is executed.
19:22:42 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:22:45 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:22:45 INFO  : Context for 'APU' is selected.
19:22:48 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:22:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:48 INFO  : Context for 'APU' is selected.
19:22:48 INFO  : 'stop' command is executed.
19:22:49 INFO  : 'ps7_init' command is executed.
19:22:49 INFO  : 'ps7_post_config' command is executed.
19:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:49 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:49 INFO  : Memory regions updated for context APU
19:22:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:49 INFO  : 'con' command is executed.
19:22:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:22:49 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:25:56 INFO  : Disconnected from the channel tcfchan#5.
19:25:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:58 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:25:58 INFO  : 'jtag frequency' command is executed.
19:25:58 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:25:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:26:00 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:26:00 INFO  : Context for 'APU' is selected.
19:26:03 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:26:03 INFO  : Context for 'APU' is selected.
19:26:03 INFO  : 'stop' command is executed.
19:26:04 INFO  : 'ps7_init' command is executed.
19:26:04 INFO  : 'ps7_post_config' command is executed.
19:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:04 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:26:04 INFO  : Memory regions updated for context APU
19:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:26:04 INFO  : 'con' command is executed.
19:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:26:04 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:27:50 INFO  : Disconnected from the channel tcfchan#6.
19:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:52 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:27:52 INFO  : 'jtag frequency' command is executed.
19:27:52 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:27:54 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:27:54 INFO  : Context for 'APU' is selected.
19:27:57 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:27:57 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:57 INFO  : Context for 'APU' is selected.
19:27:57 INFO  : 'stop' command is executed.
19:27:58 INFO  : 'ps7_init' command is executed.
19:27:58 INFO  : 'ps7_post_config' command is executed.
19:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:58 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:58 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:58 INFO  : Memory regions updated for context APU
19:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:58 INFO  : 'con' command is executed.
19:27:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

19:27:58 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
19:29:02 INFO  : Disconnected from the channel tcfchan#7.
19:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:29:04 INFO  : 'jtag frequency' command is executed.
19:29:04 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:29:06 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
19:29:06 INFO  : Context for 'APU' is selected.
19:29:09 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
19:29:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:09 INFO  : Context for 'APU' is selected.
19:29:09 INFO  : 'stop' command is executed.
19:29:11 INFO  : 'ps7_init' command is executed.
19:29:11 INFO  : 'ps7_post_config' command is executed.
19:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:13 ERROR : Memory write error at 0x100000. AP transaction timeout
19:29:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
----------------End of Script----------------

19:32:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:32:41 INFO  : 'jtag frequency' command is executed.
19:32:41 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:32:45 ERROR : fpga configuration failed. DONE PIN is not HIGH
19:32:45 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
19:32:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

19:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
19:36:31 INFO  : 'jtag frequency' command is executed.
19:36:31 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
19:36:35 ERROR : fpga configuration failed. DONE PIN is not HIGH
19:36:35 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
19:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

12:45:58 INFO  : Registering command handlers for SDK TCF services
12:45:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
12:46:03 INFO  : XSCT server has started successfully.
12:46:04 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
12:46:04 INFO  : Successfully done setting XSCT server connection channel  
12:46:04 INFO  : Successfully done setting SDK workspace  
12:46:04 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_0.
12:47:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:47:56 INFO  : 'jtag frequency' command is executed.
12:47:56 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:47:59 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:47:59 INFO  : Context for 'APU' is selected.
12:47:59 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:59 INFO  : Context for 'APU' is selected.
12:47:59 INFO  : 'stop' command is executed.
12:48:00 INFO  : 'ps7_init' command is executed.
12:48:00 INFO  : 'ps7_post_config' command is executed.
12:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:00 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:48:00 INFO  : Memory regions updated for context APU
12:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:48:00 INFO  : 'con' command is executed.
12:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

12:48:00 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:49:09 INFO  : Disconnected from the channel tcfchan#1.
12:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:49:11 INFO  : 'jtag frequency' command is executed.
12:49:11 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:49:13 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:49:13 INFO  : Context for 'APU' is selected.
12:49:16 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:16 INFO  : Context for 'APU' is selected.
12:49:16 INFO  : 'stop' command is executed.
12:49:17 INFO  : 'ps7_init' command is executed.
12:49:17 INFO  : 'ps7_post_config' command is executed.
12:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:17 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:17 INFO  : Memory regions updated for context APU
12:49:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:18 INFO  : 'con' command is executed.
12:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

12:49:18 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:51:41 INFO  : Disconnected from the channel tcfchan#2.
12:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:42 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:51:42 INFO  : 'jtag frequency' command is executed.
12:51:42 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:51:45 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:51:45 INFO  : Context for 'APU' is selected.
12:51:48 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:48 INFO  : Context for 'APU' is selected.
12:51:48 INFO  : 'stop' command is executed.
12:51:48 INFO  : 'ps7_init' command is executed.
12:51:48 INFO  : 'ps7_post_config' command is executed.
12:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:49 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:49 INFO  : Memory regions updated for context APU
12:51:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:49 INFO  : 'con' command is executed.
12:51:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

12:51:49 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:52:31 INFO  : Disconnected from the channel tcfchan#3.
12:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:52:32 INFO  : 'jtag frequency' command is executed.
12:52:32 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:52:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:52:35 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:52:35 INFO  : Context for 'APU' is selected.
12:52:37 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:52:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:38 INFO  : Context for 'APU' is selected.
12:52:38 INFO  : 'stop' command is executed.
12:52:38 INFO  : 'ps7_init' command is executed.
12:52:38 INFO  : 'ps7_post_config' command is executed.
12:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:39 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:39 INFO  : Memory regions updated for context APU
12:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:39 INFO  : 'con' command is executed.
12:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

12:52:39 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:53:29 INFO  : Disconnected from the channel tcfchan#4.
12:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:53:31 INFO  : 'jtag frequency' command is executed.
12:53:31 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:53:34 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:53:34 INFO  : Context for 'APU' is selected.
12:53:37 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:53:37 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:37 INFO  : Context for 'APU' is selected.
12:53:37 INFO  : 'stop' command is executed.
12:53:37 INFO  : 'ps7_init' command is executed.
12:53:37 INFO  : 'ps7_post_config' command is executed.
12:53:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:38 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:38 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1/Debug/Lab_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:38 INFO  : Memory regions updated for context APU
12:53:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:38 INFO  : 'con' command is executed.
12:53:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

12:53:38 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:55:28 INFO  : Disconnected from the channel tcfchan#5.
12:39:37 INFO  : Registering command handlers for SDK TCF services
12:39:39 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
12:39:48 INFO  : XSCT server has started successfully.
12:40:06 INFO  : Successfully done setting XSCT server connection channel  
12:40:06 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
12:40:06 INFO  : Successfully done setting SDK workspace  
12:40:06 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_0.
12:40:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612805573044,  Project:1612566877788
12:40:24 INFO  : The hardware specification for project 'Lab_1_wrapper_hw_platform_0' is different from C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
12:40:24 INFO  : Copied contents of C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf into \Lab_1_wrapper_hw_platform_0\system.hdf.
12:40:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:40:58 INFO  : 
12:40:59 INFO  : Updating hardware inferred compiler options for Lab_1.
12:40:59 INFO  : Clearing existing target manager status.
12:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:54:39 INFO  : 'jtag frequency' command is executed.
12:54:39 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:54:41 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:54:42 INFO  : Context for 'APU' is selected.
12:54:42 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:42 INFO  : Context for 'APU' is selected.
12:54:42 INFO  : 'stop' command is executed.
12:54:42 INFO  : 'ps7_init' command is executed.
12:54:42 INFO  : 'ps7_post_config' command is executed.
12:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:54:43 INFO  : Memory regions updated for context APU
12:54:43 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:55:39 INFO  : Disconnected from the channel tcfchan#1.
12:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:55:41 INFO  : 'jtag frequency' command is executed.
12:55:41 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:55:43 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:55:43 INFO  : Context for 'APU' is selected.
12:55:46 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:55:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:46 INFO  : Context for 'APU' is selected.
12:55:46 INFO  : 'stop' command is executed.
12:55:46 INFO  : 'ps7_init' command is executed.
12:55:46 INFO  : 'ps7_post_config' command is executed.
12:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:55:47 INFO  : Memory regions updated for context APU
12:55:47 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:59:11 INFO  : Disconnected from the channel tcfchan#2.
12:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:59:13 INFO  : 'jtag frequency' command is executed.
12:59:13 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:59:15 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:59:15 INFO  : Context for 'APU' is selected.
12:59:15 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:59:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:15 INFO  : Context for 'APU' is selected.
12:59:15 INFO  : 'stop' command is executed.
12:59:16 INFO  : 'ps7_init' command is executed.
12:59:16 INFO  : 'ps7_post_config' command is executed.
12:59:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:59:16 INFO  : Memory regions updated for context APU
12:59:16 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
12:59:39 INFO  : Disconnected from the channel tcfchan#3.
12:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
12:59:40 INFO  : 'jtag frequency' command is executed.
12:59:40 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
12:59:43 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
12:59:43 INFO  : Context for 'APU' is selected.
12:59:43 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
12:59:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:43 INFO  : Context for 'APU' is selected.
12:59:43 INFO  : 'stop' command is executed.
12:59:44 INFO  : 'ps7_init' command is executed.
12:59:44 INFO  : 'ps7_post_config' command is executed.
12:59:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:59:44 INFO  : Memory regions updated for context APU
12:59:44 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
16:21:07 INFO  : Disconnected from the channel tcfchan#4.
21:02:07 INFO  : Registering command handlers for SDK TCF services
21:02:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
21:02:12 INFO  : XSCT server has started successfully.
21:02:14 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
21:02:14 INFO  : Successfully done setting XSCT server connection channel  
21:02:14 INFO  : Successfully done setting SDK workspace  
21:02:15 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_0.
21:02:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612819385121,  Project:1612805573044
21:02:21 INFO  : The hardware specification for project 'Lab_1_wrapper_hw_platform_0' is different from C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
21:02:21 INFO  : Copied contents of C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf into \Lab_1_wrapper_hw_platform_0\system.hdf.
21:02:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:02:27 INFO  : Clearing existing target manager status.
21:02:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:02:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
21:10:00 INFO  : 'jtag frequency' command is executed.
21:10:00 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
21:10:03 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
21:10:03 INFO  : Context for 'APU' is selected.
21:10:03 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
21:10:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:03 INFO  : Context for 'APU' is selected.
21:10:03 INFO  : 'stop' command is executed.
21:10:04 INFO  : 'ps7_init' command is executed.
21:10:04 INFO  : 'ps7_post_config' command is executed.
21:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:10:04 INFO  : Memory regions updated for context APU
21:10:04 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
21:12:16 INFO  : Disconnected from the channel tcfchan#1.
21:12:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
21:12:17 INFO  : 'jtag frequency' command is executed.
21:12:17 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
21:12:20 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
21:12:20 INFO  : Context for 'APU' is selected.
21:12:24 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
21:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:24 INFO  : Context for 'APU' is selected.
21:12:24 INFO  : 'stop' command is executed.
21:12:25 INFO  : 'ps7_init' command is executed.
21:12:25 INFO  : 'ps7_post_config' command is executed.
21:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:12:25 INFO  : Memory regions updated for context APU
21:12:25 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
21:14:55 INFO  : Disconnected from the channel tcfchan#2.
21:22:26 INFO  : Registering command handlers for SDK TCF services
21:22:27 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
21:22:32 INFO  : XSCT server has started successfully.
21:22:33 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
21:22:33 INFO  : Successfully done setting XSCT server connection channel  
21:22:33 INFO  : Successfully done setting SDK workspace  
21:22:33 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_0.
21:22:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1612837236832,  Project:1612819385121
21:22:39 INFO  : The hardware specification for project 'Lab_1_wrapper_hw_platform_0' is different from C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
21:22:39 INFO  : Copied contents of C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf into \Lab_1_wrapper_hw_platform_0\system.hdf.
21:22:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:22:47 INFO  : Clearing existing target manager status.
21:22:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:22:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:23:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
21:23:09 INFO  : 'jtag frequency' command is executed.
21:23:09 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
21:23:12 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
21:23:12 INFO  : Context for 'APU' is selected.
21:23:12 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
21:23:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:13 INFO  : Context for 'APU' is selected.
21:23:13 INFO  : 'stop' command is executed.
21:23:13 INFO  : 'ps7_init' command is executed.
21:23:13 INFO  : 'ps7_post_config' command is executed.
21:23:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:23:13 INFO  : Memory regions updated for context APU
21:23:13 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
21:33:33 INFO  : Disconnected from the channel tcfchan#1.
21:33:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
21:33:34 INFO  : 'jtag frequency' command is executed.
21:33:34 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
21:33:37 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
21:33:37 INFO  : Context for 'APU' is selected.
21:33:40 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
21:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:33:40 INFO  : Context for 'APU' is selected.
21:33:40 INFO  : 'stop' command is executed.
21:33:41 INFO  : 'ps7_init' command is executed.
21:33:41 INFO  : 'ps7_post_config' command is executed.
21:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:33:41 INFO  : Memory regions updated for context APU
21:33:41 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
21:48:56 INFO  : Disconnected from the channel tcfchan#2.
21:48:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
21:48:57 INFO  : 'jtag frequency' command is executed.
21:48:57 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
21:49:00 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
21:49:00 INFO  : Context for 'APU' is selected.
21:49:00 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
21:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:00 INFO  : Context for 'APU' is selected.
21:49:00 INFO  : 'stop' command is executed.
21:49:00 INFO  : 'ps7_init' command is executed.
21:49:00 INFO  : 'ps7_post_config' command is executed.
21:49:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:49:00 INFO  : Memory regions updated for context APU
21:49:00 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
22:12:44 INFO  : Disconnected from the channel tcfchan#3.
22:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:12:45 INFO  : 'jtag frequency' command is executed.
22:12:45 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:12:48 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:12:48 INFO  : Context for 'APU' is selected.
22:12:48 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:12:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:48 INFO  : Context for 'APU' is selected.
22:12:48 INFO  : 'stop' command is executed.
22:12:48 INFO  : 'ps7_init' command is executed.
22:12:48 INFO  : 'ps7_post_config' command is executed.
22:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:12:48 INFO  : Memory regions updated for context APU
22:12:48 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
22:14:35 INFO  : Disconnected from the channel tcfchan#4.
22:14:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:14:36 INFO  : 'jtag frequency' command is executed.
22:14:36 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:14:39 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:14:39 INFO  : Context for 'APU' is selected.
22:14:39 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:14:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:39 INFO  : Context for 'APU' is selected.
22:14:39 INFO  : 'stop' command is executed.
22:14:39 INFO  : 'ps7_init' command is executed.
22:14:39 INFO  : 'ps7_post_config' command is executed.
22:14:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

22:14:40 INFO  : Memory regions updated for context APU
22:14:40 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1.elf_on_local.tcl'
22:15:41 INFO  : Disconnected from the channel tcfchan#5.
22:15:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:15:42 INFO  : 'fpga -state' command is executed.
22:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:15:43 INFO  : 'jtag frequency' command is executed.
22:15:43 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:43 INFO  : Context for 'APU' is selected.
22:15:43 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:15:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:43 INFO  : Context for 'APU' is selected.
22:15:43 INFO  : 'stop' command is executed.
22:15:43 INFO  : 'ps7_init' command is executed.
22:15:43 INFO  : 'ps7_post_config' command is executed.
22:15:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:44 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:44 INFO  : Memory regions updated for context APU
22:15:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:44 INFO  : 'con' command is executed.
22:15:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:15:44 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
22:16:15 INFO  : Disconnected from the channel tcfchan#6.
22:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:16:17 INFO  : 'jtag frequency' command is executed.
22:16:17 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:16:19 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:16:19 INFO  : Context for 'APU' is selected.
22:16:19 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:19 INFO  : Context for 'APU' is selected.
22:16:19 INFO  : 'stop' command is executed.
22:16:20 INFO  : 'ps7_init' command is executed.
22:16:20 INFO  : 'ps7_post_config' command is executed.
22:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:20 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:20 INFO  : Memory regions updated for context APU
22:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:21 INFO  : 'con' command is executed.
22:16:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:16:21 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
22:28:47 INFO  : Disconnected from the channel tcfchan#7.
22:28:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:28:49 INFO  : 'jtag frequency' command is executed.
22:28:49 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:28:51 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:28:51 INFO  : Context for 'APU' is selected.
22:28:51 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:51 INFO  : Context for 'APU' is selected.
22:28:51 INFO  : 'stop' command is executed.
22:28:52 INFO  : 'ps7_init' command is executed.
22:28:52 INFO  : 'ps7_post_config' command is executed.
22:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:52 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:52 INFO  : Memory regions updated for context APU
22:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:53 INFO  : 'con' command is executed.
22:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:28:53 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
22:30:32 INFO  : Disconnected from the channel tcfchan#8.
22:31:14 INFO  : Registering command handlers for SDK TCF services
22:31:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
22:31:20 INFO  : XSCT server has started successfully.
22:31:20 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
22:31:20 INFO  : Successfully done setting XSCT server connection channel  
22:31:20 INFO  : Successfully done setting SDK workspace  
22:31:20 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_0.
22:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:28 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:32:28 INFO  : 'jtag frequency' command is executed.
22:32:28 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:32:31 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:32:31 INFO  : Context for 'APU' is selected.
22:32:31 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:32:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:31 INFO  : Context for 'APU' is selected.
22:32:31 INFO  : 'stop' command is executed.
22:32:32 INFO  : 'ps7_init' command is executed.
22:32:32 INFO  : 'ps7_post_config' command is executed.
22:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:32 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:32 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:32 INFO  : Memory regions updated for context APU
22:32:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:33 INFO  : 'con' command is executed.
22:32:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:32:33 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
22:33:35 INFO  : Disconnected from the channel tcfchan#1.
22:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:33:37 INFO  : 'jtag frequency' command is executed.
22:33:37 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:33:40 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:33:40 INFO  : Context for 'APU' is selected.
22:33:43 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:43 INFO  : Context for 'APU' is selected.
22:33:43 INFO  : 'stop' command is executed.
22:33:43 INFO  : 'ps7_init' command is executed.
22:33:43 INFO  : 'ps7_post_config' command is executed.
22:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:44 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:44 INFO  : Memory regions updated for context APU
22:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:44 INFO  : 'con' command is executed.
22:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:33:44 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
22:34:14 INFO  : Disconnected from the channel tcfchan#2.
22:34:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:34:15 INFO  : 'jtag frequency' command is executed.
22:34:16 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:34:18 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:34:18 INFO  : Context for 'APU' is selected.
22:34:21 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:21 INFO  : Context for 'APU' is selected.
22:34:21 INFO  : 'stop' command is executed.
22:34:21 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
22:34:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
----------------End of Script----------------

22:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:34:44 INFO  : 'jtag frequency' command is executed.
22:34:44 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:34:48 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:34:48 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
22:34:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

22:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:02 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:35:02 INFO  : 'jtag frequency' command is executed.
22:35:02 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:35:06 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:35:06 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
22:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

22:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:35:37 INFO  : 'jtag frequency' command is executed.
22:35:37 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:35:41 ERROR : fpga configuration failed. DONE PIN is not HIGH
22:35:41 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
22:35:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

22:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:36:25 INFO  : 'jtag frequency' command is executed.
22:36:25 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:36:27 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:36:28 INFO  : Context for 'APU' is selected.
22:36:28 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:36:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:28 INFO  : Context for 'APU' is selected.
22:36:28 INFO  : 'stop' command is executed.
22:36:28 INFO  : 'ps7_init' command is executed.
22:36:28 INFO  : 'ps7_post_config' command is executed.
22:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:29 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:29 INFO  : Memory regions updated for context APU
22:36:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:29 INFO  : 'con' command is executed.
22:36:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:36:29 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
10:34:24 INFO  : Disconnected from the channel tcfchan#3.
10:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:34:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
10:34:25 INFO  : 'jtag frequency' command is executed.
10:34:25 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
10:34:28 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
10:34:28 INFO  : Context for 'APU' is selected.
10:34:32 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
10:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:32 INFO  : Context for 'APU' is selected.
10:34:32 INFO  : 'stop' command is executed.
10:34:33 INFO  : 'ps7_init' command is executed.
10:34:33 INFO  : 'ps7_post_config' command is executed.
10:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:33 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:34:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:33 INFO  : Memory regions updated for context APU
10:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:34:33 INFO  : 'con' command is executed.
10:34:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

10:34:33 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
10:39:51 INFO  : Disconnected from the channel tcfchan#4.
22:55:18 INFO  : Registering command handlers for SDK TCF services
22:55:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\temp_xsdb_launch_script.tcl
22:55:24 INFO  : XSCT server has started successfully.
22:55:29 INFO  : Processing command line option -hwspec C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper.hdf.
22:55:29 INFO  : Successfully done setting XSCT server connection channel  
22:55:29 INFO  : Successfully done setting SDK workspace  
22:55:29 INFO  : Checking for hwspec changes in the project Lab_1_wrapper_hw_platform_0.
22:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:11 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
22:59:11 INFO  : 'jtag frequency' command is executed.
22:59:11 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
22:59:13 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
22:59:13 INFO  : Context for 'APU' is selected.
22:59:13 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
22:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:13 INFO  : Context for 'APU' is selected.
22:59:13 INFO  : 'stop' command is executed.
22:59:14 INFO  : 'ps7_init' command is executed.
22:59:14 INFO  : 'ps7_post_config' command is executed.
22:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:15 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:15 INFO  : Memory regions updated for context APU
22:59:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:15 INFO  : 'con' command is executed.
22:59:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

22:59:15 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
10:16:15 INFO  : Disconnected from the channel tcfchan#1.
10:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:16 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
10:16:16 INFO  : 'jtag frequency' command is executed.
10:16:16 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
10:16:19 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
10:16:19 INFO  : Context for 'APU' is selected.
10:16:22 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
10:16:22 INFO  : 'configparams force-mem-access 1' command is executed.
10:16:22 INFO  : Context for 'APU' is selected.
10:16:22 INFO  : 'stop' command is executed.
10:16:22 INFO  : 'ps7_init' command is executed.
10:16:22 INFO  : 'ps7_post_config' command is executed.
10:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:23 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:16:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:16:23 INFO  : Memory regions updated for context APU
10:16:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:16:23 INFO  : 'con' command is executed.
10:16:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

10:16:23 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
10:52:35 INFO  : Disconnected from the channel tcfchan#2.
10:52:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017AEE2DCA' is selected.
10:52:37 INFO  : 'jtag frequency' command is executed.
10:52:37 INFO  : Sourcing of 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1' command is executed.
10:52:39 INFO  : FPGA configured successfully with bitstream "C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit"
10:52:40 INFO  : Context for 'APU' is selected.
10:52:43 INFO  : Hardware design information is loaded from 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf'.
10:52:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:43 INFO  : Context for 'APU' is selected.
10:52:43 INFO  : 'stop' command is executed.
10:52:43 INFO  : 'ps7_init' command is executed.
10:52:43 INFO  : 'ps7_post_config' command is executed.
10:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:44 INFO  : The application 'C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:52:44 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA" && level==0} -index 1
fpga -file C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/Lab_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
loadhw -hw C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
dow C:/ece1195/labs/lab1/Lab_1/Lab_1.sdk/Lab_1_2/Debug/Lab_1_2.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:44 INFO  : Memory regions updated for context APU
10:52:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:52:44 INFO  : 'con' command is executed.
10:52:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017AEE2DCA"} -index 0
con
----------------End of Script----------------

10:52:44 INFO  : Launch script is exported to file 'C:\ece1195\labs\lab1\Lab_1\Lab_1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lab_1_2.elf_on_local.tcl'
11:22:18 INFO  : Disconnected from the channel tcfchan#3.
