name: MDMA
description: MDMA
groupName: MDMA
baseAddress: 1375731712
registers:
- name: MDMA_GISR0
  displayName: MDMA_GISR0
  description: "MDMA Global Interrupt/Status\n          Register"
  addressOffset: 0
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: GIF0
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 0
    bitWidth: 1
  - name: GIF1
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 1
    bitWidth: 1
  - name: GIF2
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 2
    bitWidth: 1
  - name: GIF3
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 3
    bitWidth: 1
  - name: GIF4
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 4
    bitWidth: 1
  - name: GIF5
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 5
    bitWidth: 1
  - name: GIF6
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 6
    bitWidth: 1
  - name: GIF7
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 7
    bitWidth: 1
  - name: GIF8
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 8
    bitWidth: 1
  - name: GIF9
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 9
    bitWidth: 1
  - name: GIF10
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 10
    bitWidth: 1
  - name: GIF11
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 11
    bitWidth: 1
  - name: GIF12
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 12
    bitWidth: 1
  - name: GIF13
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 13
    bitWidth: 1
  - name: GIF14
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 14
    bitWidth: 1
  - name: GIF15
    description: "Channel x global interrupt flag (x=...)\n              This bit\
      \ is set and reset by hardware. It is a\n              logical OR of all the\
      \ Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which\
      \ are enabled in\n              the interrupt mask register (CTCIEx, BTIEx,\
      \ BRTIEx,\n              TEIEx)"
    bitOffset: 15
    bitWidth: 1
- name: MDMA_C0ISR
  displayName: MDMA_C0ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 64
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF0
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF0
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF0
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF0
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF0
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA0
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C0IFCR
  displayName: MDMA_C0IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 68
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF0
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF0
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF0
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF0
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF0
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C0ESR
  displayName: MDMA_C0ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 72
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C0CR
  displayName: MDMA_C0CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 76
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C0TCR
  displayName: MDMA_C0TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 80
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C0BNDTR
  displayName: MDMA_C0BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 84
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C0SAR
  displayName: MDMA_C0SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 88
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C0DAR
  displayName: MDMA_C0DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 92
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C0BRUR
  displayName: MDMA_C0BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 96
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C0LAR
  displayName: MDMA_C0LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 100
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C0TBR
  displayName: MDMA_C0TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 104
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C0MAR
  displayName: MDMA_C0MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 112
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C0MDR
  displayName: MDMA_C0MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 116
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C1ISR
  displayName: MDMA_C1ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 128
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF1
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF1
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF1
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF1
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF1
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA1
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C1IFCR
  displayName: MDMA_C1IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 132
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF1
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF1
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF1
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF1
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF1
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C1ESR
  displayName: MDMA_C1ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 136
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C1CR
  displayName: MDMA_C1CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 140
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C1TCR
  displayName: MDMA_C1TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 144
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C1BNDTR
  displayName: MDMA_C1BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 148
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C1SAR
  displayName: MDMA_C1SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 152
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C1DAR
  displayName: MDMA_C1DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 156
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C1BRUR
  displayName: MDMA_C1BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 160
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C1LAR
  displayName: MDMA_C1LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 164
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C1TBR
  displayName: MDMA_C1TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 168
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C1MAR
  displayName: MDMA_C1MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 176
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C1MDR
  displayName: MDMA_C1MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 180
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C2ISR
  displayName: MDMA_C2ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 192
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF2
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF2
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF2
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF2
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF2
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA2
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C2IFCR
  displayName: MDMA_C2IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 196
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF2
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF2
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF2
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF2
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF2
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C2ESR
  displayName: MDMA_C2ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 200
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C2CR
  displayName: MDMA_C2CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 204
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C2TCR
  displayName: MDMA_C2TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 208
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C2BNDTR
  displayName: MDMA_C2BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 212
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C2SAR
  displayName: MDMA_C2SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 216
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C2DAR
  displayName: MDMA_C2DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 220
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C2BRUR
  displayName: MDMA_C2BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 224
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C2LAR
  displayName: MDMA_C2LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 228
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C2TBR
  displayName: MDMA_C2TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 232
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C2MAR
  displayName: MDMA_C2MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 240
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C2MDR
  displayName: MDMA_C2MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 244
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C3ISR
  displayName: MDMA_C3ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 256
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF3
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF3
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF3
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF3
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF3
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA3
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C3IFCR
  displayName: MDMA_C3IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 260
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF3
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF3
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF3
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF3
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF3
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C3ESR
  displayName: MDMA_C3ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 264
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C3CR
  displayName: MDMA_C3CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 268
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C3TCR
  displayName: MDMA_C3TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 272
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C3BNDTR
  displayName: MDMA_C3BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 276
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C3SAR
  displayName: MDMA_C3SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 280
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C3DAR
  displayName: MDMA_C3DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 284
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C3BRUR
  displayName: MDMA_C3BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 288
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C3LAR
  displayName: MDMA_C3LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 292
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C3TBR
  displayName: MDMA_C3TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 296
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C3MAR
  displayName: MDMA_C3MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 304
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C3MDR
  displayName: MDMA_C3MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 308
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C4ISR
  displayName: MDMA_C4ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 320
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF4
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF4
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF4
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF4
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF4
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA4
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C4IFCR
  displayName: MDMA_C4IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 324
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF4
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF4
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF4
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF4
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF4
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C4ESR
  displayName: MDMA_C4ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 328
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C4CR
  displayName: MDMA_C4CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 332
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C4TCR
  displayName: MDMA_C4TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 336
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C4BNDTR
  displayName: MDMA_C4BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 340
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C4SAR
  displayName: MDMA_C4SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 344
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C4DAR
  displayName: MDMA_C4DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 348
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C4BRUR
  displayName: MDMA_C4BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 352
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C4LAR
  displayName: MDMA_C4LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 356
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C4TBR
  displayName: MDMA_C4TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 360
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C4MAR
  displayName: MDMA_C4MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 368
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C4MDR
  displayName: MDMA_C4MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 372
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C5ISR
  displayName: MDMA_C5ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 384
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF5
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF5
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF5
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF5
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF5
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA5
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C5IFCR
  displayName: MDMA_C5IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 388
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF5
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF5
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF5
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF5
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF5
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C5ESR
  displayName: MDMA_C5ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 392
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C5CR
  displayName: MDMA_C5CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 396
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C5TCR
  displayName: MDMA_C5TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 400
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C5BNDTR
  displayName: MDMA_C5BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 404
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C5SAR
  displayName: MDMA_C5SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 408
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C5DAR
  displayName: MDMA_C5DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 412
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C5BRUR
  displayName: MDMA_C5BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 416
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C5LAR
  displayName: MDMA_C5LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 420
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C5TBR
  displayName: MDMA_C5TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 424
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C5MAR
  displayName: MDMA_C5MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 432
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C5MDR
  displayName: MDMA_C5MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 436
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C6ISR
  displayName: MDMA_C6ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 448
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF6
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF6
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF6
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF6
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF6
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA6
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C6IFCR
  displayName: MDMA_C6IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 452
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF6
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF6
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF6
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF6
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF6
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C6ESR
  displayName: MDMA_C6ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 456
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C6CR
  displayName: MDMA_C6CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 460
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C6TCR
  displayName: MDMA_C6TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 464
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C6BNDTR
  displayName: MDMA_C6BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 468
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0"
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C6SAR
  displayName: MDMA_C6SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 472
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C6DAR
  displayName: MDMA_C6DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 476
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C6BRUR
  displayName: MDMA_C6BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 480
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C6LAR
  displayName: MDMA_C6LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 484
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C6TBR
  displayName: MDMA_C6TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 488
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C6MAR
  displayName: MDMA_C6MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 496
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C6MDR
  displayName: MDMA_C6MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 500
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C7ISR
  displayName: MDMA_C7ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 512
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF7
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF7
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF7
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF7
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF7
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA7
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C7IFCR
  displayName: MDMA_C7IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 516
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF7
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF7
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF7
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF7
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF7
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C7ESR
  displayName: MDMA_C7ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 520
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C7CR
  displayName: MDMA_C7CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 524
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C7TCR
  displayName: MDMA_C7TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 528
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C7BNDTR
  displayName: MDMA_C7BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 532
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C7SAR
  displayName: MDMA_C7SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 536
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C7DAR
  displayName: MDMA_C7DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 540
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C7BRUR
  displayName: MDMA_C7BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 544
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C7LAR
  displayName: MDMA_C7LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 548
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C7TBR
  displayName: MDMA_C7TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 552
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C7MAR
  displayName: MDMA_C7MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 560
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C7MDR
  displayName: MDMA_C7MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 564
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C8ISR
  displayName: MDMA_C8ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 576
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF8
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF8
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF8
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF8
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF8
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA8
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C8IFCR
  displayName: MDMA_C8IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 580
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF8
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF8
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF8
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF8
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF8
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C8ESR
  displayName: MDMA_C8ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 584
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C8CR
  displayName: MDMA_C8CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 588
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C8TCR
  displayName: MDMA_C8TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 592
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C8BNDTR
  displayName: MDMA_C8BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 596
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C8SAR
  displayName: MDMA_C8SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 600
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C8DAR
  displayName: MDMA_C8DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 604
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C8BRUR
  displayName: MDMA_C8BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 608
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C8LAR
  displayName: MDMA_C8LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 612
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C8TBR
  displayName: MDMA_C8TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 616
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C8MAR
  displayName: MDMA_C8MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 624
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C8MDR
  displayName: MDMA_C8MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 628
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C9ISR
  displayName: MDMA_C9ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 640
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF9
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF9
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF9
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF9
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF9
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA9
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C9IFCR
  displayName: MDMA_C9IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 644
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF9
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF9
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF9
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF9
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF9
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C9ESR
  displayName: MDMA_C9ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 648
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C9CR
  displayName: MDMA_C9CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 652
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C9TCR
  displayName: MDMA_C9TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 656
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C9BNDTR
  displayName: MDMA_C9BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 660
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C9SAR
  displayName: MDMA_C9SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 664
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C9DAR
  displayName: MDMA_C9DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 668
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C9BRUR
  displayName: MDMA_C9BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 672
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C9LAR
  displayName: MDMA_C9LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 676
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C9TBR
  displayName: MDMA_C9TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 680
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C9MAR
  displayName: MDMA_C9MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 688
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C9MDR
  displayName: MDMA_C9MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 692
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C10ISR
  displayName: MDMA_C10ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 704
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF10
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF10
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF10
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF10
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF10
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA10
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C10IFCR
  displayName: MDMA_C10IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 708
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF10
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF10
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF10
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF10
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF10
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C10ESR
  displayName: MDMA_C10ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 712
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C10CR
  displayName: MDMA_C10CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 716
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C10TCR
  displayName: MDMA_C10TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 720
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C10BNDTR
  displayName: MDMA_C10BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 724
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C10SAR
  displayName: MDMA_C10SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 728
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C10DAR
  displayName: MDMA_C10DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 732
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C10BRUR
  displayName: MDMA_C10BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 736
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C10LAR
  displayName: MDMA_C10LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 740
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C10TBR
  displayName: MDMA_C10TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 744
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C10MAR
  displayName: MDMA_C10MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 752
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C10MDR
  displayName: MDMA_C10MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 756
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C11ISR
  displayName: MDMA_C11ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 768
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF11
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF11
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF11
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF11
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF11
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA11
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C11IFCR
  displayName: MDMA_C11IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 772
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF11
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF11
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF11
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF11
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF11
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C11ESR
  displayName: MDMA_C11ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 776
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C11CR
  displayName: MDMA_C11CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 780
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C11TCR
  displayName: MDMA_C11TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 784
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C11BNDTR
  displayName: MDMA_C11BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 788
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C11SAR
  displayName: MDMA_C11SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 792
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C11DAR
  displayName: MDMA_C11DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 796
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C11BRUR
  displayName: MDMA_C11BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 800
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C11LAR
  displayName: MDMA_C11LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 804
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C11TBR
  displayName: MDMA_C11TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 808
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C11MAR
  displayName: MDMA_C11MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 816
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C11MDR
  displayName: MDMA_C11MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 820
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C12ISR
  displayName: MDMA_C12ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 832
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF12
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF12
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF12
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF12
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF12
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA12
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C12IFCR
  displayName: MDMA_C12IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 836
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF12
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF12
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF12
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF12
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF12
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C12ESR
  displayName: MDMA_C12ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 840
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C12CR
  displayName: MDMA_C12CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 844
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C12TCR
  displayName: MDMA_C12TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 848
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C12BNDTR
  displayName: MDMA_C12BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 852
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C12SAR
  displayName: MDMA_C12SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 856
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C12DAR
  displayName: MDMA_C12DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 860
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C12BRUR
  displayName: MDMA_C12BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 864
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C12LAR
  displayName: MDMA_C12LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 868
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C12TBR
  displayName: MDMA_C12TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 872
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C12MAR
  displayName: MDMA_C12MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 880
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C12MDR
  displayName: MDMA_C12MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 884
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C13ISR
  displayName: MDMA_C13ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 896
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF13
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF13
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF13
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF13
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF13
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA13
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C13IFCR
  displayName: MDMA_C13IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 900
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF13
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF13
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF13
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF13
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF13
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C13ESR
  displayName: MDMA_C13ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 904
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C13CR
  displayName: MDMA_C13CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 908
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C13TCR
  displayName: MDMA_C13TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 912
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C13BNDTR
  displayName: MDMA_C13BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 916
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C13SAR
  displayName: MDMA_C13SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 920
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C13DAR
  displayName: MDMA_C13DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 924
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C13BRUR
  displayName: MDMA_C13BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 928
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C13LAR
  displayName: MDMA_C13LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 932
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C13TBR
  displayName: MDMA_C13TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 936
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C13MAR
  displayName: MDMA_C13MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 944
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C13MDR
  displayName: MDMA_C13MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 948
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C14ISR
  displayName: MDMA_C14ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 960
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF14
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF14
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF14
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF14
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF14
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA14
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C14IFCR
  displayName: MDMA_C14IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 964
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF14
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF14
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF14
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF14
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF14
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C14ESR
  displayName: MDMA_C14ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 968
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C14CR
  displayName: MDMA_C14CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 972
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C14TCR
  displayName: MDMA_C14TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 976
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C14BNDTR
  displayName: MDMA_C14BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 980
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C14SAR
  displayName: MDMA_C14SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 984
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C14DAR
  displayName: MDMA_C14DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 988
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C14BRUR
  displayName: MDMA_C14BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 992
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C14LAR
  displayName: MDMA_C14LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 996
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C14TBR
  displayName: MDMA_C14TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 1000
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C14MAR
  displayName: MDMA_C14MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 1008
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C14MDR
  displayName: MDMA_C14MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 1012
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C15ISR
  displayName: MDMA_C15ISR
  description: "MDMA channel x interrupt/status\n          register"
  addressOffset: 1024
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEIF15
    description: "Channel x transfer error interrupt flag\n              This bit\
      \ is set by hardware. It is cleared by\n              software writing 1 to\
      \ the corresponding bit in the\n              DMA_IFCRy register."
    bitOffset: 0
    bitWidth: 1
  - name: CTCIF15
    description: "Channel x Channel Transfer Complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is\
      \ set when the\n              last block was transferred and the channel has\
      \ been\n              automatically disabled. CTC is also set when the\n   \
      \           channel is suspended, as a result of writing EN bit\n          \
      \    to 0."
    bitOffset: 1
    bitWidth: 1
  - name: BRTIF15
    description: "Channel x block repeat transfer complete\n              interrupt\
      \ flag This bit is set by hardware. It is\n              cleared by software\
      \ writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 2
    bitWidth: 1
  - name: BTIF15
    description: "Channel x block transfer complete\n              interrupt flag\
      \ This bit is set by hardware. It is\n              cleared by software writing\
      \ 1 to the corresponding\n              bit in the DMA_IFCRy register."
    bitOffset: 3
    bitWidth: 1
  - name: TCIF15
    description: "channel x buffer transfer\n              complete"
    bitOffset: 4
    bitWidth: 1
  - name: CRQA15
    description: "channel x request active\n              flag"
    bitOffset: 16
    bitWidth: 1
- name: MDMA_C15IFCR
  displayName: MDMA_C15IFCR
  description: "MDMA channel x interrupt flag clear\n          register"
  addressOffset: 1028
  size: 32
  access: write-only
  resetValue: 0
  fields:
  - name: CTEIF15
    description: "Channel x clear transfer error interrupt\n              flag Writing\
      \ a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
    bitOffset: 0
    bitWidth: 1
  - name: CCTCIF15
    description: "Clear Channel transfer complete\n              interrupt flag for\
      \ channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n\
      \              register"
    bitOffset: 1
    bitWidth: 1
  - name: CBRTIF15
    description: "Channel x clear block repeat transfer\n              complete interrupt\
      \ flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 2
    bitWidth: 1
  - name: CBTIF15
    description: "Channel x Clear block transfer complete\n              interrupt\
      \ flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy\
      \ register"
    bitOffset: 3
    bitWidth: 1
  - name: CLTCIF15
    description: "CLear buffer Transfer Complete Interrupt\n              Flag for\
      \ channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy\
      \ register"
    bitOffset: 4
    bitWidth: 1
- name: MDMA_C15ESR
  displayName: MDMA_C15ESR
  description: "MDMA Channel x error status\n          register"
  addressOffset: 1032
  size: 32
  access: read-only
  resetValue: 0
  fields:
  - name: TEA
    description: "Transfer Error Address These bits are\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error. It is used in\
      \ conjunction with TED.\n              This field indicates the 7 LSBits of\
      \ the address\n              which generated a transfer/access error. It may\
      \ be\n              used by SW to retrieve the failing address, by adding\n\
      \              this value (truncated to the buffer transfer length\n       \
      \       size) to the current SAR/DAR value. Note: The SAR/DAR\n            \
      \  current value doesnt reflect this last address due to\n              the\
      \ FIFO management system. The SAR/DAR are only\n              updated at the\
      \ end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not\
      \ set in case of a link data\n              error."
    bitOffset: 0
    bitWidth: 7
  - name: TED
    description: "Transfer Error Direction These bit is\n              set and cleared\
      \ by HW, in case of an MDMA data\n              transfer error."
    bitOffset: 7
    bitWidth: 1
  - name: TELD
    description: "Transfer Error Link Data These bit is\n              set by HW,\
      \ in case of a transfer error while reading\n              the block link data\
      \ structure. It is cleared by\n              software writing 1 to the CTEIFx\
      \ bit in the DMA_IFCRy\n              register."
    bitOffset: 8
    bitWidth: 1
  - name: TEMD
    description: "Transfer Error Mask Data These bit is\n              set by HW,\
      \ in case of a transfer error while writing\n              the Mask Data. It\
      \ is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n\
      \              register."
    bitOffset: 9
    bitWidth: 1
  - name: ASE
    description: "Address/Size Error These bit is set by\n              HW, when the\
      \ programmed address is not aligned with\n              the data size. TED will\
      \ indicate whether the problem\n              is on the source or destination.\
      \ It is cleared by\n              software writing 1 to the CTEIFx bit in the\
      \ DMA_IFCRy\n              register."
    bitOffset: 10
    bitWidth: 1
  - name: BSE
    description: "Block Size Error These bit is set by HW,\n              when the\
      \ block size is not an integer multiple of the\n              data size either\
      \ for source or destination. TED will\n              indicate whether the problem\
      \ is on the source or\n              destination. It is cleared by software\
      \ writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n            \
      \  register."
    bitOffset: 11
    bitWidth: 1
- name: MDMA_C15CR
  displayName: MDMA_C15CR
  description: "This register is used to control the\n          concerned channel."
  addressOffset: 1036
  size: 32
  resetValue: 0
  fields:
  - name: EN
    description: channel enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
  - name: TEIE
    description: "Transfer error interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 1
    bitWidth: 1
    access: read-write
  - name: CTCIE
    description: "Channel Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 2
    bitWidth: 1
    access: read-write
  - name: BRTIE
    description: "Block Repeat transfer interrupt enable\n              This bit is\
      \ set and cleared by\n              software."
    bitOffset: 3
    bitWidth: 1
    access: read-write
  - name: BTIE
    description: "Block Transfer interrupt enable This bit\n              is set and\
      \ cleared by software."
    bitOffset: 4
    bitWidth: 1
    access: read-write
  - name: TCIE
    description: "buffer Transfer Complete interrupt\n              enable This bit\
      \ is set and cleared by\n              software."
    bitOffset: 5
    bitWidth: 1
    access: read-write
  - name: PL
    description: "Priority level These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0."
    bitOffset: 6
    bitWidth: 2
    access: read-write
  - name: BEX
    description: byte Endianness exchange
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: HEX
    description: "Half word Endianes\n              exchange"
    bitOffset: 13
    bitWidth: 1
    access: read-write
  - name: WEX
    description: Word Endianness exchange
    bitOffset: 14
    bitWidth: 1
    access: read-write
  - name: SWRQ
    description: "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx\
      \ in MDMA_ISRy register, activating the\n              request on Channel x\
      \ Note: Either the whole CxCR\n              register or the 8-bit/16-bit register\
      \ @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n  \
      \            activation. In case of a SW request, acknowledge is\n         \
      \     not generated (neither HW signal, nor CxMAR write\n              access)."
    bitOffset: 16
    bitWidth: 1
    access: write-only
- name: MDMA_C15TCR
  displayName: MDMA_C15TCR
  description: "This register is used to configure the\n          concerned channel."
  addressOffset: 1040
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SINC
    description: "Source increment mode These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is\
      \ forbidden. In Linked List\n              Mode, at the end of a block (single\
      \ or last block in\n              repeated block transfer mode), this register\
      \ will be\n              loaded from memory (from address given by current\n\
      \              LAR[31:0] + 0x00)."
    bitOffset: 0
    bitWidth: 2
  - name: DINC
    description: "Destination increment mode These bits\n              are set and\
      \ cleared by software. These bits are\n              protected and can be written\
      \ only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC\
      \ = 00 is\n              forbidden."
    bitOffset: 2
    bitWidth: 2
  - name: SSIZE
    description: "Source data size These bits are set and\n              cleared by\
      \ software. These bits are protected and can\n              be written only\
      \ if EN is 0 Note: If a value of 11 is\n              programmed for the TCM\
      \ access/AHB port, a transfer\n              error will occur (TEIF bit set)\
      \ If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n\
      \              unpredictable. Note: SSIZE = 11 (double-word) is\n          \
      \    forbidden when source is TCM/AHB bus\n              (SBUS=1)."
    bitOffset: 4
    bitWidth: 2
  - name: DSIZE
    description: "Destination data size These bits are set\n              and cleared\
      \ by software. These bits are protected and\n              can be written only\
      \ if EN is 0. Note: If a value of\n              11 is programmed for the TCM\
      \ access/AHB port, a\n              transfer error will occur (TEIF bit set)\
      \ If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n    \
      \          will be unpredictable. Note: DSIZE = 11 (double-word)\n         \
      \     is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
    bitOffset: 6
    bitWidth: 2
  - name: SINCOS
    description: "source increment offset\n              size"
    bitOffset: 8
    bitWidth: 2
  - name: DINCOS
    description: "Destination increment\n              offset"
    bitOffset: 10
    bitWidth: 2
  - name: SBURST
    description: "source burst transfer\n              configuration"
    bitOffset: 12
    bitWidth: 3
  - name: DBURST
    description: "Destination burst transfer\n              configuration"
    bitOffset: 15
    bitWidth: 3
  - name: TLEN
    description: buffer transfer lengh
    bitOffset: 18
    bitWidth: 7
  - name: PKE
    description: "PacK Enable These bit is set and cleared\n              by software.\
      \ If the Source Size is smaller than the\n              destination, it will\
      \ be padded according to the PAM\n              value. If the Source data size\
      \ is larger than the\n              destination one, it will be truncated. The\
      \ alignment\n              will be done according to the PAM[0] value. This\
      \ bit\n              is protected and can be written only if EN is\n       \
      \       0"
    bitOffset: 25
    bitWidth: 1
  - name: PAM
    description: "Padding/Alignement Mode These bits are\n              set and cleared\
      \ by software. Case 1: Source data size\n              smaller than destination\
      \ data size - 3 options are\n              valid. Case 2: Source data size larger\
      \ than\n              destination data size. The remainder part is\n       \
      \       discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are\
      \ ignored. These bits are protected and can be\n              written only if\
      \ EN is 0"
    bitOffset: 26
    bitWidth: 2
  - name: TRGM
    description: "Trigger Mode These bits are set and\n              cleared by software.\
      \ Note: If TRGM is 11 for the\n              current block, all the values loaded\
      \ at the end of\n              the current block through the linked list mechanism\n\
      \              must keep the same value (TRGM=11) and the same SWRM\n      \
      \        value, otherwise the result is undefined. These bits\n            \
      \  are protected and can be written only if EN is\n              0."
    bitOffset: 28
    bitWidth: 2
  - name: SWRM
    description: "SW Request Mode This bit is set and\n              cleared by software.\
      \ If a HW or SW request is\n              currently active, the bit change will\
      \ be delayed\n              until the current transfer is completed. If the\
      \ CxMAR\n              contains a valid address, the CxMDR value will also\n\
      \              be written @ CxMAR address. This bit is protected and\n     \
      \         can be written only if EN is 0."
    bitOffset: 30
    bitWidth: 1
  - name: BWM
    description: "Bufferable Write Mode This bit is set\n              and cleared\
      \ by software. This bit is protected and\n              can be written only\
      \ if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
    bitOffset: 31
    bitWidth: 1
- name: MDMA_C15BNDTR
  displayName: MDMA_C15BNDTR
  description: "MDMA Channel x block number of data\n          register"
  addressOffset: 1044
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: BNDT
    description: "block number of data to\n              transfer"
    bitOffset: 0
    bitWidth: 17
  - name: BRSUM
    description: "Block Repeat Source address Update Mode\n              These bits\
      \ are protected and can be written only if\n              EN is 0."
    bitOffset: 18
    bitWidth: 1
  - name: BRDUM
    description: "Block Repeat Destination address Update\n              Mode These\
      \ bits are protected and can be written only\n              if EN is 0."
    bitOffset: 19
    bitWidth: 1
  - name: BRC
    description: "Block Repeat Count This field contains\n              the number\
      \ of repetitions of the current block (0 to\n              4095). When the channel\
      \ is enabled, this register is\n              read-only, indicating the remaining\
      \ number of blocks,\n              excluding the current one. This register\
      \ decrements\n              after each complete block transfer. Once the last\n\
      \              block transfer has completed, this register can\n           \
      \   either stay at zero or be reloaded automatically from\n              memory\
      \ (in Linked List mode - i.e. Link Address\n              valid). These bits\
      \ are protected and can be written\n              only if EN is 0."
    bitOffset: 20
    bitWidth: 12
- name: MDMA_C15SAR
  displayName: MDMA_C15SAR
  description: "MDMA channel x source address\n          register"
  addressOffset: 1048
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SAR
    description: source adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C15DAR
  displayName: MDMA_C15DAR
  description: "MDMA channel x destination address\n          register"
  addressOffset: 1052
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: DAR
    description: Destination adr base
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C15BRUR
  displayName: MDMA_C15BRUR
  description: "MDMA channel x Block Repeat address Update\n          register"
  addressOffset: 1056
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: SUV
    description: "source adresse update\n              value"
    bitOffset: 0
    bitWidth: 16
  - name: DUV
    description: destination address update
    bitOffset: 16
    bitWidth: 16
- name: MDMA_C15LAR
  displayName: MDMA_C15LAR
  description: "MDMA channel x Link Address\n          register"
  addressOffset: 1060
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: LAR
    description: Link address register
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C15TBR
  displayName: MDMA_C15TBR
  description: "MDMA channel x Trigger and Bus selection\n          Register"
  addressOffset: 1064
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: TSEL
    description: Trigger selection
    bitOffset: 0
    bitWidth: 6
  - name: SBUS
    description: "Source BUS select This bit is protected\n              and can be\
      \ written only if EN is 0."
    bitOffset: 16
    bitWidth: 1
  - name: DBUS
    description: "Destination BUS slect This bit is\n              protected and can\
      \ be written only if EN is\n              0."
    bitOffset: 17
    bitWidth: 1
- name: MDMA_C15MAR
  displayName: MDMA_C15MAR
  description: "MDMA channel x Mask address\n          register"
  addressOffset: 1072
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MAR
    description: Mask address
    bitOffset: 0
    bitWidth: 32
- name: MDMA_C15MDR
  displayName: MDMA_C15MDR
  description: "MDMA channel x Mask Data\n          register"
  addressOffset: 1076
  size: 32
  access: read-write
  resetValue: 0
  fields:
  - name: MDR
    description: Mask data
    bitOffset: 0
    bitWidth: 32
interrupts:
- name: MDMA
  description: MDMA
  value: 122
addressBlocks:
- offset: 0
  size: 4096
  usage: registers
