// Seed: 2192667754
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  assign id_3 = 1;
  wire id_4;
  always @(posedge 1)
    @(posedge 1 or id_1)
      @(*) begin : LABEL_0
        id_3 = id_0 - 1;
      end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    input  wand  id_1,
    output uwire id_2,
    output tri   id_3,
    input  uwire id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0
  );
  wire id_7;
  wire id_8;
  wire id_9 = id_0;
endmodule
