{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542005757492 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542005757500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 01:55:57 2018 " "Processing started: Mon Nov 12 01:55:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542005757500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005757500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ramtest -c ramtest " "Command: quartus_map --read_settings_files=on --write_settings_files=off ramtest -c ramtest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005757500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542005758457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542005758457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram32x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ram32x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../AudioTest/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../AudioTest/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../AudioTest/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "../AudioTest/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "../AudioTest/avconf/avconf.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/timothy/documents/github/ece241finalproject/audiotest/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/timothy/documents/github/ece241finalproject/audiotest/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../AudioTest/avconf/I2C_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542005768632 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "song_data audio.v(22) " "Output port \"song_data\" at audio.v(22) has no driver" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542005768634 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK audio.v(41) " "Output port \"FPGA_I2C_SCLK\" at audio.v(41) has no driver" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1542005768634 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram32x4 ram32x4:r1 " "Elaborating entity \"ram32x4\" for hierarchy \"ram32x4:r1\"" {  } { { "audio.v" "r1" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005768664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram32x4:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram32x4:r1\|altsyncram:altsyncram_component\"" {  } { { "ram32x4.v" "altsyncram_component" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005768749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram32x4:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram32x4:r1\|altsyncram:altsyncram_component\"" {  } { { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005768751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram32x4:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram32x4:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file audio.mif " "Parameter \"init_file\" = \"audio.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005768752 ""}  } { { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542005768752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgo1 " "Found entity 1: altsyncram_fgo1" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgo1 ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated " "Elaborating entity \"altsyncram_fgo1\" for hierarchy \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005768861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_fgo1.tdf" "decode3" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005768940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005768996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005768996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_fgo1.tdf" "rden_decode" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005768998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_fgo1.tdf" "mux2" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:Audio_Controller " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:Audio_Controller\"" {  } { { "audio.v" "Audio_Controller" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "../AudioTest/Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "../AudioTest/Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769516 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005769516 ""}  } { { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542005769516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ba1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ba1 " "Found entity 1: scfifo_7ba1" {  } { { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ba1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated " "Elaborating entity \"scfifo_7ba1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q2a1 " "Found entity 1: a_dpfifo_q2a1" {  } { { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q2a1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo " "Elaborating entity \"a_dpfifo_q2a1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\"" {  } { { "db/scfifo_7ba1.tdf" "dpfifo" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n3i1 " "Found entity 1: altsyncram_n3i1" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n3i1 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram " "Elaborating entity \"altsyncram_n3i1\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\"" {  } { { "db/a_dpfifo_q2a1.tdf" "FIFOram" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q2a1.tdf" "almost_full_comparer" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_q2a1.tdf" "three_comparison" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q2a1.tdf" "rd_ptr_msb" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_q2a1.tdf" "usedw_counter" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005769915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005769915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_q2a1.tdf" "wr_ptr" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005769919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "../AudioTest/Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005770132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "../AudioTest/Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005770526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "../AudioTest/Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005770587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "../AudioTest/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005770589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542005770589 ""}  } { { "../AudioTest/Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542005770589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/audio_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock_altpll " "Found entity 1: Audio_Clock_altpll" {  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/audio_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542005770653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005770653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock_altpll Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated " "Elaborating entity \"Audio_Clock_altpll\" for hierarchy \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005770656 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 37 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 67 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 97 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 127 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 157 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 187 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 217 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 247 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 277 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 307 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 337 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 367 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 397 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 427 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 457 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 487 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 517 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 547 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 577 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 607 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 637 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 667 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 697 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 727 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 757 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 787 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 817 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 847 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 877 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 907 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 937 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 967 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 205 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 37 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 67 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 97 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 127 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 157 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 187 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 217 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 247 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 277 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 307 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 337 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 367 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 397 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 427 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 457 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 487 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 517 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 547 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 577 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 607 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 637 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 667 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 697 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 727 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 757 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 787 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 817 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 847 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 877 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 907 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 937 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\] " "Synthesized away node \"Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7ba1:auto_generated\|a_dpfifo_q2a1:dpfifo\|altsyncram_n3i1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_n3i1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_n3i1.tdf" 967 2 0 } } { "db/a_dpfifo_q2a1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/a_dpfifo_q2a1.tdf" 45 2 0 } } { "db/scfifo_7ba1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/scfifo_7ba1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "../AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } } { "../AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } } { "../AudioTest/Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/AudioTest/Audio_Controller/Audio_Controller.v" 237 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a0 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a1 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a2 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a3 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a4 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a5 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a6 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a7 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a8 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a9 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a10 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a11 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a12 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a13 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a14 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a15 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a16 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a17 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a18 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a19 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a20 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a21 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a22 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a23 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a24 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a25 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a26 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a27 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a28 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a29 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a30 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a31 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a32 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a33 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a34 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a35 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a36 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a37 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a38 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a39 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a40 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a41 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a42 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a43 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a44 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a45 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a46 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a47 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a48 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a49 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a50 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a51 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a52 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a53 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a54 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a55 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a56 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a57 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a58 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a59 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a60 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a61 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1510 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a62 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a63 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a64 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a65 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a66 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a67 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a68 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a69 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a70 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a71 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a72 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a73 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a74 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a75 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a76 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a77 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a78 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a79 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a80 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a81 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 1990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a82 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a83 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2038 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a84 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a85 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a86 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a87 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a88 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a89 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a90 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a91 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a92 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a93 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a94 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a95 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a96 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a97 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a98 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a99 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a100 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2446 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a101 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a102 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a103 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a104 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a105 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a106 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a107 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a108 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a109 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a110 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a111 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a112 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a113 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a114 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a115 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a116 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a117 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a118 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a119 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a120 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2926 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a121 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2950 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a122 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a123 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 2998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a124 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a125 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3046 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a126 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a127 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a128 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a129 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a130 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a131 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a132 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a133 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a134 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a135 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a136 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a137 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a138 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a139 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a140 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a141 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a142 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a143 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a144 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a145 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a146 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a147 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a148 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a149 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a150 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a151 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a152 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a153 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3718 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a154 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a155 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3766 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a156 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3790 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a157 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a158 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3838 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a159 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3862 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a160 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a161 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a162 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a163 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3958 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a164 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 3982 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a165 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4006 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a166 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a167 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a168 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a169 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4102 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a170 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a171 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4150 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a172 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a173 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4198 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a174 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4222 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a175 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a176 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4270 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a177 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a178 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4318 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a179 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4342 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a180 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4366 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a181 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4390 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a182 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a183 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4438 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a184 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a185 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a186 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4510 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a187 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a188 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4558 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a189 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a190 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4606 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a191 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a192 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a193 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4678 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a194 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4702 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a195 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4726 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a196 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a197 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a198 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a199 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4822 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a200 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a201 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4870 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a202 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a203 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4918 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a204 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4942 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a205 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a206 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 4990 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a207 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a208 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5038 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a209 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5062 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a210 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5086 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a211 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5110 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a212 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a213 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5158 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a214 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5182 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a215 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5206 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a216 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a217 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a218 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a219 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a220 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5326 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a221 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a222 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a223 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a224 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a225 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5446 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a226 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a227 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a228 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a229 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5542 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a230 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a231 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5590 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a232 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a233 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a234 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5662 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a235 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a236 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5710 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a237 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a238 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5758 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a239 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5782 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a240 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a241 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a242 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a243 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5878 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a244 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a245 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5926 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a246 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5950 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a247 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a248 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 5998 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a249 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6022 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a250 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6046 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a251 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a252 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a253 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a254 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a255 " "Synthesized away node \"ram32x4:r1\|altsyncram:altsyncram_component\|altsyncram_fgo1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_fgo1.tdf" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/altsyncram_fgo1.tdf" 6166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram32x4.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/ram32x4.v" 85 0 0 } } { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005771003 "|toplevel|ram32x4:r1|altsyncram:altsyncram_component|altsyncram_fgo1:auto_generated|ram_block1a255"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542005771003 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542005771003 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542005771508 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1542005771527 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1542005771527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[0\] GND " "Pin \"song_data\[0\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[1\] GND " "Pin \"song_data\[1\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[2\] GND " "Pin \"song_data\[2\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[3\] GND " "Pin \"song_data\[3\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[4\] GND " "Pin \"song_data\[4\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[5\] GND " "Pin \"song_data\[5\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[6\] GND " "Pin \"song_data\[6\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[7\] GND " "Pin \"song_data\[7\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[8\] GND " "Pin \"song_data\[8\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[9\] GND " "Pin \"song_data\[9\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[10\] GND " "Pin \"song_data\[10\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[11\] GND " "Pin \"song_data\[11\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[12\] GND " "Pin \"song_data\[12\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[13\] GND " "Pin \"song_data\[13\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[14\] GND " "Pin \"song_data\[14\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[15\] GND " "Pin \"song_data\[15\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[16\] GND " "Pin \"song_data\[16\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[17\] GND " "Pin \"song_data\[17\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[18\] GND " "Pin \"song_data\[18\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[19\] GND " "Pin \"song_data\[19\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[20\] GND " "Pin \"song_data\[20\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[21\] GND " "Pin \"song_data\[21\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[22\] GND " "Pin \"song_data\[22\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[23\] GND " "Pin \"song_data\[23\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[24\] GND " "Pin \"song_data\[24\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[25\] GND " "Pin \"song_data\[25\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[26\] GND " "Pin \"song_data\[26\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[27\] GND " "Pin \"song_data\[27\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[28\] GND " "Pin \"song_data\[28\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[29\] GND " "Pin \"song_data\[29\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[30\] GND " "Pin \"song_data\[30\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "song_data\[31\] GND " "Pin \"song_data\[31\]\" is stuck at GND" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542005771609 "|toplevel|song_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542005771609 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542005771721 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "119 " "119 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542005771973 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE1_SoC 385 " "Ignored 385 assignments for entity \"DE1_SoC\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"1.5 V\" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_B2_DATA\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_EMPTY -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_FULL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_OE_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RD_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_RESET_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SCL -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_SDA -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to USB_WR_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE1_SoC was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1542005772021 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1542005772021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542005772403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542005772403 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|Audio_Clock_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542005772490 ""}  } { { "db/audio_clock_altpll.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/db/audio_clock_altpll.v" 62 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542005772490 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "audio.v" "" { Text "C:/Users/Timothy/Documents/GitHub/ECE241FinalProject/RAMTest/audio.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542005772612 "|toplevel|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542005772612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "221 " "Implemented 221 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542005772613 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542005772613 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1542005772613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542005772613 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542005772613 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542005772613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542005772613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 751 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 751 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542005772712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 01:56:12 2018 " "Processing ended: Mon Nov 12 01:56:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542005772712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542005772712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542005772712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542005772712 ""}
