<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › pci › pci-rc32434.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci-rc32434.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  BRIEF MODULE DESCRIPTION</span>
<span class="cm"> *     PCI initialization for IDT EB434 board</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2004 IDT Inc. (rischelp@idt.com)</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/mach-rc32434/rc32434.h&gt;</span>
<span class="cp">#include &lt;asm/mach-rc32434/pci.h&gt;</span>

<span class="cp">#define PCI_ACCESS_READ  0</span>
<span class="cp">#define PCI_ACCESS_WRITE 1</span>

<span class="cm">/* define an unsigned array for the PCI registers */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">korina_cnfg_regs</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">KORINA_CNFG1</span><span class="p">,</span> <span class="n">KORINA_CNFG2</span><span class="p">,</span> <span class="n">KORINA_CNFG3</span><span class="p">,</span> <span class="n">KORINA_CNFG4</span><span class="p">,</span>
	<span class="n">KORINA_CNFG5</span><span class="p">,</span> <span class="n">KORINA_CNFG6</span><span class="p">,</span> <span class="n">KORINA_CNFG7</span><span class="p">,</span> <span class="n">KORINA_CNFG8</span><span class="p">,</span>
	<span class="n">KORINA_CNFG9</span><span class="p">,</span> <span class="n">KORINA_CNFG10</span><span class="p">,</span> <span class="n">KORINA_CNFG11</span><span class="p">,</span> <span class="n">KORINA_CNFG12</span><span class="p">,</span>
	<span class="n">KORINA_CNFG13</span><span class="p">,</span> <span class="n">KORINA_CNFG14</span><span class="p">,</span> <span class="n">KORINA_CNFG15</span><span class="p">,</span> <span class="n">KORINA_CNFG16</span><span class="p">,</span>
	<span class="n">KORINA_CNFG17</span><span class="p">,</span> <span class="n">KORINA_CNFG18</span><span class="p">,</span> <span class="n">KORINA_CNFG19</span><span class="p">,</span> <span class="n">KORINA_CNFG20</span><span class="p">,</span>
	<span class="n">KORINA_CNFG21</span><span class="p">,</span> <span class="n">KORINA_CNFG22</span><span class="p">,</span> <span class="n">KORINA_CNFG23</span><span class="p">,</span> <span class="n">KORINA_CNFG24</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rc32434_res_pci_mem1</span><span class="p">;</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rc32434_res_pci_mem2</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rc32434_res_pci_mem1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCI MEM1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x50000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mh">0x5FFFFFFF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rc32434_res_pci_mem1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sibling</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">child</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rc32434_res_pci_mem2</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rc32434_res_pci_mem2</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCI Mem2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x60000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mh">0x6FFFFFFF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rc32434_res_pci_mem1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sibling</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">child</span> <span class="o">=</span> <span class="nb">NULL</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rc32434_res_pci_io1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;PCI I/O1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="mh">0x18800000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="mh">0x188FFFFF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">rc32434_pci_ops</span><span class="p">;</span>

<span class="cp">#define PCI_MEM1_START	PCI_ADDR_START</span>
<span class="cp">#define PCI_MEM1_END	(PCI_ADDR_START + CPUTOPCI_MEM_WIN - 1)</span>
<span class="cp">#define PCI_MEM2_START	(PCI_ADDR_START + CPUTOPCI_MEM_WIN)</span>
<span class="cp">#define PCI_MEM2_END	(PCI_ADDR_START + (2 * CPUTOPCI_MEM_WIN)  - 1)</span>
<span class="cp">#define PCI_IO1_START	(PCI_ADDR_START + (2 * CPUTOPCI_MEM_WIN))</span>
<span class="cp">#define PCI_IO1_END 							\</span>
<span class="cp">	(PCI_ADDR_START + (2 * CPUTOPCI_MEM_WIN) + CPUTOPCI_IO_WIN - 1)</span>
<span class="cp">#define PCI_IO2_START							\</span>
<span class="cp">	(PCI_ADDR_START + (2 * CPUTOPCI_MEM_WIN) + CPUTOPCI_IO_WIN)</span>
<span class="cp">#define PCI_IO2_END 							\</span>
<span class="cp">	(PCI_ADDR_START + (2 * CPUTOPCI_MEM_WIN) + (2 * CPUTOPCI_IO_WIN) - 1)</span>

<span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">rc32434_controller2</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">pci_controller</span> <span class="n">rc32434_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pci_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rc32434_pci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_resource</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rc32434_res_pci_mem1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_resource</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rc32434_res_pci_io1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mem_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">io_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

<span class="p">};</span>

<span class="cp">#ifdef __MIPSEB__</span>
<span class="cp">#define PCI_ENDIAN_FLAG PCILBAC_sb_m</span>
<span class="cp">#else</span>
<span class="cp">#define PCI_ENDIAN_FLAG 0</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">rc32434_pcibridge_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pcicvalue</span><span class="p">,</span> <span class="n">pcicdata</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dummyread</span><span class="p">,</span> <span class="n">pcicntlval</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">loopCount</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pci_config_addr</span><span class="p">;</span>

	<span class="n">pcicvalue</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcic</span><span class="p">;</span>
	<span class="n">pcicvalue</span> <span class="o">=</span> <span class="p">(</span><span class="n">pcicvalue</span> <span class="o">&gt;&gt;</span> <span class="n">PCIM_SHFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">PCIM_BIT_LEN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">pcicvalue</span> <span class="o">==</span> <span class="n">PCIM_H_EA</span><span class="p">)</span> <span class="o">||</span>
	      <span class="p">(</span><span class="n">pcicvalue</span> <span class="o">==</span> <span class="n">PCIM_H_IA_FIX</span><span class="p">)</span> <span class="o">||</span>
	      <span class="p">(</span><span class="n">pcicvalue</span> <span class="o">==</span> <span class="n">PCIM_H_IA_RR</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PCI init error!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* Not in Host Mode, return ERROR */</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Enables the Idle Grant mode, Arbiter Parking */</span>
	<span class="n">pcicdata</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PCI_CTL_IGM</span> <span class="o">|</span> <span class="n">PCI_CTL_EAP</span> <span class="o">|</span> <span class="n">PCI_CTL_EN</span><span class="p">);</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcic</span> <span class="o">=</span> <span class="n">pcicdata</span><span class="p">;</span>	<span class="cm">/* Enable the PCI bus Interface */</span>
	<span class="cm">/* Zero out the PCI status &amp; PCI Status Mask */</span>
	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">pcicdata</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcis</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">pcicdata</span> <span class="o">&amp;</span> <span class="n">PCI_STAT_RIP</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcis</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcism</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>
	<span class="cm">/* Zero out the PCI decoupled registers */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcidac</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/*</span>
<span class="cm">					 * disable PCI decoupled accesses at</span>
<span class="cm">					 * initialization</span>
<span class="cm">					 */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcidas</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* clear the status */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcidasm</span> <span class="o">=</span> <span class="mh">0x0000007F</span><span class="p">;</span>	<span class="cm">/* Mask all the interrupts */</span>
	<span class="cm">/* Mask PCI Messaging Interrupts */</span>
	<span class="n">rc32434_pci_msg</span><span class="o">-&gt;</span><span class="n">pciiic</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rc32434_pci_msg</span><span class="o">-&gt;</span><span class="n">pciiim</span> <span class="o">=</span> <span class="mh">0xFFFFFFFF</span><span class="p">;</span>
	<span class="n">rc32434_pci_msg</span><span class="o">-&gt;</span><span class="n">pciioic</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rc32434_pci_msg</span><span class="o">-&gt;</span><span class="n">pciioim</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>


	<span class="cm">/* Setup PCILB0 as Memory Window */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">address</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="n">PCI_ADDR_START</span><span class="p">);</span>

	<span class="cm">/* setup the PCI map address as same as the local address */</span>

	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">mapping</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="n">PCI_ADDR_START</span><span class="p">);</span>


	<span class="cm">/* Setup PCILBA1 as MEM */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">control</span> <span class="o">=</span>
	    <span class="p">(((</span><span class="n">SIZE_256MB</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_LBAC_SIZE_BIT</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_ENDIAN_FLAG</span><span class="p">);</span>
	<span class="n">dummyread</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">control</span><span class="p">;</span>	<span class="cm">/* flush the CPU write Buffers */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">address</span> <span class="o">=</span> <span class="mh">0x60000000</span><span class="p">;</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">mapping</span> <span class="o">=</span> <span class="mh">0x60000000</span><span class="p">;</span>

	<span class="cm">/* setup PCILBA2 as IO Window */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">control</span> <span class="o">=</span>
	    <span class="p">(((</span><span class="n">SIZE_256MB</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_LBAC_SIZE_BIT</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_ENDIAN_FLAG</span><span class="p">);</span>
	<span class="n">dummyread</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">control</span><span class="p">;</span>	<span class="cm">/* flush the CPU write Buffers */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">address</span> <span class="o">=</span> <span class="mh">0x18C00000</span><span class="p">;</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">mapping</span> <span class="o">=</span> <span class="mh">0x18FFFFFF</span><span class="p">;</span>

	<span class="cm">/* setup PCILBA2 as IO Window */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">control</span> <span class="o">=</span>
	    <span class="p">(((</span><span class="n">SIZE_4MB</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_LBAC_SIZE_BIT</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_ENDIAN_FLAG</span><span class="p">);</span>
	<span class="n">dummyread</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">control</span><span class="p">;</span>	<span class="cm">/* flush the CPU write Buffers */</span>

	<span class="cm">/* Setup PCILBA3 as IO Window */</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">address</span> <span class="o">=</span> <span class="mh">0x18800000</span><span class="p">;</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">mapping</span> <span class="o">=</span> <span class="mh">0x18800000</span><span class="p">;</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">control</span> <span class="o">=</span>
	    <span class="p">((((</span><span class="n">SIZE_1MB</span> <span class="o">&amp;</span> <span class="mh">0x1ff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_LBAC_SIZE_BIT</span><span class="p">)</span> <span class="o">|</span> <span class="n">PCI_LBAC_MSI</span><span class="p">)</span> <span class="o">|</span>
	     <span class="n">PCI_ENDIAN_FLAG</span><span class="p">);</span>
	<span class="n">dummyread</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcilba</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">control</span><span class="p">;</span>	<span class="cm">/* flush the CPU write Buffers */</span>

	<span class="n">pci_config_addr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">(</span><span class="mh">0x80000004</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">loopCount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">loopCount</span> <span class="o">&lt;</span> <span class="mi">24</span><span class="p">;</span> <span class="n">loopCount</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcicfga</span> <span class="o">=</span> <span class="n">pci_config_addr</span><span class="p">;</span>
		<span class="n">dummyread</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcicfga</span><span class="p">;</span>
		<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcicfgd</span> <span class="o">=</span> <span class="n">korina_cnfg_regs</span><span class="p">[</span><span class="n">loopCount</span><span class="p">];</span>
		<span class="n">dummyread</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcicfgd</span><span class="p">;</span>
		<span class="n">pci_config_addr</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcitc</span> <span class="o">=</span>
	    <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="p">((</span><span class="n">PCITC_RTIMER_VAL</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_TC_RTIMER_BIT</span><span class="p">)</span> <span class="o">|</span>
	    <span class="p">((</span><span class="n">PCITC_DTIMER_VAL</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">PCI_TC_DTIMER_BIT</span><span class="p">);</span>

	<span class="n">pcicntlval</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcic</span><span class="p">;</span>
	<span class="n">pcicntlval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI_CTL_TNR</span><span class="p">;</span>
	<span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcic</span> <span class="o">=</span> <span class="n">pcicntlval</span><span class="p">;</span>
	<span class="n">pcicntlval</span> <span class="o">=</span> <span class="n">rc32434_pci</span><span class="o">-&gt;</span><span class="n">pcic</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">rc32434_pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">io_map_base</span><span class="p">;</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;PCI: Initializing PCI</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">rc32434_res_pci_io1</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
	<span class="n">ioport_resource</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">rc32434_res_pci_io1</span><span class="p">.</span><span class="n">end</span><span class="p">;</span>

	<span class="n">rc32434_pcibridge_init</span><span class="p">();</span>

	<span class="n">io_map_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">rc32434_res_pci_io1</span><span class="p">.</span><span class="n">start</span><span class="p">,</span>
			      <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rc32434_res_pci_io1</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">io_map_base</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">rc32434_controller</span><span class="p">.</span><span class="n">io_map_base</span> <span class="o">=</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">io_map_base</span> <span class="o">-</span> <span class="n">rc32434_res_pci_io1</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>

	<span class="n">register_pci_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rc32434_controller</span><span class="p">);</span>
	<span class="n">rc32434_sync</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">arch_initcall</span><span class="p">(</span><span class="n">rc32434_pci_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
