
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401510 <.init>:
  401510:	stp	x29, x30, [sp, #-16]!
  401514:	mov	x29, sp
  401518:	bl	401950 <ferror@plt+0x60>
  40151c:	ldp	x29, x30, [sp], #16
  401520:	ret

Disassembly of section .plt:

0000000000401530 <mbrtowc@plt-0x20>:
  401530:	stp	x16, x30, [sp, #-16]!
  401534:	adrp	x16, 41a000 <ferror@plt+0x18710>
  401538:	ldr	x17, [x16, #4088]
  40153c:	add	x16, x16, #0xff8
  401540:	br	x17
  401544:	nop
  401548:	nop
  40154c:	nop

0000000000401550 <mbrtowc@plt>:
  401550:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401554:	ldr	x17, [x16]
  401558:	add	x16, x16, #0x0
  40155c:	br	x17

0000000000401560 <memcpy@plt>:
  401560:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401564:	ldr	x17, [x16, #8]
  401568:	add	x16, x16, #0x8
  40156c:	br	x17

0000000000401570 <_exit@plt>:
  401570:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401574:	ldr	x17, [x16, #16]
  401578:	add	x16, x16, #0x10
  40157c:	br	x17

0000000000401580 <strtoul@plt>:
  401580:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401584:	ldr	x17, [x16, #24]
  401588:	add	x16, x16, #0x18
  40158c:	br	x17

0000000000401590 <strlen@plt>:
  401590:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401594:	ldr	x17, [x16, #32]
  401598:	add	x16, x16, #0x20
  40159c:	br	x17

00000000004015a0 <exit@plt>:
  4015a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015a4:	ldr	x17, [x16, #40]
  4015a8:	add	x16, x16, #0x28
  4015ac:	br	x17

00000000004015b0 <error@plt>:
  4015b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015b4:	ldr	x17, [x16, #48]
  4015b8:	add	x16, x16, #0x30
  4015bc:	br	x17

00000000004015c0 <__cxa_atexit@plt>:
  4015c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015c4:	ldr	x17, [x16, #56]
  4015c8:	add	x16, x16, #0x38
  4015cc:	br	x17

00000000004015d0 <setvbuf@plt>:
  4015d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015d4:	ldr	x17, [x16, #64]
  4015d8:	add	x16, x16, #0x40
  4015dc:	br	x17

00000000004015e0 <lseek@plt>:
  4015e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015e4:	ldr	x17, [x16, #72]
  4015e8:	add	x16, x16, #0x48
  4015ec:	br	x17

00000000004015f0 <__fpending@plt>:
  4015f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4015f4:	ldr	x17, [x16, #80]
  4015f8:	add	x16, x16, #0x50
  4015fc:	br	x17

0000000000401600 <__ctype_tolower_loc@plt>:
  401600:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401604:	ldr	x17, [x16, #88]
  401608:	add	x16, x16, #0x58
  40160c:	br	x17

0000000000401610 <fileno@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401614:	ldr	x17, [x16, #96]
  401618:	add	x16, x16, #0x60
  40161c:	br	x17

0000000000401620 <__memcpy_chk@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401624:	ldr	x17, [x16, #104]
  401628:	add	x16, x16, #0x68
  40162c:	br	x17

0000000000401630 <fclose@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401634:	ldr	x17, [x16, #112]
  401638:	add	x16, x16, #0x70
  40163c:	br	x17

0000000000401640 <nl_langinfo@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401644:	ldr	x17, [x16, #120]
  401648:	add	x16, x16, #0x78
  40164c:	br	x17

0000000000401650 <fopen@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401654:	ldr	x17, [x16, #128]
  401658:	add	x16, x16, #0x80
  40165c:	br	x17

0000000000401660 <malloc@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401664:	ldr	x17, [x16, #136]
  401668:	add	x16, x16, #0x88
  40166c:	br	x17

0000000000401670 <strncmp@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401674:	ldr	x17, [x16, #144]
  401678:	add	x16, x16, #0x90
  40167c:	br	x17

0000000000401680 <bindtextdomain@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401684:	ldr	x17, [x16, #152]
  401688:	add	x16, x16, #0x98
  40168c:	br	x17

0000000000401690 <__libc_start_main@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401694:	ldr	x17, [x16, #160]
  401698:	add	x16, x16, #0xa0
  40169c:	br	x17

00000000004016a0 <__printf_chk@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016a4:	ldr	x17, [x16, #168]
  4016a8:	add	x16, x16, #0xa8
  4016ac:	br	x17

00000000004016b0 <memset@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016b4:	ldr	x17, [x16, #176]
  4016b8:	add	x16, x16, #0xb0
  4016bc:	br	x17

00000000004016c0 <fdopen@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016c4:	ldr	x17, [x16, #184]
  4016c8:	add	x16, x16, #0xb8
  4016cc:	br	x17

00000000004016d0 <__strtoul_internal@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016d4:	ldr	x17, [x16, #192]
  4016d8:	add	x16, x16, #0xc0
  4016dc:	br	x17

00000000004016e0 <calloc@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016e4:	ldr	x17, [x16, #200]
  4016e8:	add	x16, x16, #0xc8
  4016ec:	br	x17

00000000004016f0 <bcmp@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4016f4:	ldr	x17, [x16, #208]
  4016f8:	add	x16, x16, #0xd0
  4016fc:	br	x17

0000000000401700 <realloc@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401704:	ldr	x17, [x16, #216]
  401708:	add	x16, x16, #0xd8
  40170c:	br	x17

0000000000401710 <close@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401714:	ldr	x17, [x16, #224]
  401718:	add	x16, x16, #0xe0
  40171c:	br	x17

0000000000401720 <strrchr@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401724:	ldr	x17, [x16, #232]
  401728:	add	x16, x16, #0xe8
  40172c:	br	x17

0000000000401730 <__gmon_start__@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401734:	ldr	x17, [x16, #240]
  401738:	add	x16, x16, #0xf0
  40173c:	br	x17

0000000000401740 <abort@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401744:	ldr	x17, [x16, #248]
  401748:	add	x16, x16, #0xf8
  40174c:	br	x17

0000000000401750 <posix_fadvise@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401754:	ldr	x17, [x16, #256]
  401758:	add	x16, x16, #0x100
  40175c:	br	x17

0000000000401760 <mbsinit@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401764:	ldr	x17, [x16, #264]
  401768:	add	x16, x16, #0x108
  40176c:	br	x17

0000000000401770 <__overflow@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401774:	ldr	x17, [x16, #272]
  401778:	add	x16, x16, #0x110
  40177c:	br	x17

0000000000401780 <feof@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401784:	ldr	x17, [x16, #280]
  401788:	add	x16, x16, #0x118
  40178c:	br	x17

0000000000401790 <textdomain@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401794:	ldr	x17, [x16, #288]
  401798:	add	x16, x16, #0x120
  40179c:	br	x17

00000000004017a0 <getopt_long@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017a4:	ldr	x17, [x16, #296]
  4017a8:	add	x16, x16, #0x128
  4017ac:	br	x17

00000000004017b0 <__fprintf_chk@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017b4:	ldr	x17, [x16, #304]
  4017b8:	add	x16, x16, #0x130
  4017bc:	br	x17

00000000004017c0 <strcmp@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017c4:	ldr	x17, [x16, #312]
  4017c8:	add	x16, x16, #0x138
  4017cc:	br	x17

00000000004017d0 <__ctype_b_loc@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017d4:	ldr	x17, [x16, #320]
  4017d8:	add	x16, x16, #0x140
  4017dc:	br	x17

00000000004017e0 <fseeko@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017e4:	ldr	x17, [x16, #328]
  4017e8:	add	x16, x16, #0x148
  4017ec:	br	x17

00000000004017f0 <fread@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4017f4:	ldr	x17, [x16, #336]
  4017f8:	add	x16, x16, #0x150
  4017fc:	br	x17

0000000000401800 <free@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401804:	ldr	x17, [x16, #344]
  401808:	add	x16, x16, #0x158
  40180c:	br	x17

0000000000401810 <__ctype_get_mb_cur_max@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401814:	ldr	x17, [x16, #352]
  401818:	add	x16, x16, #0x160
  40181c:	br	x17

0000000000401820 <strchr@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401824:	ldr	x17, [x16, #360]
  401828:	add	x16, x16, #0x168
  40182c:	br	x17

0000000000401830 <fwrite@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401834:	ldr	x17, [x16, #368]
  401838:	add	x16, x16, #0x170
  40183c:	br	x17

0000000000401840 <fcntl@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401844:	ldr	x17, [x16, #376]
  401848:	add	x16, x16, #0x178
  40184c:	br	x17

0000000000401850 <dcngettext@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401854:	ldr	x17, [x16, #384]
  401858:	add	x16, x16, #0x180
  40185c:	br	x17

0000000000401860 <fflush@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401864:	ldr	x17, [x16, #392]
  401868:	add	x16, x16, #0x188
  40186c:	br	x17

0000000000401870 <dcgettext@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401874:	ldr	x17, [x16, #400]
  401878:	add	x16, x16, #0x190
  40187c:	br	x17

0000000000401880 <fputs_unlocked@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401884:	ldr	x17, [x16, #408]
  401888:	add	x16, x16, #0x198
  40188c:	br	x17

0000000000401890 <__freading@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19710>
  401894:	ldr	x17, [x16, #416]
  401898:	add	x16, x16, #0x1a0
  40189c:	br	x17

00000000004018a0 <iswprint@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018a4:	ldr	x17, [x16, #424]
  4018a8:	add	x16, x16, #0x1a8
  4018ac:	br	x17

00000000004018b0 <__assert_fail@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018b4:	ldr	x17, [x16, #432]
  4018b8:	add	x16, x16, #0x1b0
  4018bc:	br	x17

00000000004018c0 <__errno_location@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018c4:	ldr	x17, [x16, #440]
  4018c8:	add	x16, x16, #0x1b8
  4018cc:	br	x17

00000000004018d0 <__getdelim@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018d4:	ldr	x17, [x16, #448]
  4018d8:	add	x16, x16, #0x1c0
  4018dc:	br	x17

00000000004018e0 <setlocale@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018e4:	ldr	x17, [x16, #456]
  4018e8:	add	x16, x16, #0x1c8
  4018ec:	br	x17

00000000004018f0 <ferror@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19710>
  4018f4:	ldr	x17, [x16, #464]
  4018f8:	add	x16, x16, #0x1d0
  4018fc:	br	x17

Disassembly of section .text:

0000000000401900 <.text>:
  401900:	mov	x29, #0x0                   	// #0
  401904:	mov	x30, #0x0                   	// #0
  401908:	mov	x5, x0
  40190c:	ldr	x1, [sp]
  401910:	add	x2, sp, #0x8
  401914:	mov	x6, sp
  401918:	movz	x0, #0x0, lsl #48
  40191c:	movk	x0, #0x0, lsl #32
  401920:	movk	x0, #0x40, lsl #16
  401924:	movk	x0, #0x1d28
  401928:	movz	x3, #0x0, lsl #48
  40192c:	movk	x3, #0x0, lsl #32
  401930:	movk	x3, #0x40, lsl #16
  401934:	movk	x3, #0x9030
  401938:	movz	x4, #0x0, lsl #48
  40193c:	movk	x4, #0x0, lsl #32
  401940:	movk	x4, #0x40, lsl #16
  401944:	movk	x4, #0x90b0
  401948:	bl	401690 <__libc_start_main@plt>
  40194c:	bl	401740 <abort@plt>
  401950:	adrp	x0, 41a000 <ferror@plt+0x18710>
  401954:	ldr	x0, [x0, #4064]
  401958:	cbz	x0, 401960 <ferror@plt+0x70>
  40195c:	b	401730 <__gmon_start__@plt>
  401960:	ret
  401964:	nop
  401968:	adrp	x0, 41b000 <ferror@plt+0x19710>
  40196c:	add	x0, x0, #0x260
  401970:	adrp	x1, 41b000 <ferror@plt+0x19710>
  401974:	add	x1, x1, #0x260
  401978:	cmp	x1, x0
  40197c:	b.eq	401994 <ferror@plt+0xa4>  // b.none
  401980:	adrp	x1, 409000 <ferror@plt+0x7710>
  401984:	ldr	x1, [x1, #224]
  401988:	cbz	x1, 401994 <ferror@plt+0xa4>
  40198c:	mov	x16, x1
  401990:	br	x16
  401994:	ret
  401998:	adrp	x0, 41b000 <ferror@plt+0x19710>
  40199c:	add	x0, x0, #0x260
  4019a0:	adrp	x1, 41b000 <ferror@plt+0x19710>
  4019a4:	add	x1, x1, #0x260
  4019a8:	sub	x1, x1, x0
  4019ac:	lsr	x2, x1, #63
  4019b0:	add	x1, x2, x1, asr #3
  4019b4:	cmp	xzr, x1, asr #1
  4019b8:	asr	x1, x1, #1
  4019bc:	b.eq	4019d4 <ferror@plt+0xe4>  // b.none
  4019c0:	adrp	x2, 409000 <ferror@plt+0x7710>
  4019c4:	ldr	x2, [x2, #232]
  4019c8:	cbz	x2, 4019d4 <ferror@plt+0xe4>
  4019cc:	mov	x16, x2
  4019d0:	br	x16
  4019d4:	ret
  4019d8:	stp	x29, x30, [sp, #-32]!
  4019dc:	mov	x29, sp
  4019e0:	str	x19, [sp, #16]
  4019e4:	adrp	x19, 41b000 <ferror@plt+0x19710>
  4019e8:	ldrb	w0, [x19, #664]
  4019ec:	cbnz	w0, 4019fc <ferror@plt+0x10c>
  4019f0:	bl	401968 <ferror@plt+0x78>
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	strb	w0, [x19, #664]
  4019fc:	ldr	x19, [sp, #16]
  401a00:	ldp	x29, x30, [sp], #32
  401a04:	ret
  401a08:	b	401998 <ferror@plt+0xa8>
  401a0c:	sub	sp, sp, #0xa0
  401a10:	stp	x20, x19, [sp, #144]
  401a14:	mov	w19, w0
  401a18:	stp	x29, x30, [sp, #112]
  401a1c:	stp	x22, x21, [sp, #128]
  401a20:	add	x29, sp, #0x70
  401a24:	cbnz	w0, 401cec <ferror@plt+0x3fc>
  401a28:	adrp	x1, 409000 <ferror@plt+0x7710>
  401a2c:	add	x1, x1, #0x39f
  401a30:	mov	w2, #0x5                   	// #5
  401a34:	mov	x0, xzr
  401a38:	bl	401870 <dcgettext@plt>
  401a3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401a40:	ldr	x2, [x8, #720]
  401a44:	adrp	x20, 409000 <ferror@plt+0x7710>
  401a48:	add	x20, x20, #0x3e6
  401a4c:	mov	x1, x0
  401a50:	mov	w0, #0x1                   	// #1
  401a54:	mov	w4, #0x200                 	// #512
  401a58:	mov	x3, x20
  401a5c:	bl	4016a0 <__printf_chk@plt>
  401a60:	adrp	x1, 409000 <ferror@plt+0x7710>
  401a64:	add	x1, x1, #0xc17
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401870 <dcgettext@plt>
  401a74:	adrp	x22, 41b000 <ferror@plt+0x19710>
  401a78:	ldr	x1, [x22, #640]
  401a7c:	bl	401880 <fputs_unlocked@plt>
  401a80:	adrp	x1, 409000 <ferror@plt+0x7710>
  401a84:	add	x1, x1, #0x3ed
  401a88:	mov	w2, #0x5                   	// #5
  401a8c:	mov	x0, xzr
  401a90:	bl	401870 <dcgettext@plt>
  401a94:	ldr	x1, [x22, #640]
  401a98:	bl	401880 <fputs_unlocked@plt>
  401a9c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401aa0:	add	x1, x1, #0x41a
  401aa4:	mov	w2, #0x5                   	// #5
  401aa8:	mov	x0, xzr
  401aac:	bl	401870 <dcgettext@plt>
  401ab0:	mov	x1, x0
  401ab4:	mov	w0, #0x1                   	// #1
  401ab8:	mov	x2, x20
  401abc:	bl	4016a0 <__printf_chk@plt>
  401ac0:	adrp	x1, 409000 <ferror@plt+0x7710>
  401ac4:	add	x1, x1, #0x45d
  401ac8:	mov	w2, #0x5                   	// #5
  401acc:	mov	x0, xzr
  401ad0:	bl	401870 <dcgettext@plt>
  401ad4:	ldr	x1, [x22, #640]
  401ad8:	bl	401880 <fputs_unlocked@plt>
  401adc:	adrp	x1, 409000 <ferror@plt+0x7710>
  401ae0:	add	x1, x1, #0x4f4
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	mov	x0, xzr
  401aec:	bl	401870 <dcgettext@plt>
  401af0:	ldr	x1, [x22, #640]
  401af4:	bl	401880 <fputs_unlocked@plt>
  401af8:	adrp	x1, 409000 <ferror@plt+0x7710>
  401afc:	add	x1, x1, #0x528
  401b00:	mov	w2, #0x5                   	// #5
  401b04:	mov	x0, xzr
  401b08:	bl	401870 <dcgettext@plt>
  401b0c:	ldr	x1, [x22, #640]
  401b10:	bl	401880 <fputs_unlocked@plt>
  401b14:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b18:	add	x1, x1, #0x55c
  401b1c:	mov	w2, #0x5                   	// #5
  401b20:	mov	x0, xzr
  401b24:	bl	401870 <dcgettext@plt>
  401b28:	ldr	x1, [x22, #640]
  401b2c:	bl	401880 <fputs_unlocked@plt>
  401b30:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b34:	add	x1, x1, #0x5d6
  401b38:	mov	w2, #0x5                   	// #5
  401b3c:	mov	x0, xzr
  401b40:	bl	401870 <dcgettext@plt>
  401b44:	ldr	x1, [x22, #640]
  401b48:	bl	401880 <fputs_unlocked@plt>
  401b4c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b50:	add	x1, x1, #0x789
  401b54:	mov	w2, #0x5                   	// #5
  401b58:	mov	x0, xzr
  401b5c:	bl	401870 <dcgettext@plt>
  401b60:	ldr	x1, [x22, #640]
  401b64:	bl	401880 <fputs_unlocked@plt>
  401b68:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b6c:	add	x1, x1, #0x7b6
  401b70:	mov	w2, #0x5                   	// #5
  401b74:	mov	x0, xzr
  401b78:	bl	401870 <dcgettext@plt>
  401b7c:	ldr	x1, [x22, #640]
  401b80:	bl	401880 <fputs_unlocked@plt>
  401b84:	adrp	x1, 409000 <ferror@plt+0x7710>
  401b88:	add	x1, x1, #0x7ec
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	mov	x0, xzr
  401b94:	bl	401870 <dcgettext@plt>
  401b98:	adrp	x2, 409000 <ferror@plt+0x7710>
  401b9c:	mov	x1, x0
  401ba0:	add	x2, x2, #0x915
  401ba4:	mov	w0, #0x1                   	// #1
  401ba8:	bl	4016a0 <__printf_chk@plt>
  401bac:	adrp	x8, 409000 <ferror@plt+0x7710>
  401bb0:	add	x8, x8, #0x308
  401bb4:	ldp	q0, q1, [x8, #48]
  401bb8:	adrp	x1, 409000 <ferror@plt+0x7710>
  401bbc:	adrp	x20, 409000 <ferror@plt+0x7710>
  401bc0:	add	x1, x1, #0xc4f
  401bc4:	str	q0, [sp, #48]
  401bc8:	ldp	q2, q0, [x8, #80]
  401bcc:	mov	x21, sp
  401bd0:	add	x20, x20, #0x91e
  401bd4:	stp	q1, q2, [sp, #64]
  401bd8:	ldr	q1, [x8]
  401bdc:	str	q0, [sp, #96]
  401be0:	ldp	q0, q3, [x8, #16]
  401be4:	stp	q1, q0, [sp]
  401be8:	str	q3, [sp, #32]
  401bec:	mov	x0, x20
  401bf0:	bl	4017c0 <strcmp@plt>
  401bf4:	cbz	w0, 401c00 <ferror@plt+0x310>
  401bf8:	ldr	x1, [x21, #16]!
  401bfc:	cbnz	x1, 401bec <ferror@plt+0x2fc>
  401c00:	ldr	x8, [x21, #8]
  401c04:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c08:	add	x1, x1, #0xcae
  401c0c:	mov	w2, #0x5                   	// #5
  401c10:	cmp	x8, #0x0
  401c14:	mov	x0, xzr
  401c18:	csel	x21, x20, x8, eq  // eq = none
  401c1c:	bl	401870 <dcgettext@plt>
  401c20:	adrp	x2, 409000 <ferror@plt+0x7710>
  401c24:	adrp	x3, 409000 <ferror@plt+0x7710>
  401c28:	mov	x1, x0
  401c2c:	add	x2, x2, #0x97e
  401c30:	add	x3, x3, #0xcc5
  401c34:	mov	w0, #0x1                   	// #1
  401c38:	bl	4016a0 <__printf_chk@plt>
  401c3c:	mov	w0, #0x5                   	// #5
  401c40:	mov	x1, xzr
  401c44:	bl	4018e0 <setlocale@plt>
  401c48:	cbz	x0, 401c7c <ferror@plt+0x38c>
  401c4c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c50:	add	x1, x1, #0xced
  401c54:	mov	w2, #0x3                   	// #3
  401c58:	bl	401670 <strncmp@plt>
  401c5c:	cbz	w0, 401c7c <ferror@plt+0x38c>
  401c60:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c64:	add	x1, x1, #0xcf1
  401c68:	mov	w2, #0x5                   	// #5
  401c6c:	mov	x0, xzr
  401c70:	bl	401870 <dcgettext@plt>
  401c74:	ldr	x1, [x22, #640]
  401c78:	bl	401880 <fputs_unlocked@plt>
  401c7c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401c80:	add	x1, x1, #0xd38
  401c84:	mov	w2, #0x5                   	// #5
  401c88:	mov	x0, xzr
  401c8c:	bl	401870 <dcgettext@plt>
  401c90:	adrp	x2, 409000 <ferror@plt+0x7710>
  401c94:	mov	x1, x0
  401c98:	add	x2, x2, #0xcc5
  401c9c:	mov	w0, #0x1                   	// #1
  401ca0:	mov	x3, x20
  401ca4:	bl	4016a0 <__printf_chk@plt>
  401ca8:	adrp	x1, 409000 <ferror@plt+0x7710>
  401cac:	add	x1, x1, #0xd53
  401cb0:	mov	w2, #0x5                   	// #5
  401cb4:	mov	x0, xzr
  401cb8:	bl	401870 <dcgettext@plt>
  401cbc:	adrp	x8, 40a000 <ferror@plt+0x8710>
  401cc0:	adrp	x9, 409000 <ferror@plt+0x7710>
  401cc4:	add	x8, x8, #0x325
  401cc8:	add	x9, x9, #0xc6b
  401ccc:	cmp	x21, x20
  401cd0:	mov	x1, x0
  401cd4:	csel	x3, x9, x8, eq  // eq = none
  401cd8:	mov	w0, #0x1                   	// #1
  401cdc:	mov	x2, x21
  401ce0:	bl	4016a0 <__printf_chk@plt>
  401ce4:	mov	w0, w19
  401ce8:	bl	4015a0 <exit@plt>
  401cec:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401cf0:	ldr	x20, [x8, #616]
  401cf4:	adrp	x1, 409000 <ferror@plt+0x7710>
  401cf8:	add	x1, x1, #0x378
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	mov	x0, xzr
  401d04:	bl	401870 <dcgettext@plt>
  401d08:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401d0c:	ldr	x3, [x8, #720]
  401d10:	mov	x2, x0
  401d14:	mov	w1, #0x1                   	// #1
  401d18:	mov	x0, x20
  401d1c:	bl	4017b0 <__fprintf_chk@plt>
  401d20:	mov	w0, w19
  401d24:	bl	4015a0 <exit@plt>
  401d28:	sub	sp, sp, #0x190
  401d2c:	stp	x29, x30, [sp, #304]
  401d30:	stp	x28, x27, [sp, #320]
  401d34:	stp	x26, x25, [sp, #336]
  401d38:	stp	x24, x23, [sp, #352]
  401d3c:	stp	x22, x21, [sp, #368]
  401d40:	stp	x20, x19, [sp, #384]
  401d44:	mov	w20, w0
  401d48:	ldr	x0, [x1]
  401d4c:	add	x8, sp, #0x80
  401d50:	add	x8, x8, #0x7
  401d54:	and	x26, x8, #0x7
  401d58:	and	x8, x8, #0xfffffffffffffff8
  401d5c:	add	x29, sp, #0x130
  401d60:	mov	x19, x1
  401d64:	str	x8, [sp, #64]
  401d68:	bl	405bd4 <ferror@plt+0x42e4>
  401d6c:	adrp	x21, 40a000 <ferror@plt+0x8710>
  401d70:	add	x21, x21, #0x325
  401d74:	mov	w0, #0x6                   	// #6
  401d78:	mov	x1, x21
  401d7c:	bl	4018e0 <setlocale@plt>
  401d80:	adrp	x22, 409000 <ferror@plt+0x7710>
  401d84:	add	x22, x22, #0x982
  401d88:	adrp	x1, 409000 <ferror@plt+0x7710>
  401d8c:	add	x1, x1, #0x924
  401d90:	mov	x0, x22
  401d94:	bl	401680 <bindtextdomain@plt>
  401d98:	mov	x0, x22
  401d9c:	bl	401790 <textdomain@plt>
  401da0:	adrp	x0, 405000 <ferror@plt+0x3710>
  401da4:	add	x0, x0, #0xa1c
  401da8:	bl	4090b8 <ferror@plt+0x77c8>
  401dac:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401db0:	ldr	x0, [x8, #640]
  401db4:	mov	w2, #0x1                   	// #1
  401db8:	mov	x1, xzr
  401dbc:	mov	x3, xzr
  401dc0:	bl	4015d0 <setvbuf@plt>
  401dc4:	adrp	x22, 409000 <ferror@plt+0x7710>
  401dc8:	adrp	x23, 409000 <ferror@plt+0x7710>
  401dcc:	adrp	x28, 41b000 <ferror@plt+0x19710>
  401dd0:	adrp	x25, 409000 <ferror@plt+0x7710>
  401dd4:	mov	w8, #0xffffffff            	// #-1
  401dd8:	add	x22, x22, #0x936
  401ddc:	add	x23, x23, #0x128
  401de0:	add	x28, x28, #0x2a0
  401de4:	add	x25, x25, #0xf0
  401de8:	mov	x24, x21
  401dec:	str	xzr, [sp, #80]
  401df0:	mov	w0, w20
  401df4:	mov	x1, x19
  401df8:	mov	x2, x22
  401dfc:	mov	x3, x23
  401e00:	mov	x4, xzr
  401e04:	mov	w27, w8
  401e08:	bl	4017a0 <getopt_long@plt>
  401e0c:	cmp	w0, #0x61
  401e10:	b.le	401f44 <ferror@plt+0x654>
  401e14:	sub	w8, w0, #0x62
  401e18:	cmp	w8, #0x18
  401e1c:	b.hi	401e44 <ferror@plt+0x554>  // b.pmore
  401e20:	adr	x9, 401df0 <ferror@plt+0x500>
  401e24:	ldrh	w10, [x25, x8, lsl #1]
  401e28:	add	x9, x9, x10, lsl #2
  401e2c:	mov	w8, #0x1                   	// #1
  401e30:	br	x9
  401e34:	mov	w8, #0x1                   	// #1
  401e38:	str	w8, [sp, #84]
  401e3c:	mov	w8, w27
  401e40:	b	401df0 <ferror@plt+0x500>
  401e44:	sub	w8, w0, #0x100
  401e48:	cmp	w8, #0x4
  401e4c:	b.hi	4031f4 <ferror@plt+0x1904>  // b.pmore
  401e50:	adrp	x11, 409000 <ferror@plt+0x7710>
  401e54:	add	x11, x11, #0x122
  401e58:	adr	x9, 401e68 <ferror@plt+0x578>
  401e5c:	ldrb	w10, [x11, x8]
  401e60:	add	x9, x9, x10, lsl #2
  401e64:	br	x9
  401e68:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401e6c:	mov	w9, #0x1                   	// #1
  401e70:	strb	w9, [x8, #675]
  401e74:	mov	w8, w27
  401e78:	b	401df0 <ferror@plt+0x500>
  401e7c:	mov	w9, #0x1                   	// #1
  401e80:	mov	w8, #0x1                   	// #1
  401e84:	str	w9, [sp, #80]
  401e88:	b	401df0 <ferror@plt+0x500>
  401e8c:	mov	w8, #0x100                 	// #256
  401e90:	b	401f20 <ferror@plt+0x630>
  401e94:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401e98:	ldr	x24, [x8, #624]
  401e9c:	adrp	x1, 409000 <ferror@plt+0x7710>
  401ea0:	mov	w2, #0x5                   	// #5
  401ea4:	mov	x0, xzr
  401ea8:	add	x1, x1, #0x93e
  401eac:	bl	401870 <dcgettext@plt>
  401eb0:	mov	x4, x0
  401eb4:	mov	x2, #0xffffffffffffffff    	// #-1
  401eb8:	mov	x0, x24
  401ebc:	mov	x1, xzr
  401ec0:	mov	x3, x21
  401ec4:	mov	w5, wzr
  401ec8:	bl	4082dc <ferror@plt+0x69ec>
  401ecc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401ed0:	ldr	x24, [x8, #624]
  401ed4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401ed8:	tst	x0, #0x7
  401edc:	str	x0, [x8, #688]
  401ee0:	mov	w8, w27
  401ee4:	b.eq	401df0 <ferror@plt+0x500>  // b.none
  401ee8:	b	40319c <ferror@plt+0x18ac>
  401eec:	mov	w8, #0x1                   	// #1
  401ef0:	strh	wzr, [x28]
  401ef4:	strb	w8, [x28, #2]
  401ef8:	mov	w8, w27
  401efc:	b	401df0 <ferror@plt+0x500>
  401f00:	mov	w8, wzr
  401f04:	b	401df0 <ferror@plt+0x500>
  401f08:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f0c:	mov	w9, #0x1                   	// #1
  401f10:	strb	w9, [x8, #676]
  401f14:	mov	w8, w27
  401f18:	b	401df0 <ferror@plt+0x500>
  401f1c:	mov	w8, #0x1                   	// #1
  401f20:	strh	w8, [x28]
  401f24:	strb	wzr, [x28, #2]
  401f28:	mov	w8, w27
  401f2c:	b	401df0 <ferror@plt+0x500>
  401f30:	adrp	x8, 41b000 <ferror@plt+0x19710>
  401f34:	mov	w9, #0x1                   	// #1
  401f38:	strb	w9, [x8, #677]
  401f3c:	mov	w8, w27
  401f40:	b	401df0 <ferror@plt+0x500>
  401f44:	cmn	w0, #0x1
  401f48:	b.ne	403144 <ferror@plt+0x1854>  // b.any
  401f4c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  401f50:	add	x9, x9, #0x2a8
  401f54:	ldr	x8, [x9, #8]
  401f58:	ldr	w23, [sp, #84]
  401f5c:	mov	w10, #0x1                   	// #1
  401f60:	adrp	x22, 41b000 <ferror@plt+0x19710>
  401f64:	cmp	x8, #0x201
  401f68:	strb	w10, [x9]
  401f6c:	b.cs	4031fc <ferror@plt+0x190c>  // b.hs, b.nlast
  401f70:	cmp	x8, #0x0
  401f74:	cset	w9, ne  // ne = any
  401f78:	orr	w9, w23, w9
  401f7c:	tbnz	w9, #0, 401f8c <ferror@plt+0x69c>
  401f80:	mov	w8, #0x200                 	// #512
  401f84:	adrp	x9, 41b000 <ferror@plt+0x19710>
  401f88:	str	x8, [x9, #688]
  401f8c:	lsr	x8, x8, #2
  401f90:	adrp	x24, 41b000 <ferror@plt+0x19710>
  401f94:	str	x8, [x24, #696]
  401f98:	ldr	w8, [sp, #80]
  401f9c:	eor	w9, w8, #0x1
  401fa0:	cbnz	w27, 401fa8 <ferror@plt+0x6b8>
  401fa4:	tbz	w9, #0, 40327c <ferror@plt+0x198c>
  401fa8:	eor	w8, w23, #0x1
  401fac:	tbnz	w8, #0, 401fbc <ferror@plt+0x6cc>
  401fb0:	adrp	x10, 41b000 <ferror@plt+0x19710>
  401fb4:	ldrb	w10, [x10, #677]
  401fb8:	cbnz	w10, 403288 <ferror@plt+0x1998>
  401fbc:	orr	w9, w9, w8
  401fc0:	tbz	w9, #0, 403294 <ferror@plt+0x19a4>
  401fc4:	cmp	w27, #0x0
  401fc8:	cset	w9, lt  // lt = tstop
  401fcc:	orr	w9, w9, w8
  401fd0:	tbz	w9, #0, 4032a0 <ferror@plt+0x19b0>
  401fd4:	adrp	x9, 41b000 <ferror@plt+0x19710>
  401fd8:	ldrb	w9, [x9, #675]
  401fdc:	orn	w9, w23, w9
  401fe0:	tbz	w9, #0, 4032ac <ferror@plt+0x19bc>
  401fe4:	adrp	x9, 41b000 <ferror@plt+0x19710>
  401fe8:	ldrb	w9, [x9, #672]
  401fec:	orn	w9, w23, w9
  401ff0:	tbz	w9, #0, 4032b8 <ferror@plt+0x19c8>
  401ff4:	adrp	x9, 41b000 <ferror@plt+0x19710>
  401ff8:	ldrb	w9, [x9, #673]
  401ffc:	orn	w9, w23, w9
  402000:	tbz	w9, #0, 4032c4 <ferror@plt+0x19d4>
  402004:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402008:	ldrb	w9, [x9, #674]
  40200c:	orn	w9, w23, w9
  402010:	tbz	w9, #0, 4032d0 <ferror@plt+0x19e0>
  402014:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402018:	ldrb	w9, [x9, #676]
  40201c:	and	w8, w9, w8
  402020:	tbnz	w8, #0, 4032dc <ferror@plt+0x19ec>
  402024:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402028:	ldrsw	x8, [x8, #632]
  40202c:	add	x25, x19, w20, sxtw #3
  402030:	cmp	w8, w20
  402034:	b.ne	402044 <ferror@plt+0x754>  // b.any
  402038:	adrp	x9, 40a000 <ferror@plt+0x8710>
  40203c:	add	x9, x9, #0xc4
  402040:	str	x9, [x25], #8
  402044:	add	x28, x19, x8, lsl #3
  402048:	cmp	x28, x25
  40204c:	mov	w8, #0x1                   	// #1
  402050:	str	w8, [sp, #100]
  402054:	b.cs	4030bc <ferror@plt+0x17cc>  // b.hs, b.nlast
  402058:	sub	x9, x29, #0x58
  40205c:	cmp	w27, #0x1
  402060:	mov	w8, #0x2a                  	// #42
  402064:	mov	w13, #0x20                  	// #32
  402068:	add	x11, x9, #0x7
  40206c:	and	x12, x11, #0x7
  402070:	csel	w8, w13, w8, lt  // lt = tstop
  402074:	add	x10, sp, #0x80
  402078:	sub	x9, x9, x12
  40207c:	str	w8, [sp, #24]
  402080:	and	x8, x11, #0xfffffffffffffff8
  402084:	sub	x10, x10, x26
  402088:	str	x8, [sp, #8]
  40208c:	add	x8, x9, #0x7
  402090:	adrp	x21, 409000 <ferror@plt+0x7710>
  402094:	add	x26, x10, #0x7
  402098:	str	x8, [sp, #16]
  40209c:	add	x21, x21, #0xc03
  4020a0:	mov	w8, #0x1                   	// #1
  4020a4:	str	w8, [sp, #100]
  4020a8:	str	x25, [sp, #56]
  4020ac:	b	4020c0 <ferror@plt+0x7d0>
  4020b0:	str	wzr, [sp, #100]
  4020b4:	add	x28, x28, #0x8
  4020b8:	cmp	x28, x25
  4020bc:	b.cs	4030bc <ferror@plt+0x17cc>  // b.hs, b.nlast
  4020c0:	ldr	x19, [x28]
  4020c4:	tbz	w23, #0, 402104 <ferror@plt+0x814>
  4020c8:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4020cc:	mov	x0, x19
  4020d0:	add	x1, x1, #0xc4
  4020d4:	str	x28, [sp, #88]
  4020d8:	bl	4017c0 <strcmp@plt>
  4020dc:	mov	w20, w0
  4020e0:	cbz	w0, 402268 <ferror@plt+0x978>
  4020e4:	adrp	x1, 409000 <ferror@plt+0x7710>
  4020e8:	mov	x0, x19
  4020ec:	add	x1, x1, #0xe54
  4020f0:	bl	405b28 <ferror@plt+0x4238>
  4020f4:	cbz	x0, 402cb8 <ferror@plt+0x13c8>
  4020f8:	mov	x28, x0
  4020fc:	str	w20, [sp, #76]
  402100:	b	402298 <ferror@plt+0x9a8>
  402104:	ldr	x1, [sp, #64]
  402108:	sub	x2, x29, #0x58
  40210c:	mov	x0, x19
  402110:	bl	403334 <ferror@plt+0x1a44>
  402114:	tbz	w0, #0, 4020b0 <ferror@plt+0x7c0>
  402118:	mov	w1, #0x5c                  	// #92
  40211c:	mov	x0, x19
  402120:	bl	401820 <strchr@plt>
  402124:	cbnz	x0, 402138 <ferror@plt+0x848>
  402128:	mov	w1, #0xa                   	// #10
  40212c:	mov	x0, x19
  402130:	bl	401820 <strchr@plt>
  402134:	cbz	x0, 402efc <ferror@plt+0x160c>
  402138:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40213c:	ldrb	w8, [x8, #677]
  402140:	mov	x27, x19
  402144:	eor	w19, w8, #0x1
  402148:	ldr	w8, [sp, #80]
  40214c:	tbz	w8, #0, 402f0c <ferror@plt+0x161c>
  402150:	tbz	w19, #0, 402174 <ferror@plt+0x884>
  402154:	ldr	x0, [x22, #640]
  402158:	ldp	x8, x9, [x0, #40]
  40215c:	cmp	x8, x9
  402160:	b.cs	403098 <ferror@plt+0x17a8>  // b.hs, b.nlast
  402164:	add	x9, x8, #0x1
  402168:	str	x9, [x0, #40]
  40216c:	mov	w9, #0x5c                  	// #92
  402170:	strb	w9, [x8]
  402174:	adrp	x20, 41b000 <ferror@plt+0x19710>
  402178:	add	x20, x20, #0x2ac
  40217c:	ldr	w8, [x20]
  402180:	adrp	x9, 409000 <ferror@plt+0x7710>
  402184:	add	x9, x9, #0x2f8
  402188:	ldr	x1, [x22, #640]
  40218c:	ldr	x0, [x9, x8, lsl #3]
  402190:	bl	401880 <fputs_unlocked@plt>
  402194:	ldur	x2, [x20, #4]
  402198:	cmp	x2, #0x1ff
  40219c:	b.hi	4021b0 <ferror@plt+0x8c0>  // b.pmore
  4021a0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4021a4:	mov	w0, #0x1                   	// #1
  4021a8:	add	x1, x1, #0xbf6
  4021ac:	bl	4016a0 <__printf_chk@plt>
  4021b0:	ldr	x1, [x22, #640]
  4021b4:	adrp	x0, 409000 <ferror@plt+0x7710>
  4021b8:	add	x0, x0, #0xbfb
  4021bc:	bl	401880 <fputs_unlocked@plt>
  4021c0:	mov	x20, x27
  4021c4:	tbnz	w19, #0, 402208 <ferror@plt+0x918>
  4021c8:	ldr	x1, [x22, #640]
  4021cc:	mov	x0, x27
  4021d0:	bl	401880 <fputs_unlocked@plt>
  4021d4:	ldr	x1, [x22, #640]
  4021d8:	adrp	x0, 409000 <ferror@plt+0x7710>
  4021dc:	add	x0, x0, #0xbfe
  4021e0:	bl	401880 <fputs_unlocked@plt>
  4021e4:	ldr	x8, [x24, #696]
  4021e8:	cmp	x8, #0x2
  4021ec:	b.cs	402f3c <ferror@plt+0x164c>  // b.hs, b.nlast
  4021f0:	b	402f60 <ferror@plt+0x1670>
  4021f4:	ldr	x1, [x22, #640]
  4021f8:	adrp	x0, 409000 <ferror@plt+0x7710>
  4021fc:	add	x0, x0, #0xfb4
  402200:	bl	401880 <fputs_unlocked@plt>
  402204:	add	x20, x20, #0x1
  402208:	ldrb	w1, [x20]
  40220c:	cmp	w1, #0xa
  402210:	b.eq	402244 <ferror@plt+0x954>  // b.none
  402214:	cmp	w1, #0x5c
  402218:	b.eq	4021f4 <ferror@plt+0x904>  // b.none
  40221c:	cbz	w1, 4021d4 <ferror@plt+0x8e4>
  402220:	ldr	x0, [x22, #640]
  402224:	ldp	x8, x9, [x0, #40]
  402228:	cmp	x8, x9
  40222c:	b.cs	40225c <ferror@plt+0x96c>  // b.hs, b.nlast
  402230:	add	x9, x8, #0x1
  402234:	str	x9, [x0, #40]
  402238:	strb	w1, [x8]
  40223c:	add	x20, x20, #0x1
  402240:	b	402208 <ferror@plt+0x918>
  402244:	ldr	x1, [x22, #640]
  402248:	adrp	x0, 409000 <ferror@plt+0x7710>
  40224c:	add	x0, x0, #0xfb1
  402250:	bl	401880 <fputs_unlocked@plt>
  402254:	add	x20, x20, #0x1
  402258:	b	402208 <ferror@plt+0x918>
  40225c:	bl	401770 <__overflow@plt>
  402260:	add	x20, x20, #0x1
  402264:	b	402208 <ferror@plt+0x918>
  402268:	adrp	x1, 409000 <ferror@plt+0x7710>
  40226c:	mov	w8, #0x1                   	// #1
  402270:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402274:	mov	w2, #0x5                   	// #5
  402278:	mov	x0, xzr
  40227c:	add	x1, x1, #0xc08
  402280:	str	w20, [sp, #76]
  402284:	strb	w8, [x9, #681]
  402288:	bl	401870 <dcgettext@plt>
  40228c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402290:	ldr	x28, [x8, #648]
  402294:	mov	x19, x0
  402298:	mov	x22, xzr
  40229c:	mov	x23, xzr
  4022a0:	mov	x24, xzr
  4022a4:	str	wzr, [sp, #28]
  4022a8:	str	wzr, [sp, #52]
  4022ac:	stp	xzr, xzr, [sp, #32]
  4022b0:	stp	xzr, xzr, [x29, #-104]
  4022b4:	str	x19, [sp, #104]
  4022b8:	b	4022dc <ferror@plt+0x9ec>
  4022bc:	ldr	x23, [sp, #112]
  4022c0:	mov	x26, x21
  4022c4:	adrp	x21, 409000 <ferror@plt+0x7710>
  4022c8:	add	x21, x21, #0xc03
  4022cc:	add	x23, x23, #0x1
  4022d0:	ldrb	w8, [x28]
  4022d4:	tst	w8, #0x30
  4022d8:	b.ne	402c90 <ferror@plt+0x13a0>  // b.any
  4022dc:	adds	x22, x22, #0x1
  4022e0:	b.cs	403108 <ferror@plt+0x1818>  // b.hs, b.nlast
  4022e4:	sub	x0, x29, #0x60
  4022e8:	sub	x1, x29, #0x68
  4022ec:	mov	w2, #0xa                   	// #10
  4022f0:	mov	x3, x28
  4022f4:	bl	4018d0 <__getdelim@plt>
  4022f8:	subs	x8, x0, #0x1
  4022fc:	b.lt	402c90 <ferror@plt+0x13a0>  // b.tstop
  402300:	ldur	x20, [x29, #-96]
  402304:	ldrb	w9, [x20]
  402308:	cmp	w9, #0x23
  40230c:	b.eq	4022d0 <ferror@plt+0x9e0>  // b.none
  402310:	ldrb	w9, [x20, x8]
  402314:	cmp	w9, #0xa
  402318:	b.ne	40232c <ferror@plt+0xa3c>  // b.any
  40231c:	strb	wzr, [x20, x8]
  402320:	ldur	x20, [x29, #-96]
  402324:	mov	x27, x8
  402328:	b	402330 <ferror@plt+0xa40>
  40232c:	mov	x27, x0
  402330:	mov	x19, xzr
  402334:	b	40233c <ferror@plt+0xa4c>
  402338:	add	x19, x19, #0x1
  40233c:	ldrb	w8, [x20, x19]
  402340:	cmp	w8, #0x9
  402344:	b.eq	402338 <ferror@plt+0xa48>  // b.none
  402348:	cmp	w8, #0x20
  40234c:	b.eq	402338 <ferror@plt+0xa48>  // b.none
  402350:	mov	x21, x26
  402354:	cmp	w8, #0x5c
  402358:	stp	x23, x24, [sp, #112]
  40235c:	b.ne	40236c <ferror@plt+0xa7c>  // b.any
  402360:	add	x19, x19, #0x1
  402364:	mov	w26, #0x1                   	// #1
  402368:	b	402370 <ferror@plt+0xa80>
  40236c:	mov	w26, wzr
  402370:	add	x25, x20, x19
  402374:	adrp	x1, 409000 <ferror@plt+0x7710>
  402378:	mov	w2, #0x6                   	// #6
  40237c:	mov	x0, x25
  402380:	add	x1, x1, #0x3e6
  402384:	bl	401670 <strncmp@plt>
  402388:	cbz	w0, 4024b4 <ferror@plt+0xbc4>
  40238c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402390:	ldrb	w8, [x8, #680]
  402394:	ldrb	w9, [x25]
  402398:	sub	x10, x27, x19
  40239c:	cmp	w8, #0x0
  4023a0:	mov	w8, #0x3                   	// #3
  4023a4:	csel	x8, x8, xzr, ne  // ne = any
  4023a8:	cmp	w9, #0x5c
  4023ac:	cinc	x8, x8, eq  // eq = none
  4023b0:	cmp	x10, x8
  4023b4:	b.cc	402844 <ferror@plt+0xf54>  // b.lo, b.ul, b.last
  4023b8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4023bc:	str	xzr, [x8, #696]
  4023c0:	bl	4017d0 <__ctype_b_loc@plt>
  4023c4:	ldr	x10, [x0]
  4023c8:	ldrb	w8, [x25]
  4023cc:	ldrh	w8, [x10, x8, lsl #1]
  4023d0:	tbz	w8, #12, 402844 <ferror@plt+0xf54>
  4023d4:	mov	x9, xzr
  4023d8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4023dc:	add	x11, x25, x8
  4023e0:	ldrb	w11, [x11, #3]
  4023e4:	add	x8, x8, #0x1
  4023e8:	add	x9, x9, #0x4
  4023ec:	ldrh	w11, [x10, x11, lsl #1]
  4023f0:	tbnz	w11, #12, 4023dc <ferror@plt+0xaec>
  4023f4:	add	x10, x8, #0x2
  4023f8:	cmp	x8, #0x7e
  4023fc:	adrp	x11, 41b000 <ferror@plt+0x19710>
  402400:	str	x10, [x11, #696]
  402404:	b.hi	402844 <ferror@plt+0xf54>  // b.pmore
  402408:	tbnz	w10, #0, 402844 <ferror@plt+0xf54>
  40240c:	adrp	x11, 41b000 <ferror@plt+0x19710>
  402410:	str	x9, [x11, #688]
  402414:	add	x9, x25, x8
  402418:	ldrb	w11, [x9, #2]
  40241c:	cmp	w11, #0x20
  402420:	b.eq	40242c <ferror@plt+0xb3c>  // b.none
  402424:	cmp	w11, #0x9
  402428:	b.ne	402844 <ferror@plt+0xf54>  // b.any
  40242c:	strb	wzr, [x9, #2]
  402430:	ldr	x12, [x0]
  402434:	add	x9, x19, x8
  402438:	mov	x11, xzr
  40243c:	add	x9, x9, #0x3
  402440:	ldrb	w13, [x25, x11]
  402444:	ldrh	w13, [x12, x13, lsl #1]
  402448:	tbz	w13, #12, 402844 <ferror@plt+0xf54>
  40244c:	add	x11, x11, #0x1
  402450:	cmp	x10, w11, uxtw
  402454:	b.hi	402440 <ferror@plt+0xb50>  // b.pmore
  402458:	ldrb	w10, [x25, x11]
  40245c:	cbnz	w10, 402844 <ferror@plt+0xf54>
  402460:	sub	x10, x19, x27
  402464:	add	x10, x10, x8
  402468:	cmn	x10, #0x4
  40246c:	b.eq	402764 <ferror@plt+0xe74>  // b.none
  402470:	add	x10, x25, x8
  402474:	ldrb	w10, [x10, #3]
  402478:	cmp	w10, #0x20
  40247c:	b.eq	402488 <ferror@plt+0xb98>  // b.none
  402480:	cmp	w10, #0x2a
  402484:	b.ne	402764 <ferror@plt+0xe74>  // b.any
  402488:	adrp	x10, 41b000 <ferror@plt+0x19710>
  40248c:	ldr	w10, [x10, #488]
  402490:	cmp	w10, #0x1
  402494:	b.eq	4024a8 <ferror@plt+0xbb8>  // b.none
  402498:	adrp	x9, 41b000 <ferror@plt+0x19710>
  40249c:	add	x8, x19, x8
  4024a0:	str	wzr, [x9, #488]
  4024a4:	add	x9, x8, #0x4
  4024a8:	add	x16, x20, x9
  4024ac:	cbnz	w26, 402784 <ferror@plt+0xe94>
  4024b0:	b	40280c <ferror@plt+0xf1c>
  4024b4:	mov	x10, #0x201                 	// #513
  4024b8:	add	x19, x19, #0x6
  4024bc:	mov	w9, #0x1                   	// #1
  4024c0:	movk	x10, #0x2101, lsl #32
  4024c4:	b	4024cc <ferror@plt+0xbdc>
  4024c8:	add	x19, x19, #0x1
  4024cc:	ldrb	w23, [x20, x19]
  4024d0:	cmp	w23, #0x2d
  4024d4:	b.hi	4024c8 <ferror@plt+0xbd8>  // b.pmore
  4024d8:	lsl	x8, x9, x23
  4024dc:	tst	x8, x10
  4024e0:	b.eq	4024c8 <ferror@plt+0xbd8>  // b.none
  4024e4:	adrp	x1, 409000 <ferror@plt+0x7710>
  4024e8:	mov	x0, x25
  4024ec:	add	x1, x1, #0x2f8
  4024f0:	mov	x2, xzr
  4024f4:	mov	x3, xzr
  4024f8:	strb	wzr, [x20, x19]
  4024fc:	bl	405598 <ferror@plt+0x3ca8>
  402500:	tbnz	x0, #63, 402844 <ferror@plt+0xf54>
  402504:	cmp	w23, #0x28
  402508:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40250c:	str	w0, [x8, #684]
  402510:	b.ne	40253c <ferror@plt+0xc4c>  // b.any
  402514:	mov	w8, #0x28                  	// #40
  402518:	strb	w8, [x20, x19]
  40251c:	cmp	w23, #0x2d
  402520:	b.eq	402548 <ferror@plt+0xc58>  // b.none
  402524:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402528:	mov	w9, #0x200                 	// #512
  40252c:	str	x9, [x8, #688]
  402530:	ldrb	w9, [x20, x19]
  402534:	mov	w23, #0x80                  	// #128
  402538:	b	4025a0 <ferror@plt+0xcb0>
  40253c:	add	x19, x19, #0x1
  402540:	cmp	w23, #0x2d
  402544:	b.ne	402524 <ferror@plt+0xc34>  // b.any
  402548:	add	x0, x20, x19
  40254c:	sub	x3, x29, #0x10
  402550:	mov	x1, xzr
  402554:	mov	w2, wzr
  402558:	mov	x4, xzr
  40255c:	bl	4082f8 <ferror@plt+0x6a08>
  402560:	ldur	x8, [x29, #-16]
  402564:	tst	x8, #0x7
  402568:	b.ne	402844 <ferror@plt+0xf54>  // b.any
  40256c:	cbnz	w0, 402844 <ferror@plt+0xf54>
  402570:	sub	x9, x8, #0x1
  402574:	cmp	x9, #0x1ff
  402578:	b.hi	402844 <ferror@plt+0xf54>  // b.pmore
  40257c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  402580:	str	x8, [x9, #688]
  402584:	ldrb	w9, [x20, x19]
  402588:	add	x19, x19, #0x1
  40258c:	sub	w10, w9, #0x30
  402590:	cmp	w10, #0xa
  402594:	b.cc	402584 <ferror@plt+0xc94>  // b.lo, b.ul, b.last
  402598:	lsr	x23, x8, #2
  40259c:	sub	x19, x19, #0x1
  4025a0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4025a4:	cmp	w9, #0x20
  4025a8:	str	x23, [x8, #696]
  4025ac:	cinc	x9, x19, eq  // eq = none
  4025b0:	ldrb	w8, [x20, x9]
  4025b4:	cset	w11, eq  // eq = none
  4025b8:	cmp	w8, #0x28
  4025bc:	b.ne	402844 <ferror@plt+0xf54>  // b.any
  4025c0:	add	x8, x9, #0x1
  4025c4:	cmp	x27, x8
  4025c8:	b.eq	402844 <ferror@plt+0xf54>  // b.none
  4025cc:	add	x16, x20, x8
  4025d0:	add	x8, x20, x27
  4025d4:	add	x10, x9, #0x2
  4025d8:	add	x12, x8, #0x1
  4025dc:	add	x13, x8, #0x2
  4025e0:	mov	x8, x27
  4025e4:	cmp	x10, x27
  4025e8:	mov	x25, x12
  4025ec:	mov	x24, x13
  4025f0:	b.eq	402628 <ferror@plt+0xd38>  // b.none
  4025f4:	add	x12, x20, x8
  4025f8:	ldurb	w13, [x12, #-1]
  4025fc:	sub	x27, x8, #0x1
  402600:	sub	x12, x25, #0x1
  402604:	cmp	w13, #0x29
  402608:	sub	x13, x24, #0x1
  40260c:	b.ne	4025e0 <ferror@plt+0xcf0>  // b.any
  402610:	mov	w13, wzr
  402614:	add	x10, x20, x27
  402618:	add	x11, x19, x11
  40261c:	sub	x11, x8, x11
  402620:	cbnz	w26, 402648 <ferror@plt+0xd58>
  402624:	b	40265c <ferror@plt+0xd6c>
  402628:	ldrb	w10, [x16]
  40262c:	cmp	w10, #0x29
  402630:	b.ne	402844 <ferror@plt+0xf54>  // b.any
  402634:	mov	w13, #0x1                   	// #1
  402638:	mov	x10, x16
  40263c:	add	x11, x19, x11
  402640:	sub	x11, x8, x11
  402644:	cbz	w26, 40265c <ferror@plt+0xd6c>
  402648:	mov	x12, x16
  40264c:	tbz	w13, #0, 4026f0 <ferror@plt+0xe00>
  402650:	cmp	x12, x10
  402654:	b.cs	40265c <ferror@plt+0xd6c>  // b.hs, b.nlast
  402658:	strb	wzr, [x12]
  40265c:	sub	x9, x11, #0x1
  402660:	strb	wzr, [x10]
  402664:	b	402678 <ferror@plt+0xd88>
  402668:	add	x9, x9, #0x1
  40266c:	add	x20, x20, #0x1
  402670:	add	x25, x25, #0x1
  402674:	add	x24, x24, #0x1
  402678:	ldrb	w10, [x20, x8]
  40267c:	cmp	w10, #0x9
  402680:	b.eq	402668 <ferror@plt+0xd78>  // b.none
  402684:	cmp	w10, #0x20
  402688:	b.eq	402668 <ferror@plt+0xd78>  // b.none
  40268c:	cmp	w10, #0x3d
  402690:	b.eq	4026a0 <ferror@plt+0xdb0>  // b.none
  402694:	b	402844 <ferror@plt+0xf54>
  402698:	add	x25, x25, #0x1
  40269c:	add	x24, x24, #0x1
  4026a0:	ldrb	w19, [x25]
  4026a4:	cmp	w19, #0x20
  4026a8:	b.eq	402698 <ferror@plt+0xda8>  // b.none
  4026ac:	cmp	w19, #0x9
  4026b0:	b.eq	402698 <ferror@plt+0xda8>  // b.none
  4026b4:	cbz	x23, 4026e8 <ferror@plt+0xdf8>
  4026b8:	mov	x20, x16
  4026bc:	bl	4017d0 <__ctype_b_loc@plt>
  4026c0:	ldr	x8, [x0]
  4026c4:	mov	x16, x20
  4026c8:	mov	w9, #0x1                   	// #1
  4026cc:	and	x10, x19, #0xff
  4026d0:	ldrh	w10, [x8, x10, lsl #1]
  4026d4:	tbz	w10, #12, 402844 <ferror@plt+0xf54>
  4026d8:	ldrb	w19, [x24], #1
  4026dc:	cmp	x23, w9, uxtw
  4026e0:	add	w9, w9, #0x1
  4026e4:	b.hi	4026cc <ferror@plt+0xddc>  // b.pmore
  4026e8:	cbnz	w19, 402844 <ferror@plt+0xf54>
  4026ec:	b	40280c <ferror@plt+0xf1c>
  4026f0:	mov	x13, xzr
  4026f4:	sub	x14, x11, #0x2
  4026f8:	mov	x12, x16
  4026fc:	b	402714 <ferror@plt+0xe24>
  402700:	cbz	w15, 402844 <ferror@plt+0xf54>
  402704:	add	x13, x13, #0x1
  402708:	cmp	x13, x14
  40270c:	strb	w15, [x12], #1
  402710:	b.cs	402650 <ferror@plt+0xd60>  // b.hs, b.nlast
  402714:	ldrb	w15, [x16, x13]
  402718:	cmp	w15, #0x5c
  40271c:	b.ne	402700 <ferror@plt+0xe10>  // b.any
  402720:	add	x15, x9, x13
  402724:	add	x15, x15, #0x3
  402728:	cmp	x15, x8
  40272c:	b.eq	402844 <ferror@plt+0xf54>  // b.none
  402730:	add	x13, x13, #0x1
  402734:	ldrb	w15, [x16, x13]
  402738:	cmp	w15, #0x6e
  40273c:	b.eq	40274c <ferror@plt+0xe5c>  // b.none
  402740:	cmp	w15, #0x5c
  402744:	b.eq	402704 <ferror@plt+0xe14>  // b.none
  402748:	b	402844 <ferror@plt+0xf54>
  40274c:	mov	w15, #0xa                   	// #10
  402750:	add	x13, x13, #0x1
  402754:	cmp	x13, x14
  402758:	strb	w15, [x12], #1
  40275c:	b.cc	402714 <ferror@plt+0xe24>  // b.lo, b.ul, b.last
  402760:	b	402650 <ferror@plt+0xd60>
  402764:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402768:	ldr	w8, [x8, #488]
  40276c:	cbz	w8, 402844 <ferror@plt+0xf54>
  402770:	mov	w8, #0x1                   	// #1
  402774:	adrp	x10, 41b000 <ferror@plt+0x19710>
  402778:	str	w8, [x10, #488]
  40277c:	add	x16, x20, x9
  402780:	cbz	w26, 40280c <ferror@plt+0xf1c>
  402784:	subs	x9, x27, x9
  402788:	mov	x8, x16
  40278c:	b.eq	4027f8 <ferror@plt+0xf08>  // b.none
  402790:	mov	x10, xzr
  402794:	sub	x11, x9, #0x1
  402798:	mov	x8, x16
  40279c:	b	4027b4 <ferror@plt+0xec4>
  4027a0:	cbz	w12, 402844 <ferror@plt+0xf54>
  4027a4:	add	x10, x10, #0x1
  4027a8:	cmp	x10, x9
  4027ac:	strb	w12, [x8], #1
  4027b0:	b.cs	4027f8 <ferror@plt+0xf08>  // b.hs, b.nlast
  4027b4:	ldrb	w12, [x16, x10]
  4027b8:	cmp	w12, #0x5c
  4027bc:	b.ne	4027a0 <ferror@plt+0xeb0>  // b.any
  4027c0:	cmp	x10, x11
  4027c4:	b.eq	402844 <ferror@plt+0xf54>  // b.none
  4027c8:	add	x10, x10, #0x1
  4027cc:	ldrb	w12, [x16, x10]
  4027d0:	cmp	w12, #0x6e
  4027d4:	b.eq	4027e4 <ferror@plt+0xef4>  // b.none
  4027d8:	cmp	w12, #0x5c
  4027dc:	b.eq	4027a4 <ferror@plt+0xeb4>  // b.none
  4027e0:	b	402844 <ferror@plt+0xf54>
  4027e4:	mov	w12, #0xa                   	// #10
  4027e8:	add	x10, x10, #0x1
  4027ec:	cmp	x10, x9
  4027f0:	strb	w12, [x8], #1
  4027f4:	b.cc	4027b4 <ferror@plt+0xec4>  // b.lo, b.ul, b.last
  4027f8:	add	x9, x20, x27
  4027fc:	cmp	x8, x9
  402800:	b.cs	402808 <ferror@plt+0xf18>  // b.hs, b.nlast
  402804:	strb	wzr, [x8]
  402808:	cbz	x20, 402844 <ferror@plt+0xf54>
  40280c:	ldr	w8, [sp, #76]
  402810:	mov	x27, x16
  402814:	cbnz	w8, 402830 <ferror@plt+0xf40>
  402818:	adrp	x1, 40a000 <ferror@plt+0x8710>
  40281c:	mov	x0, x16
  402820:	add	x1, x1, #0xc4
  402824:	bl	4017c0 <strcmp@plt>
  402828:	mov	x16, x27
  40282c:	cbz	w0, 402844 <ferror@plt+0xf54>
  402830:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402834:	ldrb	w8, [x8, #672]
  402838:	tbz	w8, #0, 4028ac <ferror@plt+0xfbc>
  40283c:	mov	w23, wzr
  402840:	b	4028c4 <ferror@plt+0xfd4>
  402844:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402848:	ldrb	w8, [x8, #673]
  40284c:	ldr	x24, [sp, #120]
  402850:	ldr	x19, [sp, #104]
  402854:	cmp	w8, #0x1
  402858:	add	x24, x24, #0x1
  40285c:	b.ne	4022bc <ferror@plt+0x9cc>  // b.any
  402860:	adrp	x1, 409000 <ferror@plt+0x7710>
  402864:	mov	w2, #0x5                   	// #5
  402868:	mov	x0, xzr
  40286c:	add	x1, x1, #0xdfa
  402870:	bl	401870 <dcgettext@plt>
  402874:	mov	x20, x0
  402878:	mov	w1, #0x3                   	// #3
  40287c:	mov	w0, wzr
  402880:	mov	x2, x19
  402884:	bl	4074c4 <ferror@plt+0x5bd4>
  402888:	adrp	x5, 409000 <ferror@plt+0x7710>
  40288c:	mov	x3, x0
  402890:	mov	w0, wzr
  402894:	mov	w1, wzr
  402898:	mov	x2, x20
  40289c:	mov	x4, x22
  4028a0:	add	x5, x5, #0x3e6
  4028a4:	bl	4015b0 <error@plt>
  4028a8:	b	4022bc <ferror@plt+0x9cc>
  4028ac:	mov	w1, #0xa                   	// #10
  4028b0:	mov	x0, x16
  4028b4:	bl	401820 <strchr@plt>
  4028b8:	cmp	x0, #0x0
  4028bc:	mov	x16, x27
  4028c0:	cset	w23, ne  // ne = any
  4028c4:	ldr	x1, [sp, #8]
  4028c8:	sub	x2, x29, #0x10
  4028cc:	mov	x0, x16
  4028d0:	bl	403334 <ferror@plt+0x1a44>
  4028d4:	mov	x26, x21
  4028d8:	tbz	w0, #0, 402904 <ferror@plt+0x1014>
  4028dc:	ldurb	w8, [x29, #-16]
  4028e0:	adrp	x21, 409000 <ferror@plt+0x7710>
  4028e4:	add	x21, x21, #0xc03
  4028e8:	cbz	w8, 402934 <ferror@plt+0x1044>
  4028ec:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4028f0:	ldrb	w8, [x8, #675]
  4028f4:	cbz	w8, 402934 <ferror@plt+0x1044>
  4028f8:	ldp	x19, x23, [sp, #104]
  4028fc:	ldr	x24, [sp, #120]
  402900:	b	402c34 <ferror@plt+0x1344>
  402904:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402908:	ldr	x9, [sp, #32]
  40290c:	ldrb	w8, [x8, #672]
  402910:	ldr	x19, [sp, #104]
  402914:	ldr	x24, [sp, #120]
  402918:	adrp	x21, 409000 <ferror@plt+0x7710>
  40291c:	add	x9, x9, #0x1
  402920:	add	x21, x21, #0xc03
  402924:	str	x9, [sp, #32]
  402928:	tbz	w8, #0, 4029b4 <ferror@plt+0x10c4>
  40292c:	ldr	x23, [sp, #112]
  402930:	b	402c34 <ferror@plt+0x1344>
  402934:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402938:	ldr	x8, [x8, #696]
  40293c:	lsr	x19, x8, #1
  402940:	cbz	x19, 402aac <ferror@plt+0x11bc>
  402944:	bl	401600 <__ctype_tolower_loc@plt>
  402948:	ldr	x8, [x0]
  40294c:	ldr	x24, [sp, #120]
  402950:	mov	x20, xzr
  402954:	add	x9, x25, #0x1
  402958:	mov	x14, x27
  40295c:	ldr	x10, [sp, #16]
  402960:	ldurb	w11, [x9, #-1]
  402964:	adrp	x13, 409000 <ferror@plt+0x7710>
  402968:	add	x13, x13, #0xfb7
  40296c:	ldrb	w10, [x10, x20]
  402970:	ldr	w11, [x8, x11, lsl #2]
  402974:	lsr	x12, x10, #4
  402978:	ldrb	w12, [x13, x12]
  40297c:	cmp	w11, w12
  402980:	b.ne	402ab8 <ferror@plt+0x11c8>  // b.any
  402984:	ldrb	w11, [x9]
  402988:	and	x10, x10, #0xf
  40298c:	ldrb	w10, [x13, x10]
  402990:	ldr	w11, [x8, x11, lsl #2]
  402994:	cmp	w11, w10
  402998:	b.ne	402ab8 <ferror@plt+0x11c8>  // b.any
  40299c:	add	x20, x20, #0x1
  4029a0:	cmp	x19, x20
  4029a4:	add	x9, x9, #0x2
  4029a8:	b.ne	40295c <ferror@plt+0x106c>  // b.any
  4029ac:	mov	x20, x19
  4029b0:	b	402ab8 <ferror@plt+0x11c8>
  4029b4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4029b8:	ldr	x8, [x8, #640]
  4029bc:	cbz	w23, 402a70 <ferror@plt+0x1180>
  4029c0:	ldp	x9, x10, [x8, #40]
  4029c4:	cmp	x9, x10
  4029c8:	b.cs	402c68 <ferror@plt+0x1378>  // b.hs, b.nlast
  4029cc:	add	x10, x9, #0x1
  4029d0:	mov	x11, x27
  4029d4:	str	x10, [x8, #40]
  4029d8:	mov	w8, #0x5c                  	// #92
  4029dc:	strb	w8, [x9]
  4029e0:	ldr	x23, [sp, #112]
  4029e4:	b	402a08 <ferror@plt+0x1118>
  4029e8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4029ec:	ldr	x1, [x8, #640]
  4029f0:	adrp	x0, 409000 <ferror@plt+0x7710>
  4029f4:	add	x0, x0, #0xfb4
  4029f8:	mov	x20, x11
  4029fc:	bl	401880 <fputs_unlocked@plt>
  402a00:	mov	x11, x20
  402a04:	add	x11, x20, #0x1
  402a08:	ldrb	w1, [x11]
  402a0c:	cmp	w1, #0xa
  402a10:	b.eq	402a48 <ferror@plt+0x1158>  // b.none
  402a14:	cmp	w1, #0x5c
  402a18:	b.eq	4029e8 <ferror@plt+0x10f8>  // b.none
  402a1c:	cbz	w1, 402a80 <ferror@plt+0x1190>
  402a20:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402a24:	ldr	x0, [x8, #640]
  402a28:	ldp	x8, x9, [x0, #40]
  402a2c:	cmp	x8, x9
  402a30:	b.cs	402a5c <ferror@plt+0x116c>  // b.hs, b.nlast
  402a34:	add	x9, x8, #0x1
  402a38:	str	x9, [x0, #40]
  402a3c:	strb	w1, [x8]
  402a40:	add	x11, x11, #0x1
  402a44:	b	402a08 <ferror@plt+0x1118>
  402a48:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402a4c:	ldr	x1, [x8, #640]
  402a50:	adrp	x0, 409000 <ferror@plt+0x7710>
  402a54:	add	x0, x0, #0xfb1
  402a58:	b	4029f8 <ferror@plt+0x1108>
  402a5c:	mov	x20, x11
  402a60:	bl	401770 <__overflow@plt>
  402a64:	mov	x11, x20
  402a68:	add	x11, x20, #0x1
  402a6c:	b	402a08 <ferror@plt+0x1118>
  402a70:	mov	x0, x27
  402a74:	mov	x1, x8
  402a78:	bl	401880 <fputs_unlocked@plt>
  402a7c:	ldr	x23, [sp, #112]
  402a80:	adrp	x1, 409000 <ferror@plt+0x7710>
  402a84:	mov	w2, #0x5                   	// #5
  402a88:	mov	x0, xzr
  402a8c:	add	x1, x1, #0xe29
  402a90:	bl	401870 <dcgettext@plt>
  402a94:	mov	x2, x0
  402a98:	mov	w0, #0x1                   	// #1
  402a9c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  402aa0:	add	x1, x1, #0x4b0
  402aa4:	bl	4016a0 <__printf_chk@plt>
  402aa8:	b	402c34 <ferror@plt+0x1344>
  402aac:	ldr	x24, [sp, #120]
  402ab0:	mov	x20, xzr
  402ab4:	mov	x14, x27
  402ab8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402abc:	ldrb	w10, [x8, #672]
  402ac0:	ldr	x8, [sp, #40]
  402ac4:	cmp	x20, x19
  402ac8:	cset	w9, eq  // eq = none
  402acc:	cinc	x8, x8, ne  // ne = any
  402ad0:	tbz	w10, #0, 402aec <ferror@plt+0x11fc>
  402ad4:	ldr	w10, [sp, #28]
  402ad8:	str	x8, [sp, #40]
  402adc:	orr	w10, w10, w9
  402ae0:	str	w10, [sp, #28]
  402ae4:	ldp	x19, x23, [sp, #104]
  402ae8:	b	402c34 <ferror@plt+0x1344>
  402aec:	cmp	x20, x19
  402af0:	b.ne	402b0c <ferror@plt+0x121c>  // b.any
  402af4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402af8:	ldrb	w8, [x8, #674]
  402afc:	tbz	w8, #0, 402b0c <ferror@plt+0x121c>
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	str	w8, [sp, #28]
  402b08:	b	402ae4 <ferror@plt+0x11f4>
  402b0c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b10:	ldr	x8, [x8, #640]
  402b14:	cbz	w23, 402bc8 <ferror@plt+0x12d8>
  402b18:	ldp	x9, x10, [x8, #40]
  402b1c:	cmp	x9, x10
  402b20:	b.cs	402c7c <ferror@plt+0x138c>  // b.hs, b.nlast
  402b24:	add	x10, x9, #0x1
  402b28:	str	x10, [x8, #40]
  402b2c:	mov	w8, #0x5c                  	// #92
  402b30:	strb	w8, [x9]
  402b34:	ldr	x23, [sp, #112]
  402b38:	b	402b5c <ferror@plt+0x126c>
  402b3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b40:	ldr	x1, [x8, #640]
  402b44:	adrp	x0, 409000 <ferror@plt+0x7710>
  402b48:	add	x0, x0, #0xfb4
  402b4c:	mov	x25, x14
  402b50:	bl	401880 <fputs_unlocked@plt>
  402b54:	mov	x14, x25
  402b58:	add	x14, x25, #0x1
  402b5c:	ldrb	w1, [x14]
  402b60:	ldr	x8, [sp, #40]
  402b64:	cmp	w1, #0xa
  402b68:	b.eq	402ba0 <ferror@plt+0x12b0>  // b.none
  402b6c:	cmp	w1, #0x5c
  402b70:	b.eq	402b3c <ferror@plt+0x124c>  // b.none
  402b74:	cbz	w1, 402bdc <ferror@plt+0x12ec>
  402b78:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402b7c:	ldr	x0, [x8, #640]
  402b80:	ldp	x8, x9, [x0, #40]
  402b84:	cmp	x8, x9
  402b88:	b.cs	402bb4 <ferror@plt+0x12c4>  // b.hs, b.nlast
  402b8c:	add	x9, x8, #0x1
  402b90:	str	x9, [x0, #40]
  402b94:	strb	w1, [x8]
  402b98:	add	x14, x14, #0x1
  402b9c:	b	402b5c <ferror@plt+0x126c>
  402ba0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402ba4:	ldr	x1, [x8, #640]
  402ba8:	adrp	x0, 409000 <ferror@plt+0x7710>
  402bac:	add	x0, x0, #0xfb1
  402bb0:	b	402b4c <ferror@plt+0x125c>
  402bb4:	mov	x25, x14
  402bb8:	bl	401770 <__overflow@plt>
  402bbc:	mov	x14, x25
  402bc0:	add	x14, x25, #0x1
  402bc4:	b	402b5c <ferror@plt+0x126c>
  402bc8:	mov	x0, x14
  402bcc:	mov	x1, x8
  402bd0:	bl	401880 <fputs_unlocked@plt>
  402bd4:	ldr	x23, [sp, #112]
  402bd8:	ldr	x8, [sp, #40]
  402bdc:	cmp	x20, x19
  402be0:	b.eq	402c1c <ferror@plt+0x132c>  // b.none
  402be4:	adrp	x1, 409000 <ferror@plt+0x7710>
  402be8:	add	x8, x8, #0x1
  402bec:	mov	w2, #0x5                   	// #5
  402bf0:	mov	x0, xzr
  402bf4:	add	x1, x1, #0xe3d
  402bf8:	str	x8, [sp, #40]
  402bfc:	bl	401870 <dcgettext@plt>
  402c00:	adrp	x1, 40a000 <ferror@plt+0x8710>
  402c04:	mov	x2, x0
  402c08:	mov	w0, #0x1                   	// #1
  402c0c:	add	x1, x1, #0x4b0
  402c10:	bl	4016a0 <__printf_chk@plt>
  402c14:	ldr	x19, [sp, #104]
  402c18:	b	402c34 <ferror@plt+0x1344>
  402c1c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402c20:	ldrb	w8, [x8, #674]
  402c24:	ldr	x19, [sp, #104]
  402c28:	tbz	w8, #0, 402c40 <ferror@plt+0x1350>
  402c2c:	mov	w8, #0x1                   	// #1
  402c30:	str	w8, [sp, #28]
  402c34:	mov	w8, #0x1                   	// #1
  402c38:	str	w8, [sp, #52]
  402c3c:	b	4022d0 <ferror@plt+0x9e0>
  402c40:	adrp	x1, 409000 <ferror@plt+0x7710>
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	mov	x0, xzr
  402c4c:	add	x1, x1, #0xe44
  402c50:	bl	401870 <dcgettext@plt>
  402c54:	mov	x2, x0
  402c58:	mov	w0, #0x1                   	// #1
  402c5c:	mov	w8, #0x1                   	// #1
  402c60:	str	w8, [sp, #28]
  402c64:	b	402a9c <ferror@plt+0x11ac>
  402c68:	mov	w1, #0x5c                  	// #92
  402c6c:	mov	x0, x8
  402c70:	bl	401770 <__overflow@plt>
  402c74:	mov	x11, x27
  402c78:	b	4029e0 <ferror@plt+0x10f0>
  402c7c:	mov	w1, #0x5c                  	// #92
  402c80:	mov	x0, x8
  402c84:	bl	401770 <__overflow@plt>
  402c88:	mov	x14, x27
  402c8c:	b	402b34 <ferror@plt+0x1244>
  402c90:	ldur	x0, [x29, #-96]
  402c94:	bl	401800 <free@plt>
  402c98:	ldrb	w8, [x28]
  402c9c:	tbnz	w8, #5, 402cec <ferror@plt+0x13fc>
  402ca0:	ldr	w8, [sp, #76]
  402ca4:	adrp	x22, 41b000 <ferror@plt+0x19710>
  402ca8:	cbz	w8, 402d34 <ferror@plt+0x1444>
  402cac:	mov	x0, x28
  402cb0:	bl	408a80 <ferror@plt+0x7190>
  402cb4:	cbz	w0, 402d34 <ferror@plt+0x1444>
  402cb8:	bl	4018c0 <__errno_location@plt>
  402cbc:	mov	x2, x19
  402cc0:	ldr	w19, [x0]
  402cc4:	mov	w1, #0x3                   	// #3
  402cc8:	mov	w0, wzr
  402ccc:	bl	4074c4 <ferror@plt+0x5bd4>
  402cd0:	adrp	x2, 40a000 <ferror@plt+0x8710>
  402cd4:	mov	x3, x0
  402cd8:	mov	w0, wzr
  402cdc:	mov	w1, w19
  402ce0:	add	x2, x2, #0x6c
  402ce4:	bl	4015b0 <error@plt>
  402ce8:	b	402ed8 <ferror@plt+0x15e8>
  402cec:	adrp	x1, 409000 <ferror@plt+0x7710>
  402cf0:	mov	w2, #0x5                   	// #5
  402cf4:	mov	x0, xzr
  402cf8:	add	x1, x1, #0xe47
  402cfc:	bl	401870 <dcgettext@plt>
  402d00:	mov	x2, x19
  402d04:	mov	x19, x0
  402d08:	mov	w1, #0x3                   	// #3
  402d0c:	mov	w0, wzr
  402d10:	bl	4074c4 <ferror@plt+0x5bd4>
  402d14:	mov	x3, x0
  402d18:	mov	w0, wzr
  402d1c:	mov	w1, wzr
  402d20:	mov	x2, x19
  402d24:	bl	4015b0 <error@plt>
  402d28:	mov	w8, wzr
  402d2c:	adrp	x22, 41b000 <ferror@plt+0x19710>
  402d30:	b	402edc <ferror@plt+0x15ec>
  402d34:	ldr	w8, [sp, #52]
  402d38:	tbz	w8, #0, 402e94 <ferror@plt+0x15a4>
  402d3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402d40:	mov	x20, x23
  402d44:	ldrb	w8, [x8, #672]
  402d48:	ldr	w23, [sp, #84]
  402d4c:	ldr	x25, [sp, #56]
  402d50:	ldr	x28, [sp, #88]
  402d54:	mov	x27, x24
  402d58:	adrp	x24, 41b000 <ferror@plt+0x19710>
  402d5c:	tbnz	w8, #0, 402e5c <ferror@plt+0x156c>
  402d60:	cbz	x27, 402d98 <ferror@plt+0x14a8>
  402d64:	adrp	x1, 409000 <ferror@plt+0x7710>
  402d68:	adrp	x2, 409000 <ferror@plt+0x7710>
  402d6c:	mov	w4, #0x5                   	// #5
  402d70:	mov	x0, xzr
  402d74:	add	x1, x1, #0xe88
  402d78:	add	x2, x2, #0xeb2
  402d7c:	mov	x3, x27
  402d80:	bl	401850 <dcngettext@plt>
  402d84:	mov	x2, x0
  402d88:	mov	w0, wzr
  402d8c:	mov	w1, wzr
  402d90:	mov	x3, x27
  402d94:	bl	4015b0 <error@plt>
  402d98:	ldr	x3, [sp, #32]
  402d9c:	cbz	x3, 402dd0 <ferror@plt+0x14e0>
  402da0:	adrp	x1, 409000 <ferror@plt+0x7710>
  402da4:	adrp	x2, 409000 <ferror@plt+0x7710>
  402da8:	mov	w4, #0x5                   	// #5
  402dac:	mov	x0, xzr
  402db0:	add	x1, x1, #0xede
  402db4:	add	x2, x2, #0xf09
  402db8:	bl	401850 <dcngettext@plt>
  402dbc:	ldr	x3, [sp, #32]
  402dc0:	mov	x2, x0
  402dc4:	mov	w0, wzr
  402dc8:	mov	w1, wzr
  402dcc:	bl	4015b0 <error@plt>
  402dd0:	ldr	x27, [sp, #40]
  402dd4:	cbz	x27, 402e0c <ferror@plt+0x151c>
  402dd8:	adrp	x1, 409000 <ferror@plt+0x7710>
  402ddc:	adrp	x2, 409000 <ferror@plt+0x7710>
  402de0:	mov	w4, #0x5                   	// #5
  402de4:	mov	x0, xzr
  402de8:	add	x1, x1, #0xf35
  402dec:	add	x2, x2, #0xf62
  402df0:	mov	x3, x27
  402df4:	bl	401850 <dcngettext@plt>
  402df8:	mov	x2, x0
  402dfc:	mov	w0, wzr
  402e00:	mov	w1, wzr
  402e04:	mov	x3, x27
  402e08:	bl	4015b0 <error@plt>
  402e0c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402e10:	ldrb	w8, [x8, #675]
  402e14:	ldr	w9, [sp, #28]
  402e18:	orn	w8, w9, w8
  402e1c:	tbnz	w8, #0, 402e5c <ferror@plt+0x156c>
  402e20:	adrp	x1, 409000 <ferror@plt+0x7710>
  402e24:	mov	w2, #0x5                   	// #5
  402e28:	mov	x0, xzr
  402e2c:	add	x1, x1, #0xf90
  402e30:	bl	401870 <dcgettext@plt>
  402e34:	mov	x2, x19
  402e38:	mov	x19, x0
  402e3c:	mov	w1, #0x3                   	// #3
  402e40:	mov	w0, wzr
  402e44:	bl	4074c4 <ferror@plt+0x5bd4>
  402e48:	mov	x3, x0
  402e4c:	mov	w0, wzr
  402e50:	mov	w1, wzr
  402e54:	mov	x2, x19
  402e58:	bl	4015b0 <error@plt>
  402e5c:	ldp	x8, x9, [sp, #32]
  402e60:	orr	x8, x8, x9
  402e64:	ldr	w9, [sp, #28]
  402e68:	cmp	x8, #0x0
  402e6c:	cset	w8, ne  // ne = any
  402e70:	orn	w8, w8, w9
  402e74:	tbnz	w8, #0, 402fec <ferror@plt+0x16fc>
  402e78:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402e7c:	ldrb	w8, [x8, #676]
  402e80:	cmp	x20, #0x0
  402e84:	cset	w9, eq  // eq = none
  402e88:	eor	w8, w8, #0x1
  402e8c:	orr	w8, w9, w8
  402e90:	b	402eec <ferror@plt+0x15fc>
  402e94:	adrp	x1, 409000 <ferror@plt+0x7710>
  402e98:	mov	w2, #0x5                   	// #5
  402e9c:	mov	x0, xzr
  402ea0:	add	x1, x1, #0xe56
  402ea4:	bl	401870 <dcgettext@plt>
  402ea8:	mov	x2, x19
  402eac:	mov	x19, x0
  402eb0:	mov	w1, #0x3                   	// #3
  402eb4:	mov	w0, wzr
  402eb8:	bl	4074c4 <ferror@plt+0x5bd4>
  402ebc:	adrp	x4, 409000 <ferror@plt+0x7710>
  402ec0:	mov	x3, x0
  402ec4:	mov	w0, wzr
  402ec8:	mov	w1, wzr
  402ecc:	mov	x2, x19
  402ed0:	add	x4, x4, #0x3e6
  402ed4:	bl	4015b0 <error@plt>
  402ed8:	mov	w8, wzr
  402edc:	ldr	w23, [sp, #84]
  402ee0:	ldr	x25, [sp, #56]
  402ee4:	ldr	x28, [sp, #88]
  402ee8:	adrp	x24, 41b000 <ferror@plt+0x19710>
  402eec:	ldr	w9, [sp, #100]
  402ef0:	and	w9, w9, w8
  402ef4:	str	w9, [sp, #100]
  402ef8:	b	4020b4 <ferror@plt+0x7c4>
  402efc:	mov	x27, x19
  402f00:	mov	w19, wzr
  402f04:	ldr	w8, [sp, #80]
  402f08:	tbnz	w8, #0, 402150 <ferror@plt+0x860>
  402f0c:	tbz	w19, #0, 402f30 <ferror@plt+0x1640>
  402f10:	ldr	x0, [x22, #640]
  402f14:	ldp	x8, x9, [x0, #40]
  402f18:	cmp	x8, x9
  402f1c:	b.cs	4030a4 <ferror@plt+0x17b4>  // b.hs, b.nlast
  402f20:	add	x9, x8, #0x1
  402f24:	str	x9, [x0, #40]
  402f28:	mov	w9, #0x5c                  	// #92
  402f2c:	strb	w9, [x8]
  402f30:	ldr	x8, [x24, #696]
  402f34:	cmp	x8, #0x2
  402f38:	b.cc	402f60 <ferror@plt+0x1670>  // b.lo, b.ul, b.last
  402f3c:	mov	x20, xzr
  402f40:	ldrb	w2, [x26, x20]
  402f44:	mov	w0, #0x1                   	// #1
  402f48:	mov	x1, x21
  402f4c:	bl	4016a0 <__printf_chk@plt>
  402f50:	ldr	x8, [x24, #696]
  402f54:	add	x20, x20, #0x1
  402f58:	cmp	x20, x8, lsr #1
  402f5c:	b.cc	402f40 <ferror@plt+0x1650>  // b.lo, b.ul, b.last
  402f60:	ldr	w8, [sp, #80]
  402f64:	tbnz	w8, #0, 402fb8 <ferror@plt+0x16c8>
  402f68:	ldr	x0, [x22, #640]
  402f6c:	ldp	x8, x9, [x0, #40]
  402f70:	cmp	x8, x9
  402f74:	b.cs	402ffc <ferror@plt+0x170c>  // b.hs, b.nlast
  402f78:	add	x9, x8, #0x1
  402f7c:	str	x9, [x0, #40]
  402f80:	mov	w9, #0x20                  	// #32
  402f84:	strb	w9, [x8]
  402f88:	ldr	x0, [x22, #640]
  402f8c:	ldp	x8, x9, [x0, #40]
  402f90:	cmp	x8, x9
  402f94:	b.cs	403014 <ferror@plt+0x1724>  // b.hs, b.nlast
  402f98:	add	x9, x8, #0x1
  402f9c:	str	x9, [x0, #40]
  402fa0:	ldr	w9, [sp, #24]
  402fa4:	strb	w9, [x8]
  402fa8:	tbnz	w19, #0, 403038 <ferror@plt+0x1748>
  402fac:	ldr	x1, [x22, #640]
  402fb0:	mov	x0, x27
  402fb4:	bl	401880 <fputs_unlocked@plt>
  402fb8:	ldr	x0, [x22, #640]
  402fbc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  402fc0:	ldrb	w9, [x8, #677]
  402fc4:	ldp	x8, x10, [x0, #40]
  402fc8:	cmp	w9, #0x0
  402fcc:	mov	w9, #0xa                   	// #10
  402fd0:	csel	w1, wzr, w9, ne  // ne = any
  402fd4:	cmp	x8, x10
  402fd8:	b.cs	402ff4 <ferror@plt+0x1704>  // b.hs, b.nlast
  402fdc:	add	x9, x8, #0x1
  402fe0:	str	x9, [x0, #40]
  402fe4:	strb	w1, [x8]
  402fe8:	b	4020b4 <ferror@plt+0x7c4>
  402fec:	mov	w8, wzr
  402ff0:	b	402eec <ferror@plt+0x15fc>
  402ff4:	bl	401770 <__overflow@plt>
  402ff8:	b	4020b4 <ferror@plt+0x7c4>
  402ffc:	mov	w1, #0x20                  	// #32
  403000:	bl	401770 <__overflow@plt>
  403004:	ldr	x0, [x22, #640]
  403008:	ldp	x8, x9, [x0, #40]
  40300c:	cmp	x8, x9
  403010:	b.cc	402f98 <ferror@plt+0x16a8>  // b.lo, b.ul, b.last
  403014:	ldr	w1, [sp, #24]
  403018:	bl	401770 <__overflow@plt>
  40301c:	tbnz	w19, #0, 403038 <ferror@plt+0x1748>
  403020:	b	402fac <ferror@plt+0x16bc>
  403024:	ldr	x1, [x22, #640]
  403028:	adrp	x0, 409000 <ferror@plt+0x7710>
  40302c:	add	x0, x0, #0xfb4
  403030:	bl	401880 <fputs_unlocked@plt>
  403034:	add	x27, x27, #0x1
  403038:	ldrb	w1, [x27]
  40303c:	cmp	w1, #0xa
  403040:	b.eq	403074 <ferror@plt+0x1784>  // b.none
  403044:	cmp	w1, #0x5c
  403048:	b.eq	403024 <ferror@plt+0x1734>  // b.none
  40304c:	cbz	w1, 402fb8 <ferror@plt+0x16c8>
  403050:	ldr	x0, [x22, #640]
  403054:	ldp	x8, x9, [x0, #40]
  403058:	cmp	x8, x9
  40305c:	b.cs	40308c <ferror@plt+0x179c>  // b.hs, b.nlast
  403060:	add	x9, x8, #0x1
  403064:	str	x9, [x0, #40]
  403068:	strb	w1, [x8]
  40306c:	add	x27, x27, #0x1
  403070:	b	403038 <ferror@plt+0x1748>
  403074:	ldr	x1, [x22, #640]
  403078:	adrp	x0, 409000 <ferror@plt+0x7710>
  40307c:	add	x0, x0, #0xfb1
  403080:	bl	401880 <fputs_unlocked@plt>
  403084:	add	x27, x27, #0x1
  403088:	b	403038 <ferror@plt+0x1748>
  40308c:	bl	401770 <__overflow@plt>
  403090:	add	x27, x27, #0x1
  403094:	b	403038 <ferror@plt+0x1748>
  403098:	mov	w1, #0x5c                  	// #92
  40309c:	bl	401770 <__overflow@plt>
  4030a0:	b	402174 <ferror@plt+0x884>
  4030a4:	mov	w1, #0x5c                  	// #92
  4030a8:	bl	401770 <__overflow@plt>
  4030ac:	ldr	x8, [x24, #696]
  4030b0:	cmp	x8, #0x2
  4030b4:	b.cs	402f3c <ferror@plt+0x164c>  // b.hs, b.nlast
  4030b8:	b	402f60 <ferror@plt+0x1670>
  4030bc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4030c0:	ldrb	w8, [x8, #681]
  4030c4:	tbz	w8, #0, 4030dc <ferror@plt+0x17ec>
  4030c8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4030cc:	ldr	x0, [x8, #648]
  4030d0:	bl	408a80 <ferror@plt+0x7190>
  4030d4:	cmn	w0, #0x1
  4030d8:	b.eq	403308 <ferror@plt+0x1a18>  // b.none
  4030dc:	ldr	w8, [sp, #100]
  4030e0:	ldp	x20, x19, [sp, #384]
  4030e4:	ldp	x22, x21, [sp, #368]
  4030e8:	ldp	x24, x23, [sp, #352]
  4030ec:	ldp	x26, x25, [sp, #336]
  4030f0:	ldp	x28, x27, [sp, #320]
  4030f4:	ldp	x29, x30, [sp, #304]
  4030f8:	mvn	w8, w8
  4030fc:	and	w0, w8, #0x1
  403100:	add	sp, sp, #0x190
  403104:	ret
  403108:	adrp	x1, 409000 <ferror@plt+0x7710>
  40310c:	add	x1, x1, #0xdde
  403110:	mov	w2, #0x5                   	// #5
  403114:	mov	x0, xzr
  403118:	bl	401870 <dcgettext@plt>
  40311c:	mov	x2, x19
  403120:	mov	x19, x0
  403124:	mov	w1, #0x3                   	// #3
  403128:	mov	w0, wzr
  40312c:	bl	4074c4 <ferror@plt+0x5bd4>
  403130:	mov	x3, x0
  403134:	mov	w0, #0x1                   	// #1
  403138:	mov	w1, wzr
  40313c:	mov	x2, x19
  403140:	bl	4015b0 <error@plt>
  403144:	cmn	w0, #0x3
  403148:	b.ne	40318c <ferror@plt+0x189c>  // b.any
  40314c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403150:	ldr	x0, [x8, #640]
  403154:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403158:	ldr	x3, [x8, #496]
  40315c:	adrp	x1, 409000 <ferror@plt+0x7710>
  403160:	adrp	x2, 409000 <ferror@plt+0x7710>
  403164:	adrp	x4, 409000 <ferror@plt+0x7710>
  403168:	adrp	x5, 409000 <ferror@plt+0x7710>
  40316c:	add	x1, x1, #0x91e
  403170:	add	x2, x2, #0x97e
  403174:	add	x4, x4, #0x98c
  403178:	add	x5, x5, #0x99a
  40317c:	mov	x6, xzr
  403180:	bl	407d40 <ferror@plt+0x6450>
  403184:	mov	w0, wzr
  403188:	bl	4015a0 <exit@plt>
  40318c:	cmn	w0, #0x2
  403190:	b.ne	4031f4 <ferror@plt+0x1904>  // b.any
  403194:	mov	w0, wzr
  403198:	bl	401a0c <ferror@plt+0x11c>
  40319c:	adrp	x1, 409000 <ferror@plt+0x7710>
  4031a0:	add	x1, x1, #0x94d
  4031a4:	mov	w2, #0x5                   	// #5
  4031a8:	mov	x0, xzr
  4031ac:	bl	401870 <dcgettext@plt>
  4031b0:	mov	x19, x0
  4031b4:	mov	x0, x24
  4031b8:	bl	407704 <ferror@plt+0x5e14>
  4031bc:	mov	x3, x0
  4031c0:	mov	w0, wzr
  4031c4:	mov	w1, wzr
  4031c8:	mov	x2, x19
  4031cc:	bl	4015b0 <error@plt>
  4031d0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4031d4:	add	x1, x1, #0x960
  4031d8:	mov	w2, #0x5                   	// #5
  4031dc:	mov	x0, xzr
  4031e0:	bl	401870 <dcgettext@plt>
  4031e4:	mov	x2, x0
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	mov	w1, wzr
  4031f0:	bl	4015b0 <error@plt>
  4031f4:	mov	w0, #0x1                   	// #1
  4031f8:	bl	401a0c <ferror@plt+0x11c>
  4031fc:	adrp	x1, 409000 <ferror@plt+0x7710>
  403200:	add	x1, x1, #0x94d
  403204:	mov	w2, #0x5                   	// #5
  403208:	mov	x0, xzr
  40320c:	bl	401870 <dcgettext@plt>
  403210:	mov	x19, x0
  403214:	mov	x0, x24
  403218:	bl	407704 <ferror@plt+0x5e14>
  40321c:	mov	x3, x0
  403220:	mov	w0, wzr
  403224:	mov	w1, wzr
  403228:	mov	x2, x19
  40322c:	bl	4015b0 <error@plt>
  403230:	adrp	x1, 409000 <ferror@plt+0x7710>
  403234:	add	x1, x1, #0x9a7
  403238:	mov	w2, #0x5                   	// #5
  40323c:	mov	x0, xzr
  403240:	bl	401870 <dcgettext@plt>
  403244:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403248:	ldr	w8, [x8, #684]
  40324c:	adrp	x9, 409000 <ferror@plt+0x7710>
  403250:	add	x9, x9, #0x2e8
  403254:	mov	x19, x0
  403258:	ldr	x8, [x9, x8, lsl #3]
  40325c:	mov	x0, x8
  403260:	bl	407704 <ferror@plt+0x5e14>
  403264:	mov	x3, x0
  403268:	mov	w0, #0x1                   	// #1
  40326c:	mov	w4, #0x200                 	// #512
  403270:	mov	w1, wzr
  403274:	mov	x2, x19
  403278:	bl	4015b0 <error@plt>
  40327c:	adrp	x1, 409000 <ferror@plt+0x7710>
  403280:	add	x1, x1, #0x9d0
  403284:	b	4032e4 <ferror@plt+0x19f4>
  403288:	adrp	x1, 409000 <ferror@plt+0x7710>
  40328c:	add	x1, x1, #0x9f3
  403290:	b	4032e4 <ferror@plt+0x19f4>
  403294:	adrp	x1, 409000 <ferror@plt+0x7710>
  403298:	add	x1, x1, #0xa2f
  40329c:	b	4032e4 <ferror@plt+0x19f4>
  4032a0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032a4:	add	x1, x1, #0xa68
  4032a8:	b	4032e4 <ferror@plt+0x19f4>
  4032ac:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032b0:	add	x1, x1, #0xab1
  4032b4:	b	4032e4 <ferror@plt+0x19f4>
  4032b8:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032bc:	add	x1, x1, #0xaf9
  4032c0:	b	4032e4 <ferror@plt+0x19f4>
  4032c4:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032c8:	add	x1, x1, #0xb39
  4032cc:	b	4032e4 <ferror@plt+0x19f4>
  4032d0:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032d4:	add	x1, x1, #0xb77
  4032d8:	b	4032e4 <ferror@plt+0x19f4>
  4032dc:	adrp	x1, 409000 <ferror@plt+0x7710>
  4032e0:	add	x1, x1, #0xbb6
  4032e4:	mov	w2, #0x5                   	// #5
  4032e8:	mov	x0, xzr
  4032ec:	bl	401870 <dcgettext@plt>
  4032f0:	mov	x2, x0
  4032f4:	mov	w0, wzr
  4032f8:	mov	w1, wzr
  4032fc:	bl	4015b0 <error@plt>
  403300:	mov	w0, #0x1                   	// #1
  403304:	bl	401a0c <ferror@plt+0x11c>
  403308:	bl	4018c0 <__errno_location@plt>
  40330c:	ldr	w19, [x0]
  403310:	adrp	x1, 409000 <ferror@plt+0x7710>
  403314:	add	x1, x1, #0xc08
  403318:	mov	w2, #0x5                   	// #5
  40331c:	mov	x0, xzr
  403320:	bl	401870 <dcgettext@plt>
  403324:	mov	x2, x0
  403328:	mov	w0, #0x1                   	// #1
  40332c:	mov	w1, w19
  403330:	bl	4015b0 <error@plt>
  403334:	stp	x29, x30, [sp, #-64]!
  403338:	stp	x22, x21, [sp, #32]
  40333c:	mov	x22, x1
  403340:	adrp	x1, 40a000 <ferror@plt+0x8710>
  403344:	add	x1, x1, #0xc4
  403348:	str	x23, [sp, #16]
  40334c:	stp	x20, x19, [sp, #48]
  403350:	mov	x29, sp
  403354:	mov	x23, x2
  403358:	mov	x19, x0
  40335c:	bl	4017c0 <strcmp@plt>
  403360:	mov	w21, w0
  403364:	strb	wzr, [x23]
  403368:	cbz	w0, 4033b0 <ferror@plt+0x1ac0>
  40336c:	adrp	x1, 409000 <ferror@plt+0x7710>
  403370:	add	x1, x1, #0xe54
  403374:	mov	x0, x19
  403378:	bl	405b28 <ferror@plt+0x4238>
  40337c:	mov	x20, x0
  403380:	cbnz	x0, 4033c4 <ferror@plt+0x1ad4>
  403384:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403388:	ldrb	w20, [x8, #675]
  40338c:	bl	4018c0 <__errno_location@plt>
  403390:	cmp	w20, #0x1
  403394:	b.ne	40344c <ferror@plt+0x1b5c>  // b.any
  403398:	ldr	w8, [x0]
  40339c:	cmp	w8, #0x2
  4033a0:	b.ne	40344c <ferror@plt+0x1b5c>  // b.any
  4033a4:	mov	w0, #0x1                   	// #1
  4033a8:	strb	w0, [x23]
  4033ac:	b	40347c <ferror@plt+0x1b8c>
  4033b0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4033b4:	ldr	x20, [x8, #648]
  4033b8:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4033bc:	mov	w9, #0x1                   	// #1
  4033c0:	strb	w9, [x8, #681]
  4033c4:	mov	w1, #0x2                   	// #2
  4033c8:	mov	x0, x20
  4033cc:	bl	405af4 <ferror@plt+0x4204>
  4033d0:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4033d4:	ldr	x8, [x8, #688]
  4033d8:	mov	x0, x20
  4033dc:	mov	x1, x22
  4033e0:	lsr	x2, x8, #3
  4033e4:	bl	40548c <ferror@plt+0x3b9c>
  4033e8:	cbz	w0, 403438 <ferror@plt+0x1b48>
  4033ec:	bl	4018c0 <__errno_location@plt>
  4033f0:	ldr	w21, [x0]
  4033f4:	mov	w1, #0x3                   	// #3
  4033f8:	mov	w0, wzr
  4033fc:	mov	x2, x19
  403400:	bl	4074c4 <ferror@plt+0x5bd4>
  403404:	adrp	x2, 40a000 <ferror@plt+0x8710>
  403408:	mov	x3, x0
  40340c:	add	x2, x2, #0x6c
  403410:	mov	w0, wzr
  403414:	mov	w1, w21
  403418:	bl	4015b0 <error@plt>
  40341c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  403420:	ldr	x8, [x8, #648]
  403424:	cmp	x20, x8
  403428:	b.eq	403478 <ferror@plt+0x1b88>  // b.none
  40342c:	mov	x0, x20
  403430:	bl	408a80 <ferror@plt+0x7190>
  403434:	b	403478 <ferror@plt+0x1b88>
  403438:	cbz	w21, 403490 <ferror@plt+0x1ba0>
  40343c:	mov	x0, x20
  403440:	bl	408a80 <ferror@plt+0x7190>
  403444:	cbz	w0, 403490 <ferror@plt+0x1ba0>
  403448:	bl	4018c0 <__errno_location@plt>
  40344c:	ldr	w20, [x0]
  403450:	mov	w1, #0x3                   	// #3
  403454:	mov	w0, wzr
  403458:	mov	x2, x19
  40345c:	bl	4074c4 <ferror@plt+0x5bd4>
  403460:	adrp	x2, 40a000 <ferror@plt+0x8710>
  403464:	mov	x3, x0
  403468:	add	x2, x2, #0x6c
  40346c:	mov	w0, wzr
  403470:	mov	w1, w20
  403474:	bl	4015b0 <error@plt>
  403478:	mov	w0, wzr
  40347c:	ldp	x20, x19, [sp, #48]
  403480:	ldp	x22, x21, [sp, #32]
  403484:	ldr	x23, [sp, #16]
  403488:	ldp	x29, x30, [sp], #64
  40348c:	ret
  403490:	mov	w0, #0x1                   	// #1
  403494:	b	40347c <ferror@plt+0x1b8c>
  403498:	adrp	x8, 409000 <ferror@plt+0x7710>
  40349c:	movi	v0.2d, #0x0
  4034a0:	add	x8, x8, #0xfc8
  4034a4:	stp	q0, q0, [x0, #208]
  4034a8:	stp	q0, q0, [x0, #176]
  4034ac:	stp	q0, q0, [x0, #144]
  4034b0:	stp	q0, q0, [x0, #112]
  4034b4:	stp	q0, q0, [x0, #80]
  4034b8:	stp	q0, q0, [x0, #48]
  4034bc:	stp	q0, q0, [x0, #16]
  4034c0:	str	q0, [x0]
  4034c4:	ldp	q0, q1, [x8, #32]
  4034c8:	ldp	q2, q3, [x8]
  4034cc:	str	xzr, [x0, #240]
  4034d0:	mov	x9, #0xc908                	// #51464
  4034d4:	stp	q0, q1, [x0, #32]
  4034d8:	stp	q2, q3, [x0]
  4034dc:	ldr	x8, [x1]
  4034e0:	movk	x9, #0xf3bc, lsl #16
  4034e4:	movk	x9, #0xe667, lsl #32
  4034e8:	movk	x9, #0x6a09, lsl #48
  4034ec:	eor	x8, x8, x9
  4034f0:	str	x8, [x0]
  4034f4:	ldr	x8, [x1, #8]
  4034f8:	mov	x9, #0xa73b                	// #42811
  4034fc:	movk	x9, #0x84ca, lsl #16
  403500:	movk	x9, #0xae85, lsl #32
  403504:	movk	x9, #0xbb67, lsl #48
  403508:	eor	x8, x8, x9
  40350c:	str	x8, [x0, #8]
  403510:	ldr	x8, [x1, #16]
  403514:	ldp	x9, x10, [x0, #16]
  403518:	eor	x8, x8, x9
  40351c:	str	x8, [x0, #16]
  403520:	ldr	x8, [x1, #24]
  403524:	eor	x8, x8, x10
  403528:	str	x8, [x0, #24]
  40352c:	ldr	x8, [x1, #32]
  403530:	ldp	x9, x10, [x0, #32]
  403534:	eor	x8, x8, x9
  403538:	str	x8, [x0, #32]
  40353c:	ldr	x8, [x1, #40]
  403540:	eor	x8, x8, x10
  403544:	str	x8, [x0, #40]
  403548:	ldr	x8, [x1, #48]
  40354c:	ldp	x9, x10, [x0, #48]
  403550:	eor	x8, x8, x9
  403554:	str	x8, [x0, #48]
  403558:	ldr	x8, [x1, #56]
  40355c:	eor	x8, x8, x10
  403560:	str	x8, [x0, #56]
  403564:	ldrb	w8, [x1]
  403568:	str	x8, [x0, #232]
  40356c:	mov	w0, wzr
  403570:	ret
  403574:	sub	x8, x1, #0x1
  403578:	cmp	x8, #0x3f
  40357c:	b.ls	403588 <ferror@plt+0x1c98>  // b.plast
  403580:	mov	w0, #0xffffffff            	// #-1
  403584:	ret
  403588:	strb	w1, [sp, #-80]!
  40358c:	mov	w8, #0x100                 	// #256
  403590:	mov	w9, #0x1                   	// #1
  403594:	movi	v0.2d, #0x0
  403598:	mov	x1, sp
  40359c:	stp	x29, x30, [sp, #64]
  4035a0:	add	x29, sp, #0x40
  4035a4:	sturh	w8, [sp, #1]
  4035a8:	strb	w9, [sp, #3]
  4035ac:	stur	q0, [sp, #4]
  4035b0:	stur	q0, [sp, #20]
  4035b4:	stur	q0, [sp, #36]
  4035b8:	str	q0, [sp, #48]
  4035bc:	bl	403498 <ferror@plt+0x1ba8>
  4035c0:	ldp	x29, x30, [sp, #64]
  4035c4:	mov	w0, wzr
  4035c8:	add	sp, sp, #0x50
  4035cc:	ret
  4035d0:	sub	sp, sp, #0xf0
  4035d4:	sub	x8, x1, #0x1
  4035d8:	cmp	x8, #0x3f
  4035dc:	stp	x29, x30, [sp, #192]
  4035e0:	str	x21, [sp, #208]
  4035e4:	stp	x20, x19, [sp, #224]
  4035e8:	add	x29, sp, #0xc0
  4035ec:	b.ls	4035f8 <ferror@plt+0x1d08>  // b.plast
  4035f0:	mov	w0, #0xffffffff            	// #-1
  4035f4:	b	4036a0 <ferror@plt+0x1db0>
  4035f8:	mov	x21, x2
  4035fc:	mov	x19, x0
  403600:	mov	w0, #0xffffffff            	// #-1
  403604:	cbz	x2, 4036a0 <ferror@plt+0x1db0>
  403608:	sub	x8, x3, #0x1
  40360c:	mov	x20, x3
  403610:	cmp	x8, #0x3f
  403614:	b.hi	4036a0 <ferror@plt+0x1db0>  // b.pmore
  403618:	sub	x8, x29, #0x40
  40361c:	sturb	w1, [x29, #-64]
  403620:	mov	w9, #0x101                 	// #257
  403624:	movi	v0.2d, #0x0
  403628:	sub	x1, x29, #0x40
  40362c:	mov	x0, x19
  403630:	sturb	w20, [x29, #-63]
  403634:	sturh	w9, [x29, #-62]
  403638:	stur	q0, [x8, #4]
  40363c:	stur	q0, [x8, #20]
  403640:	stur	q0, [x8, #36]
  403644:	stur	q0, [x29, #-16]
  403648:	bl	403498 <ferror@plt+0x1ba8>
  40364c:	movi	v0.2d, #0x0
  403650:	mov	x0, sp
  403654:	mov	w3, #0x80                  	// #128
  403658:	mov	x1, x21
  40365c:	mov	x2, x20
  403660:	stp	q0, q0, [sp, #96]
  403664:	stp	q0, q0, [sp, #64]
  403668:	stp	q0, q0, [sp, #32]
  40366c:	stp	q0, q0, [sp]
  403670:	bl	401620 <__memcpy_chk@plt>
  403674:	mov	x1, sp
  403678:	mov	w2, #0x80                  	// #128
  40367c:	mov	x0, x19
  403680:	bl	4036b4 <ferror@plt+0x1dc4>
  403684:	adrp	x8, 40a000 <ferror@plt+0x8710>
  403688:	ldr	x8, [x8, #8]
  40368c:	mov	x0, sp
  403690:	mov	w2, #0x80                  	// #128
  403694:	mov	w1, wzr
  403698:	blr	x8
  40369c:	mov	w0, wzr
  4036a0:	ldp	x20, x19, [sp, #224]
  4036a4:	ldr	x21, [sp, #208]
  4036a8:	ldp	x29, x30, [sp, #192]
  4036ac:	add	sp, sp, #0xf0
  4036b0:	ret
  4036b4:	cbz	x2, 4037b4 <ferror@plt+0x1ec4>
  4036b8:	stp	x29, x30, [sp, #-64]!
  4036bc:	stp	x24, x23, [sp, #16]
  4036c0:	stp	x22, x21, [sp, #32]
  4036c4:	stp	x20, x19, [sp, #48]
  4036c8:	ldr	x24, [x0, #224]
  4036cc:	mov	w8, #0x80                  	// #128
  4036d0:	mov	x21, x2
  4036d4:	mov	x20, x1
  4036d8:	sub	x22, x8, x24
  4036dc:	mov	x19, x0
  4036e0:	cmp	x22, x2
  4036e4:	mov	x29, sp
  4036e8:	b.cs	403780 <ferror@plt+0x1e90>  // b.hs, b.nlast
  4036ec:	add	x23, x19, #0x60
  4036f0:	add	x0, x23, x24
  4036f4:	mov	x1, x20
  4036f8:	mov	x2, x22
  4036fc:	str	xzr, [x19, #224]
  403700:	bl	401560 <memcpy@plt>
  403704:	ldp	x8, x9, [x19, #64]
  403708:	mov	x0, x19
  40370c:	mov	x1, x23
  403710:	cmn	x8, #0x81
  403714:	add	x10, x8, #0x80
  403718:	cinc	x8, x9, hi  // hi = pmore
  40371c:	stp	x10, x8, [x19, #64]
  403720:	bl	4037bc <ferror@plt+0x1ecc>
  403724:	sub	x23, x21, x22
  403728:	cmp	x23, #0x81
  40372c:	add	x20, x20, x22
  403730:	b.cc	40377c <ferror@plt+0x1e8c>  // b.lo, b.ul, b.last
  403734:	add	x21, x24, x21
  403738:	sub	x8, x21, #0x101
  40373c:	and	x22, x8, #0xffffffffffffff80
  403740:	ldp	x8, x9, [x19, #64]
  403744:	mov	x0, x19
  403748:	mov	x1, x20
  40374c:	cmn	x8, #0x81
  403750:	add	x10, x8, #0x80
  403754:	cinc	x8, x9, hi  // hi = pmore
  403758:	stp	x10, x8, [x19, #64]
  40375c:	bl	4037bc <ferror@plt+0x1ecc>
  403760:	sub	x23, x23, #0x80
  403764:	cmp	x23, #0x80
  403768:	add	x20, x20, #0x80
  40376c:	b.hi	403740 <ferror@plt+0x1e50>  // b.pmore
  403770:	sub	x8, x21, x22
  403774:	sub	x21, x8, #0x100
  403778:	b	403780 <ferror@plt+0x1e90>
  40377c:	mov	x21, x23
  403780:	ldr	x8, [x19, #224]
  403784:	mov	x1, x20
  403788:	mov	x2, x21
  40378c:	add	x8, x19, x8
  403790:	add	x0, x8, #0x60
  403794:	bl	401560 <memcpy@plt>
  403798:	ldr	x8, [x19, #224]
  40379c:	add	x8, x8, x21
  4037a0:	str	x8, [x19, #224]
  4037a4:	ldp	x20, x19, [sp, #48]
  4037a8:	ldp	x22, x21, [sp, #32]
  4037ac:	ldp	x24, x23, [sp, #16]
  4037b0:	ldp	x29, x30, [sp], #64
  4037b4:	mov	w0, wzr
  4037b8:	ret
  4037bc:	sub	sp, sp, #0x1e0
  4037c0:	mov	x8, xzr
  4037c4:	add	x9, x1, #0x3
  4037c8:	add	x10, sp, #0x100
  4037cc:	stp	x29, x30, [sp, #384]
  4037d0:	stp	x28, x27, [sp, #400]
  4037d4:	stp	x26, x25, [sp, #416]
  4037d8:	stp	x24, x23, [sp, #432]
  4037dc:	stp	x22, x21, [sp, #448]
  4037e0:	stp	x20, x19, [sp, #464]
  4037e4:	add	x11, x9, x8
  4037e8:	ldur	x11, [x11, #-3]
  4037ec:	str	x11, [x10, x8]
  4037f0:	add	x8, x8, #0x8
  4037f4:	cmp	x8, #0x80
  4037f8:	b.ne	4037e4 <ferror@plt+0x1ef4>  // b.any
  4037fc:	ldr	x9, [sp, #256]
  403800:	ldp	q0, q1, [x0]
  403804:	ldp	q2, q3, [x0, #32]
  403808:	mov	x1, #0xf82b                	// #63531
  40380c:	str	x9, [sp, #104]
  403810:	ldr	x9, [sp, #280]
  403814:	mov	x17, #0x36f1                	// #14065
  403818:	ldp	x18, x8, [sp, #264]
  40381c:	ldr	x5, [sp, #296]
  403820:	stp	x0, x9, [sp, #88]
  403824:	ldp	x20, x9, [sp, #280]
  403828:	movk	x1, #0xfe94, lsl #16
  40382c:	movk	x17, #0x5f1d, lsl #16
  403830:	movk	x1, #0xf372, lsl #32
  403834:	movk	x17, #0xf53a, lsl #32
  403838:	movk	x1, #0x3c6e, lsl #48
  40383c:	movk	x17, #0xa54f, lsl #48
  403840:	stp	x5, x8, [sp, #112]
  403844:	str	x9, [sp, #80]
  403848:	stp	x1, x17, [sp, #208]
  40384c:	stp	q2, q3, [sp, #160]
  403850:	stp	q0, q1, [sp, #128]
  403854:	mov	x4, #0x2179                	// #8569
  403858:	ldp	x25, x26, [x0, #80]
  40385c:	ldp	x28, x8, [sp, #128]
  403860:	ldp	x22, x23, [sp, #160]
  403864:	movk	x4, #0x137e, lsl #16
  403868:	ldr	x19, [sp, #256]
  40386c:	ldr	x9, [sp, #120]
  403870:	movk	x4, #0xcd19, lsl #32
  403874:	ldp	x29, x24, [x0, #64]
  403878:	movk	x4, #0x5be0, lsl #48
  40387c:	mov	x10, #0x82d1                	// #33489
  403880:	movk	x10, #0xade6, lsl #16
  403884:	eor	x4, x26, x4
  403888:	add	x26, x22, x28
  40388c:	add	x8, x23, x8
  403890:	movk	x10, #0x527f, lsl #32
  403894:	add	x28, x26, x19
  403898:	add	x8, x8, x9
  40389c:	movk	x10, #0x510e, lsl #48
  4038a0:	eor	x9, x24, x8
  4038a4:	add	x19, x20, x8
  4038a8:	eor	x8, x29, x28
  4038ac:	ldp	x27, x30, [sp, #144]
  4038b0:	ldp	x24, x26, [sp, #176]
  4038b4:	eor	x29, x8, x10
  4038b8:	ldp	x8, x20, [sp, #280]
  4038bc:	mov	x7, #0x6c1f                	// #27679
  4038c0:	movk	x7, #0x2b3e, lsl #16
  4038c4:	ldp	x3, x13, [sp, #304]
  4038c8:	movk	x7, #0x688c, lsl #32
  4038cc:	mov	x2, #0xbd6b                	// #48491
  4038d0:	movk	x7, #0x9b05, lsl #48
  4038d4:	movk	x2, #0xfb41, lsl #16
  4038d8:	str	x8, [sp, #72]
  4038dc:	add	x8, x24, x27
  4038e0:	movk	x2, #0xd9ab, lsl #32
  4038e4:	eor	x7, x9, x7
  4038e8:	add	x9, x26, x30
  4038ec:	add	x8, x8, x20
  4038f0:	mov	x14, #0xc908                	// #51464
  4038f4:	mov	x15, #0xa73b                	// #42811
  4038f8:	movk	x2, #0x1f83, lsl #48
  4038fc:	add	x9, x9, x3
  403900:	eor	x25, x25, x8
  403904:	movk	x14, #0xf3bc, lsl #16
  403908:	movk	x15, #0x84ca, lsl #16
  40390c:	eor	x2, x25, x2
  403910:	eor	x25, x9, x4
  403914:	movk	x14, #0xe667, lsl #32
  403918:	movk	x15, #0xae85, lsl #32
  40391c:	ror	x25, x25, #32
  403920:	movk	x14, #0x6a09, lsl #48
  403924:	movk	x15, #0xbb67, lsl #48
  403928:	add	x27, x18, x28
  40392c:	ror	x28, x29, #32
  403930:	ror	x7, x7, #32
  403934:	add	x17, x25, x17
  403938:	ror	x2, x2, #32
  40393c:	add	x29, x28, x14
  403940:	add	x30, x7, x15
  403944:	eor	x26, x17, x26
  403948:	add	x9, x13, x9
  40394c:	add	x1, x2, x1
  403950:	eor	x22, x29, x22
  403954:	eor	x23, x30, x23
  403958:	ror	x26, x26, #24
  40395c:	eor	x24, x1, x24
  403960:	ror	x22, x22, #24
  403964:	ror	x23, x23, #24
  403968:	add	x9, x9, x26
  40396c:	add	x8, x5, x8
  403970:	ror	x24, x24, #24
  403974:	add	x27, x27, x22
  403978:	add	x19, x19, x23
  40397c:	eor	x25, x9, x25
  403980:	add	x8, x8, x24
  403984:	eor	x28, x27, x28
  403988:	eor	x7, x19, x7
  40398c:	ror	x25, x25, #16
  403990:	ldp	x6, x16, [sp, #352]
  403994:	eor	x2, x8, x2
  403998:	ror	x28, x28, #16
  40399c:	ror	x7, x7, #16
  4039a0:	add	x15, x25, x17
  4039a4:	ror	x2, x2, #16
  4039a8:	add	x29, x28, x29
  4039ac:	add	x30, x7, x30
  4039b0:	eor	x17, x15, x26
  4039b4:	str	x4, [sp, #248]
  4039b8:	add	x4, x2, x1
  4039bc:	eor	x1, x29, x22
  4039c0:	eor	x22, x30, x23
  4039c4:	ror	x23, x17, #63
  4039c8:	stp	x8, x9, [sp, #144]
  4039cc:	add	x8, x23, x8
  4039d0:	add	x8, x8, x6
  4039d4:	stp	x7, x2, [sp, #232]
  4039d8:	eor	x7, x8, x7
  4039dc:	add	x26, x16, x8
  4039e0:	ldp	x8, x17, [sp, #360]
  4039e4:	ror	x1, x1, #63
  4039e8:	add	x9, x9, x1
  4039ec:	ror	x7, x7, #32
  4039f0:	add	x9, x9, x17
  4039f4:	stp	x29, x30, [sp, #192]
  4039f8:	eor	x2, x9, x2
  4039fc:	add	x29, x7, x29
  403a00:	ldr	x21, [sp, #376]
  403a04:	ror	x2, x2, #32
  403a08:	eor	x23, x29, x23
  403a0c:	add	x30, x2, x30
  403a10:	ror	x23, x23, #24
  403a14:	str	x1, [sp, #160]
  403a18:	eor	x1, x30, x1
  403a1c:	add	x26, x26, x23
  403a20:	ror	x14, x1, #24
  403a24:	eor	x1, x26, x7
  403a28:	add	x9, x21, x9
  403a2c:	ror	x1, x1, #16
  403a30:	add	x9, x9, x14
  403a34:	add	x29, x1, x29
  403a38:	eor	x0, x9, x2
  403a3c:	eor	x2, x29, x23
  403a40:	ror	x2, x2, #63
  403a44:	add	x7, x2, x16
  403a48:	str	x8, [sp, #64]
  403a4c:	stp	x16, x17, [sp, #16]
  403a50:	add	x16, x7, x9
  403a54:	ror	x10, x22, #63
  403a58:	ldp	x22, x9, [sp, #320]
  403a5c:	ldr	x8, [sp, #320]
  403a60:	eor	x7, x4, x24
  403a64:	ror	x11, x7, #63
  403a68:	add	x7, x10, x27
  403a6c:	str	x8, [sp, #40]
  403a70:	add	x8, x7, x22
  403a74:	ldp	x12, x24, [sp, #328]
  403a78:	eor	x25, x25, x8
  403a7c:	ror	x25, x25, #32
  403a80:	add	x4, x25, x4
  403a84:	eor	x10, x4, x10
  403a88:	mov	x5, x13
  403a8c:	stp	x27, x19, [sp, #128]
  403a90:	add	x19, x11, x19
  403a94:	add	x13, x12, x8
  403a98:	ror	x10, x10, #24
  403a9c:	str	x9, [sp, #56]
  403aa0:	add	x9, x19, x24
  403aa4:	add	x13, x13, x10
  403aa8:	ldr	x7, [sp, #344]
  403aac:	eor	x8, x9, x28
  403ab0:	eor	x25, x13, x25
  403ab4:	ror	x8, x8, #32
  403ab8:	ror	x25, x25, #16
  403abc:	add	x15, x8, x15
  403ac0:	add	x4, x25, x4
  403ac4:	eor	x11, x15, x11
  403ac8:	eor	x10, x4, x10
  403acc:	add	x9, x7, x9
  403ad0:	ror	x11, x11, #24
  403ad4:	ror	x10, x10, #63
  403ad8:	add	x9, x9, x11
  403adc:	add	x20, x10, x20
  403ae0:	eor	x8, x9, x8
  403ae4:	add	x9, x20, x9
  403ae8:	str	x13, [sp, #128]
  403aec:	add	x13, x17, x13
  403af0:	ror	x17, x0, #16
  403af4:	eor	x1, x1, x9
  403af8:	add	x20, x17, x30
  403afc:	ror	x1, x1, #32
  403b00:	ror	x8, x8, #16
  403b04:	eor	x14, x20, x14
  403b08:	add	x20, x20, x1
  403b0c:	add	x15, x8, x15
  403b10:	ror	x14, x14, #63
  403b14:	str	x10, [sp, #168]
  403b18:	eor	x10, x20, x10
  403b1c:	eor	x11, x15, x11
  403b20:	add	x13, x13, x14
  403b24:	add	x9, x9, x22
  403b28:	ror	x10, x10, #24
  403b2c:	ror	x11, x11, #63
  403b30:	eor	x8, x13, x8
  403b34:	add	x9, x9, x10
  403b38:	str	x25, [sp, #248]
  403b3c:	eor	x25, x16, x25
  403b40:	add	x12, x11, x12
  403b44:	ror	x8, x8, #32
  403b48:	eor	x1, x9, x1
  403b4c:	ror	x25, x25, #32
  403b50:	ldr	x23, [sp, #344]
  403b54:	add	x12, x12, x26
  403b58:	add	x26, x8, x29
  403b5c:	ror	x1, x1, #16
  403b60:	stp	x4, x15, [sp, #208]
  403b64:	add	x15, x25, x15
  403b68:	eor	x14, x26, x14
  403b6c:	add	x20, x1, x20
  403b70:	stp	x11, x2, [sp, #176]
  403b74:	eor	x2, x15, x2
  403b78:	add	x13, x13, x24
  403b7c:	ror	x14, x14, #24
  403b80:	eor	x10, x20, x10
  403b84:	add	x16, x16, x3
  403b88:	eor	x17, x17, x12
  403b8c:	ror	x2, x2, #24
  403b90:	add	x13, x13, x14
  403b94:	ror	x10, x10, #63
  403b98:	ror	x17, x17, #32
  403b9c:	add	x16, x16, x2
  403ba0:	str	x23, [sp, #48]
  403ba4:	eor	x8, x13, x8
  403ba8:	add	x29, x10, x18
  403bac:	mov	x23, x18
  403bb0:	add	x4, x17, x4
  403bb4:	eor	x25, x16, x25
  403bb8:	ldr	x18, [sp, #112]
  403bbc:	eor	x11, x4, x11
  403bc0:	ror	x8, x8, #16
  403bc4:	ror	x25, x25, #16
  403bc8:	add	x12, x21, x12
  403bcc:	ror	x11, x11, #24
  403bd0:	add	x26, x8, x26
  403bd4:	add	x15, x25, x15
  403bd8:	add	x12, x12, x11
  403bdc:	eor	x14, x26, x14
  403be0:	eor	x2, x15, x2
  403be4:	add	x16, x16, x18
  403be8:	eor	x17, x12, x17
  403bec:	add	x12, x12, x7
  403bf0:	ror	x14, x14, #63
  403bf4:	ror	x2, x2, #63
  403bf8:	ror	x17, x17, #16
  403bfc:	add	x12, x12, x2
  403c00:	add	x16, x16, x14
  403c04:	str	x28, [sp, #224]
  403c08:	mov	x28, x3
  403c0c:	stp	x1, x17, [sp, #232]
  403c10:	add	x4, x17, x4
  403c14:	eor	x1, x12, x1
  403c18:	mov	x27, x5
  403c1c:	add	x12, x12, x5
  403c20:	eor	x17, x16, x17
  403c24:	ldp	x3, x5, [sp, #96]
  403c28:	ror	x17, x17, #32
  403c2c:	eor	x11, x4, x11
  403c30:	stp	x26, x20, [sp, #192]
  403c34:	add	x20, x17, x20
  403c38:	ror	x11, x11, #63
  403c3c:	str	x14, [sp, #160]
  403c40:	ror	x1, x1, #32
  403c44:	eor	x14, x20, x14
  403c48:	add	x9, x11, x9
  403c4c:	add	x13, x29, x13
  403c50:	add	x26, x1, x26
  403c54:	ror	x14, x14, #24
  403c58:	add	x9, x9, x5
  403c5c:	eor	x2, x26, x2
  403c60:	add	x16, x14, x16
  403c64:	str	x8, [sp, #224]
  403c68:	eor	x25, x13, x25
  403c6c:	eor	x8, x9, x8
  403c70:	ldr	x30, [sp, #120]
  403c74:	ror	x2, x2, #24
  403c78:	add	x16, x16, x3
  403c7c:	ror	x25, x25, #32
  403c80:	ror	x8, x8, #32
  403c84:	add	x12, x12, x2
  403c88:	eor	x17, x16, x17
  403c8c:	add	x4, x25, x4
  403c90:	add	x15, x8, x15
  403c94:	eor	x1, x12, x1
  403c98:	eor	x10, x4, x10
  403c9c:	eor	x11, x15, x11
  403ca0:	ror	x17, x17, #16
  403ca4:	ror	x1, x1, #16
  403ca8:	add	x13, x13, x6
  403cac:	add	x9, x9, x30
  403cb0:	ror	x10, x10, #24
  403cb4:	ror	x11, x11, #24
  403cb8:	add	x20, x17, x20
  403cbc:	add	x26, x1, x26
  403cc0:	add	x13, x13, x10
  403cc4:	add	x9, x9, x11
  403cc8:	eor	x14, x20, x14
  403ccc:	eor	x2, x26, x2
  403cd0:	eor	x25, x13, x25
  403cd4:	eor	x8, x9, x8
  403cd8:	add	x13, x13, x7
  403cdc:	ror	x14, x14, #63
  403ce0:	ror	x2, x2, #63
  403ce4:	ror	x8, x8, #16
  403ce8:	add	x13, x13, x14
  403cec:	add	x29, x2, x21
  403cf0:	add	x15, x8, x15
  403cf4:	eor	x8, x13, x8
  403cf8:	add	x13, x13, x22
  403cfc:	ror	x22, x25, #16
  403d00:	add	x16, x29, x16
  403d04:	add	x4, x22, x4
  403d08:	eor	x10, x4, x10
  403d0c:	add	x12, x12, x18
  403d10:	mov	x29, x18
  403d14:	str	x22, [sp, #248]
  403d18:	eor	x22, x16, x22
  403d1c:	ldr	x18, [sp, #16]
  403d20:	ror	x10, x10, #63
  403d24:	eor	x11, x15, x11
  403d28:	ror	x22, x22, #32
  403d2c:	add	x25, x10, x6
  403d30:	stp	x4, x15, [sp, #208]
  403d34:	ror	x11, x11, #63
  403d38:	add	x15, x22, x15
  403d3c:	add	x9, x25, x9
  403d40:	stp	x11, x2, [sp, #176]
  403d44:	add	x12, x12, x11
  403d48:	eor	x2, x15, x2
  403d4c:	eor	x1, x9, x1
  403d50:	add	x16, x16, x18
  403d54:	eor	x17, x17, x12
  403d58:	ror	x2, x2, #24
  403d5c:	ror	x8, x8, #32
  403d60:	ror	x1, x1, #32
  403d64:	ror	x17, x17, #32
  403d68:	add	x16, x16, x2
  403d6c:	add	x25, x8, x26
  403d70:	add	x20, x20, x1
  403d74:	add	x4, x17, x4
  403d78:	eor	x22, x16, x22
  403d7c:	str	x10, [sp, #168]
  403d80:	eor	x14, x25, x14
  403d84:	eor	x10, x20, x10
  403d88:	eor	x11, x4, x11
  403d8c:	ror	x22, x22, #16
  403d90:	add	x9, x9, x5
  403d94:	ror	x14, x14, #24
  403d98:	ror	x10, x10, #24
  403d9c:	add	x12, x12, x30
  403da0:	ror	x11, x11, #24
  403da4:	add	x15, x22, x15
  403da8:	add	x13, x13, x14
  403dac:	add	x9, x9, x10
  403db0:	add	x12, x12, x11
  403db4:	eor	x2, x15, x2
  403db8:	eor	x8, x13, x8
  403dbc:	eor	x1, x9, x1
  403dc0:	eor	x17, x12, x17
  403dc4:	add	x12, x12, x27
  403dc8:	ror	x2, x2, #63
  403dcc:	ror	x1, x1, #16
  403dd0:	ror	x8, x8, #16
  403dd4:	add	x12, x12, x2
  403dd8:	add	x20, x1, x20
  403ddc:	stp	x8, x1, [sp, #224]
  403de0:	eor	x1, x12, x1
  403de4:	add	x25, x8, x25
  403de8:	ror	x1, x1, #32
  403dec:	ror	x17, x17, #16
  403df0:	eor	x10, x20, x10
  403df4:	str	x25, [sp, #192]
  403df8:	eor	x14, x25, x14
  403dfc:	add	x25, x1, x25
  403e00:	add	x4, x17, x4
  403e04:	ror	x10, x10, #63
  403e08:	eor	x2, x25, x2
  403e0c:	eor	x11, x4, x11
  403e10:	add	x26, x10, x24
  403e14:	add	x12, x12, x23
  403e18:	ror	x2, x2, #24
  403e1c:	add	x9, x9, x3
  403e20:	ror	x11, x11, #63
  403e24:	add	x13, x26, x13
  403e28:	add	x12, x12, x2
  403e2c:	add	x9, x9, x11
  403e30:	ldr	x19, [sp, #328]
  403e34:	eor	x1, x12, x1
  403e38:	add	x12, x12, x18
  403e3c:	mov	x18, x3
  403e40:	eor	x8, x8, x9
  403e44:	mov	x3, x28
  403e48:	add	x9, x9, x28
  403e4c:	eor	x22, x13, x22
  403e50:	ldr	x28, [sp, #24]
  403e54:	ror	x22, x22, #32
  403e58:	ror	x14, x14, #63
  403e5c:	add	x4, x22, x4
  403e60:	add	x16, x14, x16
  403e64:	eor	x10, x4, x10
  403e68:	add	x16, x16, x19
  403e6c:	add	x13, x13, x28
  403e70:	ror	x10, x10, #24
  403e74:	mov	x0, x6
  403e78:	ror	x8, x8, #32
  403e7c:	str	x17, [sp, #240]
  403e80:	ldr	x6, [sp, #288]
  403e84:	eor	x17, x16, x17
  403e88:	add	x13, x13, x10
  403e8c:	add	x15, x8, x15
  403e90:	ror	x17, x17, #32
  403e94:	eor	x22, x13, x22
  403e98:	eor	x11, x15, x11
  403e9c:	str	x20, [sp, #200]
  403ea0:	add	x20, x17, x20
  403ea4:	ror	x22, x22, #16
  403ea8:	ror	x11, x11, #24
  403eac:	str	x14, [sp, #160]
  403eb0:	eor	x14, x20, x14
  403eb4:	add	x4, x22, x4
  403eb8:	add	x9, x9, x11
  403ebc:	add	x16, x6, x16
  403ec0:	ror	x14, x14, #24
  403ec4:	eor	x10, x4, x10
  403ec8:	eor	x8, x9, x8
  403ecc:	add	x9, x9, x18
  403ed0:	add	x16, x16, x14
  403ed4:	ror	x10, x10, #63
  403ed8:	ror	x1, x1, #16
  403edc:	eor	x17, x16, x17
  403ee0:	add	x9, x9, x10
  403ee4:	add	x25, x1, x25
  403ee8:	ror	x17, x17, #16
  403eec:	eor	x1, x9, x1
  403ef0:	eor	x2, x25, x2
  403ef4:	ror	x8, x8, #16
  403ef8:	add	x20, x17, x20
  403efc:	ror	x1, x1, #32
  403f00:	ror	x2, x2, #63
  403f04:	add	x15, x8, x15
  403f08:	eor	x14, x20, x14
  403f0c:	add	x20, x20, x1
  403f10:	add	x26, x2, x7
  403f14:	str	x10, [sp, #168]
  403f18:	eor	x10, x20, x10
  403f1c:	eor	x11, x15, x11
  403f20:	add	x16, x26, x16
  403f24:	add	x13, x13, x27
  403f28:	ror	x14, x14, #63
  403f2c:	add	x9, x9, x23
  403f30:	ror	x10, x10, #24
  403f34:	ror	x11, x11, #63
  403f38:	add	x13, x13, x14
  403f3c:	add	x9, x9, x10
  403f40:	str	x22, [sp, #248]
  403f44:	add	x12, x12, x11
  403f48:	eor	x22, x16, x22
  403f4c:	eor	x8, x13, x8
  403f50:	eor	x1, x9, x1
  403f54:	eor	x17, x17, x12
  403f58:	ror	x22, x22, #32
  403f5c:	ror	x8, x8, #32
  403f60:	ror	x1, x1, #16
  403f64:	stp	x4, x15, [sp, #208]
  403f68:	ror	x17, x17, #32
  403f6c:	add	x15, x22, x15
  403f70:	add	x25, x8, x25
  403f74:	add	x20, x1, x20
  403f78:	stp	x11, x2, [sp, #176]
  403f7c:	add	x4, x17, x4
  403f80:	eor	x2, x15, x2
  403f84:	eor	x14, x25, x14
  403f88:	eor	x10, x20, x10
  403f8c:	add	x16, x16, x28
  403f90:	eor	x11, x4, x11
  403f94:	ror	x2, x2, #24
  403f98:	add	x13, x13, x19
  403f9c:	ror	x14, x14, #24
  403fa0:	ror	x10, x10, #63
  403fa4:	add	x12, x12, x0
  403fa8:	ror	x11, x11, #24
  403fac:	add	x16, x16, x2
  403fb0:	add	x13, x13, x14
  403fb4:	add	x26, x10, x30
  403fb8:	add	x12, x12, x11
  403fbc:	eor	x22, x16, x22
  403fc0:	eor	x8, x13, x8
  403fc4:	add	x13, x26, x13
  403fc8:	eor	x17, x12, x17
  403fcc:	ror	x22, x22, #16
  403fd0:	ror	x17, x17, #16
  403fd4:	add	x15, x22, x15
  403fd8:	eor	x22, x13, x22
  403fdc:	add	x4, x17, x4
  403fe0:	ror	x22, x22, #32
  403fe4:	eor	x11, x4, x11
  403fe8:	add	x4, x22, x4
  403fec:	eor	x2, x15, x2
  403ff0:	eor	x10, x4, x10
  403ff4:	add	x12, x12, x6
  403ff8:	ror	x2, x2, #63
  403ffc:	add	x13, x13, x3
  404000:	ror	x10, x10, #24
  404004:	ror	x8, x8, #16
  404008:	add	x9, x9, x29
  40400c:	ror	x11, x11, #63
  404010:	add	x12, x12, x2
  404014:	add	x13, x13, x10
  404018:	stp	x8, x1, [sp, #224]
  40401c:	add	x9, x9, x11
  404020:	eor	x1, x12, x1
  404024:	eor	x22, x13, x22
  404028:	add	x13, x13, x19
  40402c:	add	x19, x8, x25
  404030:	eor	x8, x8, x9
  404034:	ror	x1, x1, #32
  404038:	str	x19, [sp, #192]
  40403c:	eor	x14, x19, x14
  404040:	ror	x8, x8, #32
  404044:	add	x19, x1, x19
  404048:	add	x25, x8, x15
  40404c:	eor	x15, x19, x2
  404050:	ror	x2, x15, #24
  404054:	ldr	x15, [sp, #256]
  404058:	str	x21, [sp, #32]
  40405c:	mov	x5, x27
  404060:	ror	x14, x14, #63
  404064:	str	x15, [sp, #104]
  404068:	ldp	x15, x27, [sp, #32]
  40406c:	eor	x11, x25, x11
  404070:	add	x9, x9, x24
  404074:	ror	x11, x11, #24
  404078:	add	x16, x16, x15
  40407c:	add	x16, x16, x14
  404080:	str	x17, [sp, #240]
  404084:	eor	x17, x16, x17
  404088:	add	x9, x9, x11
  40408c:	ror	x17, x17, #32
  404090:	ldr	x26, [sp, #256]
  404094:	eor	x8, x9, x8
  404098:	str	x20, [sp, #200]
  40409c:	add	x20, x17, x20
  4040a0:	ror	x8, x8, #16
  4040a4:	str	x14, [sp, #160]
  4040a8:	eor	x14, x20, x14
  4040ac:	add	x25, x8, x25
  4040b0:	ror	x14, x14, #24
  4040b4:	add	x12, x2, x12
  4040b8:	eor	x11, x25, x11
  4040bc:	add	x16, x14, x16
  4040c0:	add	x12, x12, x26
  4040c4:	ror	x11, x11, #63
  4040c8:	add	x16, x16, x27
  4040cc:	str	x23, [sp, #8]
  4040d0:	mov	x23, x3
  4040d4:	mov	x3, x29
  4040d8:	eor	x1, x12, x1
  4040dc:	add	x29, x11, x30
  4040e0:	eor	x17, x16, x17
  4040e4:	add	x12, x29, x12
  4040e8:	ror	x17, x17, #16
  4040ec:	ror	x1, x1, #16
  4040f0:	add	x20, x17, x20
  4040f4:	eor	x17, x17, x12
  4040f8:	add	x12, x12, x6
  4040fc:	add	x6, x1, x19
  404100:	eor	x2, x6, x2
  404104:	ror	x2, x2, #63
  404108:	add	x19, x2, x24
  40410c:	add	x16, x19, x16
  404110:	ror	x19, x22, #16
  404114:	add	x4, x19, x4
  404118:	eor	x10, x4, x10
  40411c:	add	x9, x9, x3
  404120:	ror	x10, x10, #63
  404124:	add	x9, x9, x10
  404128:	eor	x1, x1, x9
  40412c:	ror	x1, x1, #32
  404130:	eor	x14, x20, x14
  404134:	add	x20, x20, x1
  404138:	str	x10, [sp, #168]
  40413c:	eor	x10, x20, x10
  404140:	ror	x14, x14, #63
  404144:	add	x9, x9, x5
  404148:	ror	x10, x10, #24
  40414c:	add	x13, x13, x14
  404150:	add	x9, x9, x10
  404154:	eor	x8, x13, x8
  404158:	eor	x1, x9, x1
  40415c:	ror	x8, x8, #32
  404160:	ror	x1, x1, #16
  404164:	add	x6, x8, x6
  404168:	add	x20, x1, x20
  40416c:	eor	x14, x6, x14
  404170:	eor	x10, x20, x10
  404174:	add	x13, x13, x26
  404178:	ror	x14, x14, #24
  40417c:	ror	x10, x10, #63
  404180:	str	x19, [sp, #248]
  404184:	eor	x19, x16, x19
  404188:	add	x13, x13, x14
  40418c:	add	x22, x10, x28
  404190:	ror	x19, x19, #32
  404194:	eor	x8, x13, x8
  404198:	add	x13, x22, x13
  40419c:	add	x22, x19, x25
  4041a0:	stp	x11, x2, [sp, #176]
  4041a4:	eor	x2, x22, x2
  4041a8:	add	x16, x16, x15
  4041ac:	ror	x2, x2, #24
  4041b0:	ror	x17, x17, #32
  4041b4:	add	x16, x16, x2
  4041b8:	stp	x4, x25, [sp, #208]
  4041bc:	add	x4, x17, x4
  4041c0:	eor	x19, x16, x19
  4041c4:	eor	x11, x4, x11
  4041c8:	ror	x19, x19, #16
  4041cc:	ror	x11, x11, #24
  4041d0:	add	x22, x19, x22
  4041d4:	add	x12, x12, x11
  4041d8:	eor	x2, x22, x2
  4041dc:	eor	x17, x12, x17
  4041e0:	add	x12, x12, x23
  4041e4:	ror	x2, x2, #63
  4041e8:	add	x12, x12, x2
  4041ec:	ror	x17, x17, #16
  4041f0:	ror	x8, x8, #16
  4041f4:	stp	x8, x1, [sp, #224]
  4041f8:	eor	x1, x12, x1
  4041fc:	add	x4, x17, x4
  404200:	add	x6, x8, x6
  404204:	ror	x1, x1, #32
  404208:	eor	x11, x4, x11
  40420c:	str	x6, [sp, #192]
  404210:	eor	x14, x6, x14
  404214:	add	x25, x1, x6
  404218:	eor	x6, x13, x19
  40421c:	ldr	x21, [sp, #8]
  404220:	add	x9, x9, x7
  404224:	ror	x11, x11, #63
  404228:	ror	x6, x6, #32
  40422c:	add	x9, x9, x11
  404230:	ldr	x29, [sp, #280]
  404234:	add	x4, x6, x4
  404238:	eor	x8, x8, x9
  40423c:	eor	x2, x25, x2
  404240:	eor	x10, x4, x10
  404244:	ror	x14, x14, #63
  404248:	ror	x8, x8, #32
  40424c:	add	x12, x12, x27
  404250:	ror	x2, x2, #24
  404254:	add	x13, x13, x21
  404258:	ror	x10, x10, #24
  40425c:	add	x16, x14, x16
  404260:	add	x22, x8, x22
  404264:	add	x12, x12, x2
  404268:	add	x13, x13, x10
  40426c:	add	x16, x16, x29
  404270:	eor	x11, x22, x11
  404274:	eor	x1, x12, x1
  404278:	add	x12, x12, x26
  40427c:	eor	x26, x13, x6
  404280:	add	x13, x13, x30
  404284:	str	x17, [sp, #240]
  404288:	add	x9, x9, x0
  40428c:	ldr	x30, [sp, #360]
  404290:	eor	x17, x16, x17
  404294:	ror	x11, x11, #24
  404298:	ror	x17, x17, #32
  40429c:	add	x9, x9, x11
  4042a0:	str	x20, [sp, #200]
  4042a4:	add	x20, x17, x20
  4042a8:	eor	x8, x9, x8
  4042ac:	str	x14, [sp, #160]
  4042b0:	eor	x14, x20, x14
  4042b4:	ror	x8, x8, #16
  4042b8:	add	x16, x30, x16
  4042bc:	ror	x14, x14, #24
  4042c0:	add	x22, x8, x22
  4042c4:	add	x16, x16, x14
  4042c8:	eor	x11, x22, x11
  4042cc:	eor	x17, x16, x17
  4042d0:	ror	x11, x11, #63
  4042d4:	ldr	x18, [sp, #288]
  4042d8:	ror	x17, x17, #16
  4042dc:	add	x12, x12, x11
  4042e0:	ror	x1, x1, #16
  4042e4:	add	x20, x17, x20
  4042e8:	eor	x17, x17, x12
  4042ec:	add	x12, x12, x7
  4042f0:	add	x7, x1, x25
  4042f4:	eor	x2, x7, x2
  4042f8:	ror	x2, x2, #63
  4042fc:	str	x18, [sp, #96]
  404300:	mov	x18, x23
  404304:	add	x23, x2, x27
  404308:	add	x16, x23, x16
  40430c:	ror	x23, x26, #16
  404310:	add	x4, x23, x4
  404314:	eor	x10, x4, x10
  404318:	add	x9, x9, x18
  40431c:	ror	x10, x10, #63
  404320:	add	x9, x9, x10
  404324:	str	x23, [sp, #248]
  404328:	eor	x23, x16, x23
  40432c:	eor	x14, x20, x14
  404330:	eor	x1, x9, x1
  404334:	mov	x3, x5
  404338:	ror	x14, x14, #63
  40433c:	ror	x1, x1, #32
  404340:	ror	x5, x23, #32
  404344:	ror	x17, x17, #32
  404348:	add	x13, x13, x14
  40434c:	add	x20, x20, x1
  404350:	stp	x4, x22, [sp, #208]
  404354:	add	x22, x5, x22
  404358:	add	x4, x17, x4
  40435c:	eor	x8, x13, x8
  404360:	str	x10, [sp, #168]
  404364:	eor	x10, x20, x10
  404368:	stp	x11, x2, [sp, #176]
  40436c:	eor	x2, x22, x2
  404370:	eor	x11, x4, x11
  404374:	add	x16, x16, x29
  404378:	ror	x8, x8, #32
  40437c:	add	x9, x9, x24
  404380:	ror	x10, x10, #24
  404384:	ror	x2, x2, #24
  404388:	ror	x11, x11, #24
  40438c:	add	x7, x8, x7
  404390:	add	x9, x9, x10
  404394:	add	x16, x16, x2
  404398:	add	x12, x12, x11
  40439c:	eor	x14, x7, x14
  4043a0:	eor	x1, x9, x1
  4043a4:	eor	x5, x16, x5
  4043a8:	eor	x17, x12, x17
  4043ac:	add	x13, x13, x0
  4043b0:	ror	x14, x14, #24
  4043b4:	ror	x1, x1, #16
  4043b8:	ror	x5, x5, #16
  4043bc:	ror	x17, x17, #16
  4043c0:	mov	x29, x18
  4043c4:	add	x13, x13, x14
  4043c8:	add	x20, x1, x20
  4043cc:	ldr	x18, [sp, #96]
  4043d0:	add	x22, x5, x22
  4043d4:	add	x4, x17, x4
  4043d8:	eor	x8, x13, x8
  4043dc:	eor	x10, x20, x10
  4043e0:	eor	x2, x22, x2
  4043e4:	eor	x11, x4, x11
  4043e8:	ror	x10, x10, #63
  4043ec:	ror	x8, x8, #16
  4043f0:	add	x12, x12, x15
  4043f4:	ror	x2, x2, #63
  4043f8:	add	x9, x9, x3
  4043fc:	ror	x11, x11, #63
  404400:	add	x13, x13, x10
  404404:	add	x7, x8, x7
  404408:	add	x12, x12, x2
  40440c:	add	x9, x9, x11
  404410:	add	x13, x13, x18
  404414:	stp	x1, x17, [sp, #232]
  404418:	eor	x14, x7, x14
  40441c:	eor	x1, x12, x1
  404420:	mov	x18, x28
  404424:	add	x12, x12, x28
  404428:	str	x8, [sp, #224]
  40442c:	mov	x28, x3
  404430:	eor	x8, x8, x9
  404434:	ldr	x3, [sp, #112]
  404438:	add	x16, x16, x21
  40443c:	ror	x14, x14, #63
  404440:	ror	x8, x8, #32
  404444:	add	x16, x16, x14
  404448:	ror	x1, x1, #32
  40444c:	add	x22, x8, x22
  404450:	stp	x7, x20, [sp, #192]
  404454:	eor	x17, x16, x17
  404458:	add	x7, x1, x7
  40445c:	eor	x11, x22, x11
  404460:	ror	x17, x17, #32
  404464:	eor	x2, x7, x2
  404468:	add	x9, x9, x3
  40446c:	ror	x11, x11, #24
  404470:	eor	x5, x13, x5
  404474:	add	x20, x17, x20
  404478:	ldr	x23, [sp, #328]
  40447c:	ror	x2, x2, #24
  404480:	add	x9, x9, x11
  404484:	str	x14, [sp, #160]
  404488:	eor	x14, x20, x14
  40448c:	add	x12, x12, x2
  404490:	ror	x5, x5, #32
  404494:	eor	x8, x9, x8
  404498:	ror	x25, x14, #24
  40449c:	eor	x1, x12, x1
  4044a0:	add	x4, x5, x4
  4044a4:	ror	x8, x8, #16
  4044a8:	add	x14, x25, x16
  4044ac:	ror	x1, x1, #16
  4044b0:	eor	x10, x4, x10
  4044b4:	add	x22, x8, x22
  4044b8:	add	x13, x13, x30
  4044bc:	add	x14, x14, x23
  4044c0:	add	x7, x1, x7
  4044c4:	ldr	x23, [sp, #288]
  4044c8:	ror	x10, x10, #24
  4044cc:	eor	x11, x22, x11
  4044d0:	eor	x17, x14, x17
  4044d4:	eor	x2, x7, x2
  4044d8:	add	x12, x12, x18
  4044dc:	add	x13, x13, x10
  4044e0:	ror	x11, x11, #63
  4044e4:	ror	x2, x2, #63
  4044e8:	ror	x17, x17, #16
  4044ec:	eor	x5, x13, x5
  4044f0:	add	x12, x12, x11
  4044f4:	add	x26, x14, x2
  4044f8:	add	x20, x17, x20
  4044fc:	ror	x5, x5, #16
  404500:	eor	x17, x17, x12
  404504:	add	x23, x26, x23
  404508:	add	x4, x5, x4
  40450c:	ror	x17, x17, #32
  404510:	ldr	x19, [sp, #360]
  404514:	add	x26, x17, x4
  404518:	str	x5, [sp, #248]
  40451c:	eor	x5, x23, x5
  404520:	stp	x11, x2, [sp, #176]
  404524:	eor	x11, x26, x11
  404528:	ror	x5, x5, #32
  40452c:	stp	x4, x22, [sp, #208]
  404530:	ror	x11, x11, #24
  404534:	add	x22, x5, x22
  404538:	add	x12, x11, x12
  40453c:	eor	x2, x22, x2
  404540:	add	x12, x12, x19
  404544:	add	x19, x23, x24
  404548:	ror	x2, x2, #24
  40454c:	add	x19, x19, x2
  404550:	eor	x5, x19, x5
  404554:	ror	x5, x5, #16
  404558:	ldr	x16, [sp, #328]
  40455c:	add	x22, x5, x22
  404560:	eor	x10, x4, x10
  404564:	eor	x2, x22, x2
  404568:	ror	x2, x2, #63
  40456c:	add	x9, x9, x21
  404570:	ror	x10, x10, #63
  404574:	eor	x17, x12, x17
  404578:	add	x12, x2, x12
  40457c:	add	x9, x9, x10
  404580:	add	x12, x12, x16
  404584:	eor	x16, x9, x1
  404588:	ror	x16, x16, #32
  40458c:	eor	x4, x20, x25
  404590:	add	x1, x20, x16
  404594:	add	x13, x13, x0
  404598:	ror	x4, x4, #63
  40459c:	str	x10, [sp, #168]
  4045a0:	eor	x10, x1, x10
  4045a4:	add	x13, x13, x4
  4045a8:	add	x9, x9, x15
  4045ac:	ror	x10, x10, #24
  4045b0:	eor	x8, x13, x8
  4045b4:	add	x9, x9, x10
  4045b8:	ror	x8, x8, #32
  4045bc:	eor	x16, x9, x16
  4045c0:	add	x7, x8, x7
  4045c4:	ror	x16, x16, #16
  4045c8:	mov	x27, x0
  4045cc:	eor	x4, x7, x4
  4045d0:	mov	x0, x15
  4045d4:	add	x1, x16, x1
  4045d8:	ldr	x15, [sp, #104]
  4045dc:	add	x13, x13, x3
  4045e0:	ror	x4, x4, #24
  4045e4:	eor	x10, x1, x10
  4045e8:	add	x13, x13, x4
  4045ec:	ror	x10, x10, #63
  4045f0:	eor	x8, x13, x8
  4045f4:	add	x13, x13, x10
  4045f8:	add	x13, x13, x15
  4045fc:	ldp	x15, x6, [sp, #272]
  404600:	ror	x8, x8, #16
  404604:	ror	x17, x17, #16
  404608:	stp	x8, x16, [sp, #224]
  40460c:	eor	x16, x12, x16
  404610:	add	x12, x15, x12
  404614:	add	x15, x17, x26
  404618:	eor	x11, x15, x11
  40461c:	add	x9, x9, x29
  404620:	ror	x11, x11, #63
  404624:	add	x9, x9, x11
  404628:	add	x7, x8, x7
  40462c:	eor	x8, x9, x8
  404630:	ror	x8, x8, #32
  404634:	add	x22, x22, x8
  404638:	eor	x11, x22, x11
  40463c:	ldr	x23, [sp, #320]
  404640:	ror	x11, x11, #24
  404644:	eor	x4, x7, x4
  404648:	add	x9, x11, x9
  40464c:	ror	x25, x4, #63
  404650:	add	x9, x9, x6
  404654:	eor	x5, x5, x13
  404658:	add	x19, x19, x25
  40465c:	ror	x5, x5, #32
  404660:	eor	x8, x9, x8
  404664:	add	x19, x19, x23
  404668:	add	x6, x5, x15
  40466c:	ldr	x23, [sp, #360]
  404670:	ror	x16, x16, #32
  404674:	ror	x8, x8, #16
  404678:	eor	x10, x6, x10
  40467c:	stp	x7, x1, [sp, #192]
  404680:	add	x7, x16, x7
  404684:	add	x22, x8, x22
  404688:	add	x13, x13, x28
  40468c:	ror	x10, x10, #24
  404690:	eor	x2, x7, x2
  404694:	eor	x11, x22, x11
  404698:	str	x17, [sp, #240]
  40469c:	eor	x17, x19, x17
  4046a0:	ldr	x26, [sp, #48]
  4046a4:	add	x13, x13, x10
  4046a8:	ror	x2, x2, #24
  4046ac:	ror	x11, x11, #63
  4046b0:	ror	x17, x17, #32
  4046b4:	eor	x5, x13, x5
  4046b8:	add	x13, x23, x13
  4046bc:	add	x12, x12, x2
  4046c0:	add	x23, x11, x27
  4046c4:	add	x1, x17, x1
  4046c8:	eor	x16, x12, x16
  4046cc:	add	x12, x23, x12
  4046d0:	eor	x23, x1, x25
  4046d4:	add	x19, x26, x19
  4046d8:	ror	x23, x23, #24
  4046dc:	add	x19, x19, x23
  4046e0:	eor	x17, x19, x17
  4046e4:	ror	x17, x17, #16
  4046e8:	add	x1, x17, x1
  4046ec:	eor	x23, x1, x23
  4046f0:	ror	x16, x16, #16
  4046f4:	str	x25, [sp, #160]
  4046f8:	ror	x23, x23, #63
  4046fc:	add	x7, x16, x7
  404700:	ldr	x25, [sp, #280]
  404704:	add	x13, x13, x23
  404708:	eor	x2, x7, x2
  40470c:	eor	x8, x13, x8
  404710:	add	x13, x13, x26
  404714:	ror	x26, x2, #63
  404718:	add	x2, x19, x26
  40471c:	add	x25, x2, x25
  404720:	ror	x2, x5, #16
  404724:	add	x6, x2, x6
  404728:	mov	x30, x29
  40472c:	mov	x29, x28
  404730:	eor	x10, x6, x10
  404734:	add	x9, x9, x29
  404738:	ror	x10, x10, #63
  40473c:	add	x9, x9, x10
  404740:	ror	x8, x8, #32
  404744:	eor	x16, x16, x9
  404748:	eor	x17, x17, x12
  40474c:	ldr	x5, [sp, #328]
  404750:	add	x7, x8, x7
  404754:	ror	x16, x16, #32
  404758:	ror	x17, x17, #32
  40475c:	eor	x23, x7, x23
  404760:	add	x1, x1, x16
  404764:	stp	x6, x22, [sp, #208]
  404768:	add	x6, x17, x6
  40476c:	ror	x23, x23, #24
  404770:	stp	x10, x11, [sp, #168]
  404774:	eor	x10, x1, x10
  404778:	eor	x11, x6, x11
  40477c:	eor	x28, x25, x2
  404780:	add	x13, x13, x23
  404784:	add	x9, x9, x18
  404788:	ror	x10, x10, #24
  40478c:	add	x12, x12, x21
  404790:	ror	x11, x11, #24
  404794:	add	x5, x5, x25
  404798:	ror	x25, x28, #32
  40479c:	eor	x8, x13, x8
  4047a0:	add	x9, x9, x10
  4047a4:	add	x12, x12, x11
  4047a8:	add	x22, x25, x22
  4047ac:	ror	x8, x8, #16
  4047b0:	eor	x16, x9, x16
  4047b4:	eor	x17, x12, x17
  4047b8:	ldr	x20, [sp, #272]
  4047bc:	str	x26, [sp, #184]
  4047c0:	eor	x26, x22, x26
  4047c4:	add	x7, x8, x7
  4047c8:	ror	x16, x16, #16
  4047cc:	ror	x17, x17, #16
  4047d0:	ror	x26, x26, #24
  4047d4:	eor	x23, x7, x23
  4047d8:	add	x1, x16, x1
  4047dc:	add	x6, x17, x6
  4047e0:	add	x5, x5, x26
  4047e4:	ror	x23, x23, #63
  4047e8:	eor	x10, x1, x10
  4047ec:	eor	x11, x6, x11
  4047f0:	eor	x25, x5, x25
  4047f4:	add	x5, x5, x23
  4047f8:	ror	x10, x10, #63
  4047fc:	add	x9, x9, x0
  404800:	ror	x11, x11, #63
  404804:	add	x5, x5, x20
  404808:	add	x20, x10, x3
  40480c:	add	x9, x9, x11
  404810:	add	x13, x20, x13
  404814:	ror	x20, x25, #16
  404818:	stp	x8, x16, [sp, #224]
  40481c:	eor	x8, x8, x9
  404820:	ldr	x4, [sp, #320]
  404824:	add	x22, x20, x22
  404828:	ror	x8, x8, #32
  40482c:	ldr	x14, [sp, #288]
  404830:	eor	x25, x22, x26
  404834:	add	x22, x22, x8
  404838:	ror	x25, x25, #63
  40483c:	eor	x11, x22, x11
  404840:	add	x12, x25, x12
  404844:	ror	x11, x11, #24
  404848:	ldr	x26, [sp, #256]
  40484c:	add	x12, x12, x4
  404850:	add	x9, x11, x9
  404854:	add	x9, x9, x14
  404858:	eor	x14, x12, x16
  40485c:	str	x17, [sp, #240]
  404860:	eor	x17, x5, x17
  404864:	ror	x14, x14, #32
  404868:	eor	x8, x9, x8
  40486c:	ror	x17, x17, #32
  404870:	stp	x7, x1, [sp, #192]
  404874:	add	x16, x14, x7
  404878:	ror	x8, x8, #16
  40487c:	add	x1, x17, x1
  404880:	eor	x4, x20, x13
  404884:	add	x13, x26, x13
  404888:	eor	x7, x16, x25
  40488c:	add	x22, x8, x22
  404890:	ldr	x26, [sp, #344]
  404894:	str	x23, [sp, #160]
  404898:	eor	x23, x1, x23
  40489c:	ldr	x19, [sp, #280]
  4048a0:	add	x12, x12, x30
  4048a4:	ror	x7, x7, #24
  4048a8:	eor	x11, x22, x11
  4048ac:	add	x5, x5, x24
  4048b0:	ror	x23, x23, #24
  4048b4:	ror	x4, x4, #32
  4048b8:	add	x12, x12, x7
  4048bc:	ror	x11, x11, #63
  4048c0:	add	x5, x5, x23
  4048c4:	add	x6, x4, x6
  4048c8:	eor	x25, x12, x14
  4048cc:	add	x12, x12, x11
  4048d0:	eor	x17, x5, x17
  4048d4:	eor	x10, x6, x10
  4048d8:	add	x12, x12, x26
  4048dc:	ror	x17, x17, #16
  4048e0:	ror	x10, x10, #24
  4048e4:	add	x1, x17, x1
  4048e8:	eor	x17, x12, x17
  4048ec:	add	x12, x19, x12
  4048f0:	ror	x19, x25, #16
  4048f4:	add	x13, x13, x10
  4048f8:	ldr	x20, [sp, #256]
  4048fc:	add	x16, x19, x16
  404900:	eor	x4, x13, x4
  404904:	eor	x7, x16, x7
  404908:	ror	x4, x4, #16
  40490c:	ror	x7, x7, #63
  404910:	add	x6, x4, x6
  404914:	add	x5, x5, x7
  404918:	eor	x10, x6, x10
  40491c:	add	x5, x5, x20
  404920:	add	x9, x9, x18
  404924:	ror	x10, x10, #63
  404928:	add	x9, x9, x10
  40492c:	eor	x19, x19, x9
  404930:	ror	x17, x17, #32
  404934:	ror	x19, x19, #32
  404938:	str	x6, [sp, #208]
  40493c:	add	x6, x17, x6
  404940:	str	x2, [sp, #248]
  404944:	ldp	x20, x2, [sp, #320]
  404948:	str	x4, [sp, #248]
  40494c:	eor	x4, x5, x4
  404950:	add	x5, x20, x5
  404954:	eor	x20, x1, x23
  404958:	add	x1, x1, x19
  40495c:	stp	x11, x7, [sp, #176]
  404960:	eor	x11, x6, x11
  404964:	str	x10, [sp, #168]
  404968:	eor	x10, x1, x10
  40496c:	ror	x11, x11, #24
  404970:	ror	x10, x10, #24
  404974:	add	x12, x12, x11
  404978:	add	x9, x10, x9
  40497c:	eor	x17, x12, x17
  404980:	add	x9, x9, x2
  404984:	add	x13, x13, x30
  404988:	ror	x2, x20, #63
  40498c:	ror	x17, x17, #16
  404990:	ldr	x15, [sp, #360]
  404994:	add	x13, x13, x2
  404998:	add	x6, x17, x6
  40499c:	eor	x8, x13, x8
  4049a0:	ror	x4, x4, #32
  4049a4:	eor	x11, x6, x11
  4049a8:	ror	x8, x8, #32
  4049ac:	add	x20, x4, x22
  4049b0:	ror	x11, x11, #63
  4049b4:	add	x16, x8, x16
  4049b8:	eor	x7, x20, x7
  4049bc:	eor	x19, x9, x19
  4049c0:	add	x9, x11, x9
  4049c4:	eor	x2, x16, x2
  4049c8:	ror	x7, x7, #24
  4049cc:	add	x9, x9, x15
  4049d0:	ror	x15, x19, #16
  4049d4:	add	x13, x13, x0
  4049d8:	ror	x2, x2, #24
  4049dc:	add	x5, x5, x7
  4049e0:	add	x1, x15, x1
  4049e4:	add	x13, x13, x2
  4049e8:	eor	x4, x5, x4
  4049ec:	eor	x10, x1, x10
  4049f0:	eor	x8, x13, x8
  4049f4:	add	x13, x13, x27
  4049f8:	ror	x4, x4, #16
  4049fc:	ror	x10, x10, #63
  404a00:	add	x19, x4, x20
  404a04:	add	x13, x13, x10
  404a08:	ldr	x20, [sp, #272]
  404a0c:	eor	x4, x4, x13
  404a10:	eor	x7, x19, x7
  404a14:	ror	x8, x8, #16
  404a18:	ror	x4, x4, #32
  404a1c:	add	x12, x12, x21
  404a20:	ror	x7, x7, #63
  404a24:	add	x16, x8, x16
  404a28:	add	x6, x4, x6
  404a2c:	add	x12, x12, x7
  404a30:	eor	x2, x16, x2
  404a34:	eor	x10, x6, x10
  404a38:	stp	x8, x15, [sp, #224]
  404a3c:	eor	x15, x12, x15
  404a40:	ror	x2, x2, #63
  404a44:	add	x13, x20, x13
  404a48:	ror	x10, x10, #24
  404a4c:	ror	x20, x15, #32
  404a50:	str	x22, [sp, #216]
  404a54:	add	x22, x2, x24
  404a58:	add	x13, x13, x10
  404a5c:	str	x16, [sp, #192]
  404a60:	eor	x8, x9, x8
  404a64:	add	x16, x20, x16
  404a68:	add	x5, x22, x5
  404a6c:	eor	x4, x13, x4
  404a70:	ror	x8, x8, #32
  404a74:	eor	x15, x16, x7
  404a78:	ldr	x7, [sp, #288]
  404a7c:	add	x19, x8, x19
  404a80:	ror	x4, x4, #16
  404a84:	str	x17, [sp, #240]
  404a88:	eor	x17, x5, x17
  404a8c:	ldr	x25, [sp, #320]
  404a90:	eor	x11, x19, x11
  404a94:	add	x6, x4, x6
  404a98:	ror	x23, x15, #24
  404a9c:	ror	x17, x17, #32
  404aa0:	add	x9, x9, x29
  404aa4:	ror	x11, x11, #24
  404aa8:	eor	x10, x6, x10
  404aac:	add	x12, x23, x12
  404ab0:	stp	x1, x6, [sp, #200]
  404ab4:	add	x1, x17, x1
  404ab8:	add	x9, x9, x11
  404abc:	ror	x10, x10, #63
  404ac0:	add	x12, x12, x7
  404ac4:	str	x2, [sp, #160]
  404ac8:	eor	x2, x1, x2
  404acc:	eor	x8, x9, x8
  404ad0:	add	x9, x9, x10
  404ad4:	eor	x20, x12, x20
  404ad8:	add	x5, x5, x3
  404adc:	ror	x2, x2, #24
  404ae0:	add	x9, x9, x25
  404ae4:	ror	x20, x20, #16
  404ae8:	add	x5, x5, x2
  404aec:	ror	x8, x8, #16
  404af0:	add	x16, x20, x16
  404af4:	eor	x20, x9, x20
  404af8:	add	x9, x7, x9
  404afc:	eor	x17, x5, x17
  404b00:	add	x7, x8, x19
  404b04:	ror	x17, x17, #16
  404b08:	eor	x11, x7, x11
  404b0c:	add	x1, x17, x1
  404b10:	add	x12, x12, x29
  404b14:	ror	x11, x11, #63
  404b18:	eor	x2, x1, x2
  404b1c:	add	x12, x12, x11
  404b20:	add	x13, x13, x24
  404b24:	ror	x2, x2, #63
  404b28:	eor	x17, x12, x17
  404b2c:	add	x13, x13, x2
  404b30:	ror	x17, x17, #32
  404b34:	eor	x8, x8, x13
  404b38:	add	x6, x17, x6
  404b3c:	stp	x10, x11, [sp, #168]
  404b40:	eor	x19, x16, x23
  404b44:	ror	x8, x8, #32
  404b48:	ror	x20, x20, #32
  404b4c:	eor	x11, x6, x11
  404b50:	ldr	x22, [sp, #272]
  404b54:	add	x12, x12, x30
  404b58:	add	x16, x16, x8
  404b5c:	add	x23, x20, x1
  404b60:	ror	x11, x11, #24
  404b64:	add	x5, x5, x21
  404b68:	ror	x19, x19, #63
  404b6c:	eor	x2, x16, x2
  404b70:	eor	x10, x23, x10
  404b74:	add	x12, x12, x11
  404b78:	add	x5, x5, x19
  404b7c:	ror	x2, x2, #24
  404b80:	ror	x10, x10, #24
  404b84:	eor	x17, x12, x17
  404b88:	str	x4, [sp, #248]
  404b8c:	eor	x4, x5, x4
  404b90:	add	x13, x2, x13
  404b94:	add	x9, x9, x10
  404b98:	ror	x17, x17, #16
  404b9c:	ror	x4, x4, #32
  404ba0:	add	x13, x13, x22
  404ba4:	eor	x20, x9, x20
  404ba8:	add	x6, x17, x6
  404bac:	ldr	x22, [sp, #328]
  404bb0:	str	x7, [sp, #216]
  404bb4:	add	x7, x4, x7
  404bb8:	eor	x11, x6, x11
  404bbc:	str	x19, [sp, #184]
  404bc0:	eor	x19, x7, x19
  404bc4:	ror	x20, x20, #16
  404bc8:	ror	x11, x11, #63
  404bcc:	add	x5, x5, x3
  404bd0:	ror	x19, x19, #24
  404bd4:	add	x23, x20, x23
  404bd8:	add	x9, x9, x11
  404bdc:	eor	x8, x13, x8
  404be0:	add	x5, x5, x19
  404be4:	eor	x10, x23, x10
  404be8:	add	x9, x9, x22
  404bec:	ror	x8, x8, #16
  404bf0:	eor	x22, x5, x4
  404bf4:	add	x13, x13, x0
  404bf8:	ror	x10, x10, #63
  404bfc:	add	x16, x8, x16
  404c00:	ldr	x24, [sp, #360]
  404c04:	ror	x22, x22, #16
  404c08:	add	x13, x13, x10
  404c0c:	eor	x2, x16, x2
  404c10:	add	x7, x22, x7
  404c14:	eor	x22, x13, x22
  404c18:	ror	x2, x2, #63
  404c1c:	ror	x22, x22, #32
  404c20:	ldr	x28, [sp, #344]
  404c24:	add	x5, x2, x5
  404c28:	add	x6, x22, x6
  404c2c:	add	x5, x5, x24
  404c30:	ldr	x24, [sp, #280]
  404c34:	eor	x10, x6, x10
  404c38:	str	x8, [sp, #224]
  404c3c:	eor	x8, x9, x8
  404c40:	eor	x19, x7, x19
  404c44:	ror	x10, x10, #24
  404c48:	ror	x8, x8, #32
  404c4c:	ror	x19, x19, #63
  404c50:	add	x13, x10, x13
  404c54:	add	x7, x8, x7
  404c58:	add	x12, x19, x12
  404c5c:	add	x13, x13, x28
  404c60:	eor	x11, x7, x11
  404c64:	add	x12, x12, x24
  404c68:	eor	x22, x13, x22
  404c6c:	add	x9, x9, x18
  404c70:	ror	x11, x11, #24
  404c74:	ldr	x24, [sp, #256]
  404c78:	stp	x20, x17, [sp, #232]
  404c7c:	eor	x17, x5, x17
  404c80:	eor	x20, x12, x20
  404c84:	add	x9, x9, x11
  404c88:	ror	x22, x22, #16
  404c8c:	ror	x20, x20, #32
  404c90:	eor	x8, x9, x8
  404c94:	add	x6, x22, x6
  404c98:	ror	x17, x17, #32
  404c9c:	str	x16, [sp, #192]
  404ca0:	add	x16, x20, x16
  404ca4:	ror	x8, x8, #16
  404ca8:	stp	x23, x6, [sp, #200]
  404cac:	add	x23, x17, x23
  404cb0:	ldr	x15, [sp, #288]
  404cb4:	eor	x19, x16, x19
  404cb8:	add	x7, x8, x7
  404cbc:	str	x2, [sp, #160]
  404cc0:	eor	x2, x23, x2
  404cc4:	add	x5, x24, x5
  404cc8:	add	x12, x12, x27
  404ccc:	ror	x19, x19, #24
  404cd0:	eor	x11, x7, x11
  404cd4:	ror	x2, x2, #24
  404cd8:	add	x12, x12, x19
  404cdc:	ror	x11, x11, #63
  404ce0:	add	x5, x5, x2
  404ce4:	eor	x20, x12, x20
  404ce8:	add	x12, x12, x11
  404cec:	eor	x17, x5, x17
  404cf0:	add	x12, x12, x15
  404cf4:	ror	x17, x17, #16
  404cf8:	add	x13, x24, x13
  404cfc:	ldp	x24, x25, [sp, #272]
  404d00:	add	x23, x17, x23
  404d04:	eor	x17, x12, x17
  404d08:	eor	x10, x6, x10
  404d0c:	ror	x17, x17, #32
  404d10:	ror	x10, x10, #63
  404d14:	add	x6, x17, x6
  404d18:	add	x9, x9, x10
  404d1c:	ror	x20, x20, #16
  404d20:	stp	x10, x11, [sp, #168]
  404d24:	eor	x11, x6, x11
  404d28:	add	x9, x9, x24
  404d2c:	add	x16, x20, x16
  404d30:	add	x12, x12, x3
  404d34:	ror	x11, x11, #24
  404d38:	eor	x19, x16, x19
  404d3c:	eor	x20, x9, x20
  404d40:	eor	x2, x23, x2
  404d44:	add	x12, x12, x11
  404d48:	ror	x19, x19, #63
  404d4c:	ror	x20, x20, #32
  404d50:	eor	x17, x12, x17
  404d54:	ror	x2, x2, #63
  404d58:	add	x24, x19, x30
  404d5c:	add	x23, x20, x23
  404d60:	ror	x17, x17, #16
  404d64:	add	x13, x13, x2
  404d68:	add	x5, x24, x5
  404d6c:	eor	x10, x23, x10
  404d70:	add	x6, x17, x6
  404d74:	ldp	x24, x26, [sp, #336]
  404d78:	eor	x8, x13, x8
  404d7c:	add	x9, x25, x9
  404d80:	ror	x10, x10, #24
  404d84:	eor	x11, x6, x11
  404d88:	ror	x8, x8, #32
  404d8c:	add	x9, x9, x10
  404d90:	ror	x11, x11, #63
  404d94:	add	x16, x8, x16
  404d98:	mov	x14, x21
  404d9c:	eor	x20, x9, x20
  404da0:	add	x9, x11, x9
  404da4:	eor	x2, x16, x2
  404da8:	add	x9, x9, x24
  404dac:	add	x13, x13, x14
  404db0:	ror	x24, x2, #24
  404db4:	add	x13, x13, x24
  404db8:	eor	x8, x13, x8
  404dbc:	str	x22, [sp, #248]
  404dc0:	eor	x22, x5, x22
  404dc4:	ror	x8, x8, #16
  404dc8:	ror	x22, x22, #32
  404dcc:	stp	x7, x8, [sp, #216]
  404dd0:	add	x16, x8, x16
  404dd4:	add	x7, x22, x7
  404dd8:	stp	x19, x16, [sp, #184]
  404ddc:	eor	x19, x7, x19
  404de0:	add	x5, x5, x29
  404de4:	ror	x19, x19, #24
  404de8:	add	x5, x5, x19
  404dec:	ror	x20, x20, #16
  404df0:	eor	x22, x5, x22
  404df4:	eor	x8, x9, x8
  404df8:	add	x9, x26, x9
  404dfc:	add	x23, x20, x23
  404e00:	ldp	x26, x1, [sp, #320]
  404e04:	ror	x22, x22, #16
  404e08:	eor	x10, x23, x10
  404e0c:	add	x7, x22, x7
  404e10:	ror	x10, x10, #63
  404e14:	eor	x19, x7, x19
  404e18:	add	x13, x10, x13
  404e1c:	ror	x19, x19, #63
  404e20:	add	x13, x13, x26
  404e24:	add	x26, x19, x27
  404e28:	add	x12, x26, x12
  404e2c:	str	x20, [sp, #232]
  404e30:	eor	x20, x12, x20
  404e34:	ror	x20, x20, #32
  404e38:	ldr	x4, [sp, #360]
  404e3c:	eor	x22, x13, x22
  404e40:	add	x13, x1, x13
  404e44:	eor	x1, x16, x24
  404e48:	add	x16, x20, x16
  404e4c:	eor	x19, x16, x19
  404e50:	ror	x19, x19, #24
  404e54:	add	x12, x19, x12
  404e58:	add	x12, x12, x4
  404e5c:	add	x4, x5, x18
  404e60:	ror	x5, x22, #32
  404e64:	add	x6, x5, x6
  404e68:	eor	x10, x6, x10
  404e6c:	ror	x10, x10, #24
  404e70:	add	x13, x13, x10
  404e74:	ror	x8, x8, #32
  404e78:	eor	x5, x13, x5
  404e7c:	add	x13, x13, x18
  404e80:	add	x18, x8, x7
  404e84:	ror	x1, x1, #63
  404e88:	eor	x11, x18, x11
  404e8c:	add	x4, x4, x1
  404e90:	mov	x21, x0
  404e94:	ldr	x0, [sp, #256]
  404e98:	ror	x11, x11, #24
  404e9c:	str	x17, [sp, #240]
  404ea0:	eor	x17, x17, x4
  404ea4:	add	x9, x9, x11
  404ea8:	ror	x17, x17, #32
  404eac:	eor	x8, x9, x8
  404eb0:	eor	x7, x12, x20
  404eb4:	add	x20, x17, x23
  404eb8:	ror	x8, x8, #16
  404ebc:	str	x1, [sp, #160]
  404ec0:	eor	x1, x20, x1
  404ec4:	str	x0, [sp, #120]
  404ec8:	add	x18, x8, x18
  404ecc:	ldr	x0, [sp, #56]
  404ed0:	add	x4, x4, x21
  404ed4:	ror	x1, x1, #24
  404ed8:	eor	x11, x18, x11
  404edc:	add	x4, x4, x1
  404ee0:	ror	x11, x11, #63
  404ee4:	eor	x17, x4, x17
  404ee8:	add	x12, x11, x12
  404eec:	ror	x17, x17, #16
  404ef0:	ror	x5, x5, #16
  404ef4:	add	x12, x12, x0
  404ef8:	add	x20, x17, x20
  404efc:	add	x6, x5, x6
  404f00:	ldr	x0, [sp, #80]
  404f04:	eor	x1, x20, x1
  404f08:	eor	x10, x6, x10
  404f0c:	ror	x1, x1, #63
  404f10:	ror	x10, x10, #63
  404f14:	add	x13, x13, x1
  404f18:	ror	x7, x7, #16
  404f1c:	add	x9, x9, x10
  404f20:	eor	x8, x8, x13
  404f24:	add	x16, x7, x16
  404f28:	add	x9, x9, x0
  404f2c:	ldr	x0, [sp, #64]
  404f30:	ror	x8, x8, #32
  404f34:	eor	x19, x16, x19
  404f38:	ldp	x25, x2, [sp, #336]
  404f3c:	add	x16, x16, x8
  404f40:	ror	x19, x19, #63
  404f44:	eor	x1, x16, x1
  404f48:	eor	x17, x12, x17
  404f4c:	add	x4, x19, x4
  404f50:	ldr	x28, [sp, #320]
  404f54:	ror	x1, x1, #24
  404f58:	ror	x17, x17, #32
  404f5c:	eor	x7, x9, x7
  404f60:	add	x4, x4, x0
  404f64:	str	x5, [sp, #248]
  404f68:	stp	x23, x6, [sp, #200]
  404f6c:	add	x13, x1, x13
  404f70:	add	x6, x17, x6
  404f74:	ror	x7, x7, #32
  404f78:	eor	x5, x4, x5
  404f7c:	stp	x10, x11, [sp, #168]
  404f80:	add	x13, x13, x25
  404f84:	eor	x11, x6, x11
  404f88:	add	x20, x7, x20
  404f8c:	ror	x5, x5, #32
  404f90:	str	x18, [sp, #216]
  404f94:	add	x12, x12, x21
  404f98:	eor	x8, x13, x8
  404f9c:	ror	x11, x11, #24
  404fa0:	eor	x10, x20, x10
  404fa4:	add	x18, x5, x18
  404fa8:	str	x19, [sp, #184]
  404fac:	add	x9, x28, x9
  404fb0:	ror	x8, x8, #16
  404fb4:	add	x12, x12, x11
  404fb8:	ror	x10, x10, #24
  404fbc:	eor	x19, x18, x19
  404fc0:	add	x4, x4, x30
  404fc4:	add	x16, x8, x16
  404fc8:	eor	x17, x12, x17
  404fcc:	add	x9, x9, x10
  404fd0:	ror	x19, x19, #24
  404fd4:	eor	x1, x16, x1
  404fd8:	ror	x17, x17, #16
  404fdc:	eor	x7, x9, x7
  404fe0:	add	x4, x4, x19
  404fe4:	add	x13, x13, x14
  404fe8:	ror	x1, x1, #63
  404fec:	add	x6, x17, x6
  404ff0:	ror	x7, x7, #16
  404ff4:	eor	x5, x4, x5
  404ff8:	ldr	x14, [sp, #120]
  404ffc:	eor	x11, x6, x11
  405000:	add	x3, x1, x3
  405004:	add	x20, x7, x20
  405008:	ror	x5, x5, #16
  40500c:	ldr	x15, [sp, #272]
  405010:	ror	x11, x11, #63
  405014:	add	x3, x3, x4
  405018:	eor	x10, x20, x10
  40501c:	add	x18, x5, x18
  405020:	str	x17, [sp, #240]
  405024:	add	x9, x11, x9
  405028:	eor	x17, x3, x17
  40502c:	ror	x10, x10, #63
  405030:	eor	x4, x18, x19
  405034:	add	x9, x9, x14
  405038:	ror	x14, x17, #32
  40503c:	ror	x17, x4, #63
  405040:	add	x13, x13, x10
  405044:	stp	x8, x7, [sp, #224]
  405048:	eor	x8, x9, x8
  40504c:	eor	x4, x5, x13
  405050:	add	x12, x17, x12
  405054:	add	x9, x15, x9
  405058:	add	x15, x14, x20
  40505c:	ror	x8, x8, #32
  405060:	ror	x4, x4, #32
  405064:	add	x12, x12, x2
  405068:	ldr	x0, [sp, #72]
  40506c:	str	x1, [sp, #160]
  405070:	eor	x1, x15, x1
  405074:	add	x18, x8, x18
  405078:	add	x2, x4, x6
  40507c:	eor	x5, x12, x7
  405080:	ror	x1, x1, #24
  405084:	eor	x11, x18, x11
  405088:	eor	x10, x2, x10
  40508c:	ror	x5, x5, #32
  405090:	stp	x16, x20, [sp, #192]
  405094:	add	x13, x13, x27
  405098:	add	x3, x1, x3
  40509c:	ror	x11, x11, #24
  4050a0:	ror	x10, x10, #24
  4050a4:	add	x16, x5, x16
  4050a8:	add	x3, x3, x0
  4050ac:	add	x9, x9, x11
  4050b0:	add	x13, x13, x10
  4050b4:	eor	x17, x16, x17
  4050b8:	add	x12, x12, x29
  4050bc:	eor	x14, x3, x14
  4050c0:	stp	x13, x9, [sp, #128]
  4050c4:	eor	x13, x13, x4
  4050c8:	ror	x17, x17, #24
  4050cc:	ror	x14, x14, #16
  4050d0:	ror	x13, x13, #16
  4050d4:	add	x12, x12, x17
  4050d8:	eor	x8, x9, x8
  4050dc:	add	x15, x14, x15
  4050e0:	stp	x14, x13, [sp, #240]
  4050e4:	add	x13, x13, x2
  4050e8:	eor	x2, x12, x5
  4050ec:	ror	x8, x8, #16
  4050f0:	eor	x1, x15, x1
  4050f4:	stp	x15, x13, [sp, #200]
  4050f8:	eor	x10, x13, x10
  4050fc:	ror	x13, x2, #16
  405100:	add	x18, x8, x18
  405104:	ror	x1, x1, #63
  405108:	ror	x10, x10, #63
  40510c:	add	x16, x13, x16
  405110:	ldr	x0, [sp, #88]
  405114:	eor	x11, x18, x11
  405118:	stp	x1, x10, [sp, #160]
  40511c:	eor	x10, x16, x17
  405120:	ror	x11, x11, #63
  405124:	ror	x10, x10, #63
  405128:	stp	x12, x3, [sp, #144]
  40512c:	stp	x18, x8, [sp, #216]
  405130:	str	x13, [sp, #232]
  405134:	str	x16, [sp, #192]
  405138:	stp	x11, x10, [sp, #176]
  40513c:	ldr	x4, [sp, #128]
  405140:	ldp	x17, x2, [x0]
  405144:	ldp	x5, x6, [x0, #16]
  405148:	ldp	x7, x19, [x0, #32]
  40514c:	eor	x17, x4, x17
  405150:	eor	x9, x9, x2
  405154:	eor	x16, x17, x16
  405158:	eor	x9, x9, x15
  40515c:	stp	x16, x9, [x0]
  405160:	ldr	x9, [sp, #208]
  405164:	eor	x2, x3, x6
  405168:	eor	x1, x1, x7
  40516c:	eor	x12, x12, x5
  405170:	eor	x15, x2, x18
  405174:	eor	x8, x1, x8
  405178:	stp	x15, x8, [x0, #24]
  40517c:	eor	x8, x12, x9
  405180:	str	x8, [x0, #16]
  405184:	ldp	x9, x12, [x0, #48]
  405188:	ldr	x8, [sp, #168]
  40518c:	eor	x9, x11, x9
  405190:	eor	x8, x8, x19
  405194:	eor	x9, x9, x14
  405198:	eor	x8, x8, x13
  40519c:	stp	x8, x9, [x0, #40]
  4051a0:	ldr	x8, [sp, #248]
  4051a4:	eor	x9, x10, x12
  4051a8:	eor	x8, x9, x8
  4051ac:	str	x8, [x0, #56]
  4051b0:	ldp	x20, x19, [sp, #464]
  4051b4:	ldp	x22, x21, [sp, #448]
  4051b8:	ldp	x24, x23, [sp, #432]
  4051bc:	ldp	x26, x25, [sp, #416]
  4051c0:	ldp	x28, x27, [sp, #400]
  4051c4:	ldp	x29, x30, [sp, #384]
  4051c8:	add	sp, sp, #0x1e0
  4051cc:	ret
  4051d0:	sub	sp, sp, #0x70
  4051d4:	movi	v0.2d, #0x0
  4051d8:	stp	x29, x30, [sp, #64]
  4051dc:	str	x21, [sp, #80]
  4051e0:	stp	x20, x19, [sp, #96]
  4051e4:	add	x29, sp, #0x40
  4051e8:	stp	q0, q0, [sp, #32]
  4051ec:	stp	q0, q0, [sp]
  4051f0:	cbz	x1, 40520c <ferror@plt+0x391c>
  4051f4:	ldr	x8, [x0, #232]
  4051f8:	mov	x20, x0
  4051fc:	cmp	x8, x2
  405200:	b.hi	40520c <ferror@plt+0x391c>  // b.pmore
  405204:	ldr	x8, [x20, #80]
  405208:	cbz	x8, 405224 <ferror@plt+0x3934>
  40520c:	mov	w0, #0xffffffff            	// #-1
  405210:	ldp	x20, x19, [sp, #96]
  405214:	ldr	x21, [sp, #80]
  405218:	ldp	x29, x30, [sp, #64]
  40521c:	add	sp, sp, #0x70
  405220:	ret
  405224:	ldr	x8, [x20, #224]
  405228:	ldp	x9, x10, [x20, #64]
  40522c:	ldrb	w11, [x20, #240]
  405230:	mov	x19, x1
  405234:	adds	x9, x9, x8
  405238:	str	x9, [x20, #64]
  40523c:	cinc	x9, x10, cs  // cs = hs, nlast
  405240:	str	x9, [x20, #72]
  405244:	cbz	w11, 405250 <ferror@plt+0x3960>
  405248:	mov	x9, #0xffffffffffffffff    	// #-1
  40524c:	str	x9, [x20, #88]
  405250:	add	x21, x20, #0x60
  405254:	mov	w10, #0x80                  	// #128
  405258:	mov	x9, #0xffffffffffffffff    	// #-1
  40525c:	add	x0, x21, x8
  405260:	sub	x2, x10, x8
  405264:	mov	w1, wzr
  405268:	str	x9, [x20, #80]
  40526c:	bl	4016b0 <memset@plt>
  405270:	mov	x0, x20
  405274:	mov	x1, x21
  405278:	bl	4037bc <ferror@plt+0x1ecc>
  40527c:	ldr	x8, [x20]
  405280:	mov	x1, sp
  405284:	mov	x0, x19
  405288:	str	x8, [sp]
  40528c:	ldr	x8, [x20, #8]
  405290:	str	x8, [sp, #8]
  405294:	ldr	x8, [x20, #16]
  405298:	str	x8, [sp, #16]
  40529c:	ldr	x8, [x20, #24]
  4052a0:	str	x8, [sp, #24]
  4052a4:	ldr	x8, [x20, #32]
  4052a8:	str	x8, [sp, #32]
  4052ac:	ldr	x8, [x20, #40]
  4052b0:	str	x8, [sp, #40]
  4052b4:	ldr	x8, [x20, #48]
  4052b8:	str	x8, [sp, #48]
  4052bc:	ldr	x8, [x20, #56]
  4052c0:	str	x8, [sp, #56]
  4052c4:	ldr	x2, [x20, #232]
  4052c8:	bl	401560 <memcpy@plt>
  4052cc:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4052d0:	ldr	x8, [x8, #8]
  4052d4:	mov	x0, sp
  4052d8:	mov	w2, #0x40                  	// #64
  4052dc:	mov	w1, wzr
  4052e0:	blr	x8
  4052e4:	mov	w0, wzr
  4052e8:	b	405210 <ferror@plt+0x3920>
  4052ec:	stp	x29, x30, [sp, #-80]!
  4052f0:	stp	x28, x25, [sp, #16]
  4052f4:	stp	x24, x23, [sp, #32]
  4052f8:	stp	x22, x21, [sp, #48]
  4052fc:	stp	x20, x19, [sp, #64]
  405300:	mov	x29, sp
  405304:	sub	sp, sp, #0x1c0
  405308:	cmp	x2, #0x0
  40530c:	cset	w8, eq  // eq = none
  405310:	cmp	x3, #0x0
  405314:	mov	x20, x0
  405318:	cset	w9, ne  // ne = any
  40531c:	mov	w0, #0xffffffff            	// #-1
  405320:	cbz	x20, 40546c <ferror@plt+0x3b7c>
  405324:	and	w8, w8, w9
  405328:	tbnz	w8, #0, 40546c <ferror@plt+0x3b7c>
  40532c:	cmp	x4, #0x0
  405330:	cset	w8, eq  // eq = none
  405334:	cmp	x5, #0x0
  405338:	mov	x23, x5
  40533c:	mov	x24, x4
  405340:	cset	w9, ne  // ne = any
  405344:	cmp	x5, #0x40
  405348:	mov	w0, #0xffffffff            	// #-1
  40534c:	b.hi	40546c <ferror@plt+0x3b7c>  // b.pmore
  405350:	sub	x10, x1, #0x1
  405354:	mov	x19, x1
  405358:	cmp	x10, #0x3f
  40535c:	b.hi	40546c <ferror@plt+0x3b7c>  // b.pmore
  405360:	and	w8, w8, w9
  405364:	tbnz	w8, #0, 40546c <ferror@plt+0x3b7c>
  405368:	mov	x21, x3
  40536c:	mov	x22, x2
  405370:	sub	x25, x29, #0xc0
  405374:	cbz	x23, 40540c <ferror@plt+0x3b1c>
  405378:	cbz	x24, 405468 <ferror@plt+0x3b78>
  40537c:	sub	x8, x23, #0x1
  405380:	cmp	x8, #0x40
  405384:	b.cs	405468 <ferror@plt+0x3b78>  // b.hs, b.nlast
  405388:	mov	w8, #0x101                 	// #257
  40538c:	movi	v0.2d, #0x0
  405390:	add	x0, sp, #0x8
  405394:	sub	x1, x29, #0x40
  405398:	sturb	w19, [x29, #-64]
  40539c:	sturb	w23, [x29, #-63]
  4053a0:	sturh	w8, [x29, #-62]
  4053a4:	stur	q0, [x25, #132]
  4053a8:	stur	q0, [x25, #148]
  4053ac:	stur	q0, [x25, #164]
  4053b0:	str	q0, [x25, #176]
  4053b4:	bl	403498 <ferror@plt+0x1ba8>
  4053b8:	movi	v0.2d, #0x0
  4053bc:	sub	x0, x29, #0xc0
  4053c0:	mov	w3, #0x80                  	// #128
  4053c4:	mov	x1, x24
  4053c8:	mov	x2, x23
  4053cc:	stp	q0, q0, [x25, #96]
  4053d0:	stp	q0, q0, [x25, #64]
  4053d4:	stp	q0, q0, [x25, #32]
  4053d8:	stp	q0, q0, [x25]
  4053dc:	bl	401620 <__memcpy_chk@plt>
  4053e0:	add	x0, sp, #0x8
  4053e4:	sub	x1, x29, #0xc0
  4053e8:	mov	w2, #0x80                  	// #128
  4053ec:	bl	4036b4 <ferror@plt+0x1dc4>
  4053f0:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4053f4:	ldr	x8, [x8, #8]
  4053f8:	sub	x0, x29, #0xc0
  4053fc:	mov	w2, #0x80                  	// #128
  405400:	mov	w1, wzr
  405404:	blr	x8
  405408:	b	405440 <ferror@plt+0x3b50>
  40540c:	mov	w8, #0x100                 	// #256
  405410:	mov	w9, #0x1                   	// #1
  405414:	movi	v0.2d, #0x0
  405418:	add	x0, sp, #0x8
  40541c:	sub	x1, x29, #0x40
  405420:	sturb	w19, [x29, #-64]
  405424:	sturh	w8, [x25, #129]
  405428:	sturb	w9, [x29, #-61]
  40542c:	stur	q0, [x25, #132]
  405430:	stur	q0, [x25, #148]
  405434:	stur	q0, [x25, #164]
  405438:	str	q0, [x25, #176]
  40543c:	bl	403498 <ferror@plt+0x1ba8>
  405440:	add	x0, sp, #0x8
  405444:	mov	x1, x22
  405448:	mov	x2, x21
  40544c:	bl	4036b4 <ferror@plt+0x1dc4>
  405450:	add	x0, sp, #0x8
  405454:	mov	x1, x20
  405458:	mov	x2, x19
  40545c:	bl	4051d0 <ferror@plt+0x38e0>
  405460:	mov	w0, wzr
  405464:	b	40546c <ferror@plt+0x3b7c>
  405468:	mov	w0, #0xffffffff            	// #-1
  40546c:	add	sp, sp, #0x1c0
  405470:	ldp	x20, x19, [sp, #64]
  405474:	ldp	x22, x21, [sp, #48]
  405478:	ldp	x24, x23, [sp, #32]
  40547c:	ldp	x28, x25, [sp, #16]
  405480:	ldp	x29, x30, [sp], #80
  405484:	ret
  405488:	b	4052ec <ferror@plt+0x39fc>
  40548c:	sub	sp, sp, #0x150
  405490:	stp	x22, x21, [sp, #304]
  405494:	mov	x22, x0
  405498:	mov	w0, #0x8000                	// #32768
  40549c:	stp	x29, x30, [sp, #256]
  4054a0:	str	x28, [sp, #272]
  4054a4:	stp	x24, x23, [sp, #288]
  4054a8:	stp	x20, x19, [sp, #320]
  4054ac:	add	x29, sp, #0x100
  4054b0:	mov	x20, x2
  4054b4:	mov	x21, x1
  4054b8:	bl	401660 <malloc@plt>
  4054bc:	cbz	x0, 405524 <ferror@plt+0x3c34>
  4054c0:	mov	x19, x0
  4054c4:	add	x0, sp, #0x8
  4054c8:	mov	x1, x20
  4054cc:	bl	403574 <ferror@plt+0x1c84>
  4054d0:	mov	x23, xzr
  4054d4:	mov	w24, #0x8000                	// #32768
  4054d8:	b	4054f0 <ferror@plt+0x3c00>
  4054dc:	add	x0, sp, #0x8
  4054e0:	mov	w2, #0x8000                	// #32768
  4054e4:	mov	x1, x19
  4054e8:	bl	4036b4 <ferror@plt+0x1dc4>
  4054ec:	mov	x23, xzr
  4054f0:	add	x0, x19, x23
  4054f4:	sub	x2, x24, x23
  4054f8:	mov	w1, #0x1                   	// #1
  4054fc:	mov	x3, x22
  405500:	bl	4017f0 <fread@plt>
  405504:	add	x23, x0, x23
  405508:	cmp	x23, #0x8, lsl #12
  40550c:	b.eq	4054dc <ferror@plt+0x3bec>  // b.none
  405510:	cbz	x0, 40552c <ferror@plt+0x3c3c>
  405514:	mov	x0, x22
  405518:	bl	401780 <feof@plt>
  40551c:	cbz	w0, 4054f0 <ferror@plt+0x3c00>
  405520:	b	405540 <ferror@plt+0x3c50>
  405524:	mov	w20, #0xffffffff            	// #-1
  405528:	b	405570 <ferror@plt+0x3c80>
  40552c:	mov	x0, x22
  405530:	bl	4018f0 <ferror@plt>
  405534:	cbz	w0, 405540 <ferror@plt+0x3c50>
  405538:	mov	w20, #0xffffffff            	// #-1
  40553c:	b	405568 <ferror@plt+0x3c78>
  405540:	cbz	x23, 405554 <ferror@plt+0x3c64>
  405544:	add	x0, sp, #0x8
  405548:	mov	x1, x19
  40554c:	mov	x2, x23
  405550:	bl	4036b4 <ferror@plt+0x1dc4>
  405554:	add	x0, sp, #0x8
  405558:	mov	x1, x21
  40555c:	mov	x2, x20
  405560:	bl	4051d0 <ferror@plt+0x38e0>
  405564:	mov	w20, wzr
  405568:	mov	x0, x19
  40556c:	bl	401800 <free@plt>
  405570:	mov	w0, w20
  405574:	ldp	x20, x19, [sp, #320]
  405578:	ldp	x22, x21, [sp, #304]
  40557c:	ldp	x24, x23, [sp, #288]
  405580:	ldr	x28, [sp, #272]
  405584:	ldp	x29, x30, [sp, #256]
  405588:	add	sp, sp, #0x150
  40558c:	ret
  405590:	mov	w0, #0x1                   	// #1
  405594:	b	401a0c <ferror@plt+0x11c>
  405598:	stp	x29, x30, [sp, #-96]!
  40559c:	stp	x28, x27, [sp, #16]
  4055a0:	stp	x26, x25, [sp, #32]
  4055a4:	stp	x24, x23, [sp, #48]
  4055a8:	stp	x22, x21, [sp, #64]
  4055ac:	stp	x20, x19, [sp, #80]
  4055b0:	mov	x29, sp
  4055b4:	mov	x22, x3
  4055b8:	mov	x23, x2
  4055bc:	mov	x25, x1
  4055c0:	mov	x19, x0
  4055c4:	bl	401590 <strlen@plt>
  4055c8:	ldr	x24, [x25]
  4055cc:	cbz	x24, 405650 <ferror@plt+0x3d60>
  4055d0:	mov	x20, x0
  4055d4:	mov	w26, wzr
  4055d8:	mov	x21, xzr
  4055dc:	cbz	x23, 40565c <ferror@plt+0x3d6c>
  4055e0:	add	x28, x25, #0x8
  4055e4:	mov	x27, #0xffffffffffffffff    	// #-1
  4055e8:	mov	x25, x23
  4055ec:	b	40561c <ferror@plt+0x3d2c>
  4055f0:	madd	x0, x27, x22, x23
  4055f4:	mov	x1, x25
  4055f8:	mov	x2, x22
  4055fc:	bl	4016f0 <bcmp@plt>
  405600:	cmp	w0, #0x0
  405604:	cset	w8, ne  // ne = any
  405608:	orr	w26, w26, w8
  40560c:	ldr	x24, [x28, x21, lsl #3]
  405610:	add	x21, x21, #0x1
  405614:	add	x25, x25, x22
  405618:	cbz	x24, 4056ac <ferror@plt+0x3dbc>
  40561c:	mov	x0, x24
  405620:	mov	x1, x19
  405624:	mov	x2, x20
  405628:	bl	401670 <strncmp@plt>
  40562c:	cbnz	w0, 40560c <ferror@plt+0x3d1c>
  405630:	mov	x0, x24
  405634:	bl	401590 <strlen@plt>
  405638:	cmp	x0, x20
  40563c:	b.eq	405654 <ferror@plt+0x3d64>  // b.none
  405640:	cmn	x27, #0x1
  405644:	b.ne	4055f0 <ferror@plt+0x3d00>  // b.any
  405648:	mov	x27, x21
  40564c:	b	40560c <ferror@plt+0x3d1c>
  405650:	mov	x21, #0xffffffffffffffff    	// #-1
  405654:	mov	x0, x21
  405658:	b	4056b8 <ferror@plt+0x3dc8>
  40565c:	add	x22, x25, #0x8
  405660:	mov	x27, #0xffffffffffffffff    	// #-1
  405664:	b	405684 <ferror@plt+0x3d94>
  405668:	cmn	x27, #0x1
  40566c:	cset	w8, ne  // ne = any
  405670:	csel	x27, x21, x27, eq  // eq = none
  405674:	orr	w26, w26, w8
  405678:	ldr	x24, [x22, x21, lsl #3]
  40567c:	add	x21, x21, #0x1
  405680:	cbz	x24, 4056ac <ferror@plt+0x3dbc>
  405684:	mov	x0, x24
  405688:	mov	x1, x19
  40568c:	mov	x2, x20
  405690:	bl	401670 <strncmp@plt>
  405694:	cbnz	w0, 405678 <ferror@plt+0x3d88>
  405698:	mov	x0, x24
  40569c:	bl	401590 <strlen@plt>
  4056a0:	cmp	x0, x20
  4056a4:	b.ne	405668 <ferror@plt+0x3d78>  // b.any
  4056a8:	b	405654 <ferror@plt+0x3d64>
  4056ac:	tst	w26, #0x1
  4056b0:	mov	x8, #0xfffffffffffffffe    	// #-2
  4056b4:	csel	x0, x8, x27, ne  // ne = any
  4056b8:	ldp	x20, x19, [sp, #80]
  4056bc:	ldp	x22, x21, [sp, #64]
  4056c0:	ldp	x24, x23, [sp, #48]
  4056c4:	ldp	x26, x25, [sp, #32]
  4056c8:	ldp	x28, x27, [sp, #16]
  4056cc:	ldp	x29, x30, [sp], #96
  4056d0:	ret
  4056d4:	stp	x29, x30, [sp, #-48]!
  4056d8:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4056dc:	adrp	x9, 40a000 <ferror@plt+0x8710>
  4056e0:	add	x8, x8, #0x30
  4056e4:	add	x9, x9, #0x15
  4056e8:	cmn	x2, #0x1
  4056ec:	stp	x20, x19, [sp, #32]
  4056f0:	mov	x19, x1
  4056f4:	mov	x20, x0
  4056f8:	csel	x1, x9, x8, eq  // eq = none
  4056fc:	mov	w2, #0x5                   	// #5
  405700:	mov	x0, xzr
  405704:	str	x21, [sp, #16]
  405708:	mov	x29, sp
  40570c:	bl	401870 <dcgettext@plt>
  405710:	mov	x21, x0
  405714:	mov	w1, #0x8                   	// #8
  405718:	mov	w0, wzr
  40571c:	mov	x2, x19
  405720:	bl	407208 <ferror@plt+0x5918>
  405724:	mov	x19, x0
  405728:	mov	w0, #0x1                   	// #1
  40572c:	mov	x1, x20
  405730:	bl	4076f4 <ferror@plt+0x5e04>
  405734:	mov	x2, x21
  405738:	mov	x3, x19
  40573c:	ldp	x20, x19, [sp, #32]
  405740:	ldr	x21, [sp, #16]
  405744:	mov	x4, x0
  405748:	mov	w0, wzr
  40574c:	mov	w1, wzr
  405750:	ldp	x29, x30, [sp], #48
  405754:	b	4015b0 <error@plt>
  405758:	stp	x29, x30, [sp, #-96]!
  40575c:	stp	x20, x19, [sp, #80]
  405760:	mov	x20, x1
  405764:	adrp	x1, 40a000 <ferror@plt+0x8710>
  405768:	stp	x22, x21, [sp, #64]
  40576c:	mov	x19, x2
  405770:	mov	x21, x0
  405774:	add	x1, x1, #0x4d
  405778:	mov	w2, #0x5                   	// #5
  40577c:	mov	x0, xzr
  405780:	stp	x28, x27, [sp, #16]
  405784:	stp	x26, x25, [sp, #32]
  405788:	stp	x24, x23, [sp, #48]
  40578c:	mov	x29, sp
  405790:	bl	401870 <dcgettext@plt>
  405794:	adrp	x26, 41b000 <ferror@plt+0x19710>
  405798:	ldr	x1, [x26, #616]
  40579c:	bl	401880 <fputs_unlocked@plt>
  4057a0:	ldr	x24, [x21]
  4057a4:	cbz	x24, 40584c <ferror@plt+0x3f5c>
  4057a8:	add	x28, x21, #0x8
  4057ac:	adrp	x21, 40a000 <ferror@plt+0x8710>
  4057b0:	mov	x27, xzr
  4057b4:	mov	x23, xzr
  4057b8:	mov	x22, xzr
  4057bc:	add	x21, x21, #0x62
  4057c0:	b	4057fc <ferror@plt+0x3f0c>
  4057c4:	mov	x25, xzr
  4057c8:	ldr	x23, [x26, #616]
  4057cc:	mov	x0, x24
  4057d0:	bl	407704 <ferror@plt+0x5e14>
  4057d4:	mov	x3, x0
  4057d8:	mov	w1, #0x1                   	// #1
  4057dc:	mov	x0, x23
  4057e0:	mov	x2, x21
  4057e4:	bl	4017b0 <__fprintf_chk@plt>
  4057e8:	add	x23, x20, x25
  4057ec:	ldr	x24, [x28, x22, lsl #3]
  4057f0:	add	x22, x22, #0x1
  4057f4:	add	x27, x27, x19
  4057f8:	cbz	x24, 40584c <ferror@plt+0x3f5c>
  4057fc:	cbz	x22, 4057c4 <ferror@plt+0x3ed4>
  405800:	add	x1, x20, x27
  405804:	mov	x0, x23
  405808:	mov	x2, x19
  40580c:	bl	4016f0 <bcmp@plt>
  405810:	mov	x25, x27
  405814:	cbnz	w0, 4057c8 <ferror@plt+0x3ed8>
  405818:	ldr	x25, [x26, #616]
  40581c:	mov	x0, x24
  405820:	bl	407704 <ferror@plt+0x5e14>
  405824:	adrp	x2, 40a000 <ferror@plt+0x8710>
  405828:	mov	x3, x0
  40582c:	mov	w1, #0x1                   	// #1
  405830:	mov	x0, x25
  405834:	add	x2, x2, #0x6a
  405838:	bl	4017b0 <__fprintf_chk@plt>
  40583c:	ldr	x24, [x28, x22, lsl #3]
  405840:	add	x22, x22, #0x1
  405844:	add	x27, x27, x19
  405848:	cbnz	x24, 4057fc <ferror@plt+0x3f0c>
  40584c:	ldr	x0, [x26, #616]
  405850:	ldp	x8, x9, [x0, #40]
  405854:	cmp	x8, x9
  405858:	b.cs	405888 <ferror@plt+0x3f98>  // b.hs, b.nlast
  40585c:	add	x9, x8, #0x1
  405860:	mov	w10, #0xa                   	// #10
  405864:	str	x9, [x0, #40]
  405868:	strb	w10, [x8]
  40586c:	ldp	x20, x19, [sp, #80]
  405870:	ldp	x22, x21, [sp, #64]
  405874:	ldp	x24, x23, [sp, #48]
  405878:	ldp	x26, x25, [sp, #32]
  40587c:	ldp	x28, x27, [sp, #16]
  405880:	ldp	x29, x30, [sp], #96
  405884:	ret
  405888:	ldp	x20, x19, [sp, #80]
  40588c:	ldp	x22, x21, [sp, #64]
  405890:	ldp	x24, x23, [sp, #48]
  405894:	ldp	x26, x25, [sp, #32]
  405898:	ldp	x28, x27, [sp, #16]
  40589c:	mov	w1, #0xa                   	// #10
  4058a0:	ldp	x29, x30, [sp], #96
  4058a4:	b	401770 <__overflow@plt>
  4058a8:	stp	x29, x30, [sp, #-80]!
  4058ac:	stp	x24, x23, [sp, #32]
  4058b0:	stp	x22, x21, [sp, #48]
  4058b4:	mov	x21, x3
  4058b8:	mov	x22, x2
  4058bc:	mov	x24, x1
  4058c0:	mov	x23, x0
  4058c4:	mov	x0, x1
  4058c8:	mov	x1, x2
  4058cc:	mov	x2, x3
  4058d0:	mov	x3, x4
  4058d4:	str	x25, [sp, #16]
  4058d8:	stp	x20, x19, [sp, #64]
  4058dc:	mov	x29, sp
  4058e0:	mov	x19, x5
  4058e4:	mov	x20, x4
  4058e8:	bl	405598 <ferror@plt+0x3ca8>
  4058ec:	tbz	x0, #63, 405968 <ferror@plt+0x4078>
  4058f0:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4058f4:	adrp	x9, 40a000 <ferror@plt+0x8710>
  4058f8:	add	x8, x8, #0x30
  4058fc:	add	x9, x9, #0x15
  405900:	cmn	x0, #0x1
  405904:	csel	x1, x9, x8, eq  // eq = none
  405908:	mov	w2, #0x5                   	// #5
  40590c:	mov	x0, xzr
  405910:	bl	401870 <dcgettext@plt>
  405914:	mov	x25, x0
  405918:	mov	w1, #0x8                   	// #8
  40591c:	mov	w0, wzr
  405920:	mov	x2, x24
  405924:	bl	407208 <ferror@plt+0x5918>
  405928:	mov	x24, x0
  40592c:	mov	w0, #0x1                   	// #1
  405930:	mov	x1, x23
  405934:	bl	4076f4 <ferror@plt+0x5e04>
  405938:	mov	x4, x0
  40593c:	mov	w0, wzr
  405940:	mov	w1, wzr
  405944:	mov	x2, x25
  405948:	mov	x3, x24
  40594c:	bl	4015b0 <error@plt>
  405950:	mov	x0, x22
  405954:	mov	x1, x21
  405958:	mov	x2, x20
  40595c:	bl	405758 <ferror@plt+0x3e68>
  405960:	blr	x19
  405964:	mov	x0, #0xffffffffffffffff    	// #-1
  405968:	ldp	x20, x19, [sp, #64]
  40596c:	ldp	x22, x21, [sp, #48]
  405970:	ldp	x24, x23, [sp, #32]
  405974:	ldr	x25, [sp, #16]
  405978:	ldp	x29, x30, [sp], #80
  40597c:	ret
  405980:	stp	x29, x30, [sp, #-64]!
  405984:	stp	x22, x21, [sp, #32]
  405988:	stp	x20, x19, [sp, #48]
  40598c:	ldr	x20, [x1]
  405990:	str	x23, [sp, #16]
  405994:	mov	x29, sp
  405998:	cbz	x20, 4059e8 <ferror@plt+0x40f8>
  40599c:	mov	x22, x2
  4059a0:	mov	x23, x1
  4059a4:	mov	x1, x2
  4059a8:	mov	x2, x3
  4059ac:	mov	x19, x3
  4059b0:	mov	x21, x0
  4059b4:	bl	4016f0 <bcmp@plt>
  4059b8:	cbz	w0, 4059e8 <ferror@plt+0x40f8>
  4059bc:	add	x22, x22, x19
  4059c0:	add	x23, x23, #0x8
  4059c4:	ldr	x20, [x23]
  4059c8:	cbz	x20, 4059e8 <ferror@plt+0x40f8>
  4059cc:	mov	x0, x21
  4059d0:	mov	x1, x22
  4059d4:	mov	x2, x19
  4059d8:	bl	4016f0 <bcmp@plt>
  4059dc:	add	x22, x22, x19
  4059e0:	add	x23, x23, #0x8
  4059e4:	cbnz	w0, 4059c4 <ferror@plt+0x40d4>
  4059e8:	mov	x0, x20
  4059ec:	ldp	x20, x19, [sp, #48]
  4059f0:	ldp	x22, x21, [sp, #32]
  4059f4:	ldr	x23, [sp, #16]
  4059f8:	ldp	x29, x30, [sp], #64
  4059fc:	ret
  405a00:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405a04:	str	x0, [x8, #712]
  405a08:	ret
  405a0c:	and	w8, w0, #0x1
  405a10:	adrp	x9, 41b000 <ferror@plt+0x19710>
  405a14:	strb	w8, [x9, #704]
  405a18:	ret
  405a1c:	stp	x29, x30, [sp, #-48]!
  405a20:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405a24:	ldr	x0, [x8, #640]
  405a28:	str	x21, [sp, #16]
  405a2c:	stp	x20, x19, [sp, #32]
  405a30:	mov	x29, sp
  405a34:	bl	408f14 <ferror@plt+0x7624>
  405a38:	cbz	w0, 405a58 <ferror@plt+0x4168>
  405a3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405a40:	ldrb	w8, [x8, #704]
  405a44:	cbz	w8, 405a78 <ferror@plt+0x4188>
  405a48:	bl	4018c0 <__errno_location@plt>
  405a4c:	ldr	w8, [x0]
  405a50:	cmp	w8, #0x20
  405a54:	b.ne	405a78 <ferror@plt+0x4188>  // b.any
  405a58:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405a5c:	ldr	x0, [x8, #616]
  405a60:	bl	408f14 <ferror@plt+0x7624>
  405a64:	cbnz	w0, 405ae4 <ferror@plt+0x41f4>
  405a68:	ldp	x20, x19, [sp, #32]
  405a6c:	ldr	x21, [sp, #16]
  405a70:	ldp	x29, x30, [sp], #48
  405a74:	ret
  405a78:	adrp	x1, 40a000 <ferror@plt+0x8710>
  405a7c:	add	x1, x1, #0x6f
  405a80:	mov	w2, #0x5                   	// #5
  405a84:	mov	x0, xzr
  405a88:	bl	401870 <dcgettext@plt>
  405a8c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405a90:	ldr	x21, [x8, #712]
  405a94:	mov	x19, x0
  405a98:	bl	4018c0 <__errno_location@plt>
  405a9c:	ldr	w20, [x0]
  405aa0:	cbnz	x21, 405ac0 <ferror@plt+0x41d0>
  405aa4:	adrp	x2, 40a000 <ferror@plt+0x8710>
  405aa8:	add	x2, x2, #0x6c
  405aac:	mov	w0, wzr
  405ab0:	mov	w1, w20
  405ab4:	mov	x3, x19
  405ab8:	bl	4015b0 <error@plt>
  405abc:	b	405ae4 <ferror@plt+0x41f4>
  405ac0:	mov	x0, x21
  405ac4:	bl	40741c <ferror@plt+0x5b2c>
  405ac8:	adrp	x2, 40a000 <ferror@plt+0x8710>
  405acc:	mov	x3, x0
  405ad0:	add	x2, x2, #0x7b
  405ad4:	mov	w0, wzr
  405ad8:	mov	w1, w20
  405adc:	mov	x4, x19
  405ae0:	bl	4015b0 <error@plt>
  405ae4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405ae8:	ldr	w0, [x8, #512]
  405aec:	bl	401570 <_exit@plt>
  405af0:	b	401750 <posix_fadvise@plt>
  405af4:	cbz	x0, 405b24 <ferror@plt+0x4234>
  405af8:	stp	x29, x30, [sp, #-32]!
  405afc:	str	x19, [sp, #16]
  405b00:	mov	x29, sp
  405b04:	mov	w19, w1
  405b08:	bl	401610 <fileno@plt>
  405b0c:	mov	w3, w19
  405b10:	ldr	x19, [sp, #16]
  405b14:	mov	x1, xzr
  405b18:	mov	x2, xzr
  405b1c:	ldp	x29, x30, [sp], #32
  405b20:	b	401750 <posix_fadvise@plt>
  405b24:	ret
  405b28:	stp	x29, x30, [sp, #-48]!
  405b2c:	stp	x22, x21, [sp, #16]
  405b30:	stp	x20, x19, [sp, #32]
  405b34:	mov	x29, sp
  405b38:	mov	x20, x1
  405b3c:	bl	401650 <fopen@plt>
  405b40:	mov	x19, x0
  405b44:	cbz	x0, 405bc0 <ferror@plt+0x42d0>
  405b48:	mov	x0, x19
  405b4c:	bl	401610 <fileno@plt>
  405b50:	cmp	w0, #0x2
  405b54:	b.hi	405bc0 <ferror@plt+0x42d0>  // b.pmore
  405b58:	bl	40771c <ferror@plt+0x5e2c>
  405b5c:	tbnz	w0, #31, 405ba4 <ferror@plt+0x42b4>
  405b60:	mov	w21, w0
  405b64:	mov	x0, x19
  405b68:	bl	408a80 <ferror@plt+0x7190>
  405b6c:	cbnz	w0, 405b84 <ferror@plt+0x4294>
  405b70:	mov	w0, w21
  405b74:	mov	x1, x20
  405b78:	bl	4016c0 <fdopen@plt>
  405b7c:	mov	x19, x0
  405b80:	cbnz	x0, 405bc0 <ferror@plt+0x42d0>
  405b84:	bl	4018c0 <__errno_location@plt>
  405b88:	ldr	w22, [x0]
  405b8c:	mov	x20, x0
  405b90:	mov	w0, w21
  405b94:	bl	401710 <close@plt>
  405b98:	mov	x19, xzr
  405b9c:	str	w22, [x20]
  405ba0:	b	405bc0 <ferror@plt+0x42d0>
  405ba4:	bl	4018c0 <__errno_location@plt>
  405ba8:	ldr	w21, [x0]
  405bac:	mov	x20, x0
  405bb0:	mov	x0, x19
  405bb4:	bl	408a80 <ferror@plt+0x7190>
  405bb8:	mov	x19, xzr
  405bbc:	str	w21, [x20]
  405bc0:	mov	x0, x19
  405bc4:	ldp	x20, x19, [sp, #32]
  405bc8:	ldp	x22, x21, [sp, #16]
  405bcc:	ldp	x29, x30, [sp], #48
  405bd0:	ret
  405bd4:	stp	x29, x30, [sp, #-32]!
  405bd8:	stp	x20, x19, [sp, #16]
  405bdc:	mov	x29, sp
  405be0:	cbz	x0, 405c60 <ferror@plt+0x4370>
  405be4:	mov	w1, #0x2f                  	// #47
  405be8:	mov	x19, x0
  405bec:	bl	401720 <strrchr@plt>
  405bf0:	cmp	x0, #0x0
  405bf4:	csinc	x20, x19, x0, eq  // eq = none
  405bf8:	sub	x8, x20, x19
  405bfc:	cmp	x8, #0x7
  405c00:	b.lt	405c44 <ferror@plt+0x4354>  // b.tstop
  405c04:	adrp	x1, 40a000 <ferror@plt+0x8710>
  405c08:	sub	x0, x20, #0x7
  405c0c:	add	x1, x1, #0xba
  405c10:	mov	w2, #0x7                   	// #7
  405c14:	bl	401670 <strncmp@plt>
  405c18:	cbnz	w0, 405c44 <ferror@plt+0x4354>
  405c1c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  405c20:	add	x1, x1, #0xc2
  405c24:	mov	w2, #0x3                   	// #3
  405c28:	mov	x0, x20
  405c2c:	bl	401670 <strncmp@plt>
  405c30:	mov	x19, x20
  405c34:	cbnz	w0, 405c44 <ferror@plt+0x4354>
  405c38:	add	x19, x20, #0x3
  405c3c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405c40:	str	x19, [x8, #656]
  405c44:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405c48:	adrp	x9, 41b000 <ferror@plt+0x19710>
  405c4c:	str	x19, [x8, #720]
  405c50:	str	x19, [x9, #608]
  405c54:	ldp	x20, x19, [sp, #16]
  405c58:	ldp	x29, x30, [sp], #32
  405c5c:	ret
  405c60:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405c64:	ldr	x3, [x8, #616]
  405c68:	adrp	x0, 40a000 <ferror@plt+0x8710>
  405c6c:	add	x0, x0, #0x82
  405c70:	mov	w1, #0x37                  	// #55
  405c74:	mov	w2, #0x1                   	// #1
  405c78:	bl	401830 <fwrite@plt>
  405c7c:	bl	401740 <abort@plt>
  405c80:	stp	x29, x30, [sp, #-48]!
  405c84:	str	x21, [sp, #16]
  405c88:	stp	x20, x19, [sp, #32]
  405c8c:	mov	x29, sp
  405c90:	mov	x19, x0
  405c94:	bl	4018c0 <__errno_location@plt>
  405c98:	ldr	w21, [x0]
  405c9c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405ca0:	add	x8, x8, #0x2d8
  405ca4:	cmp	x19, #0x0
  405ca8:	mov	x20, x0
  405cac:	csel	x0, x8, x19, eq  // eq = none
  405cb0:	mov	w1, #0x38                  	// #56
  405cb4:	bl	4080f8 <ferror@plt+0x6808>
  405cb8:	str	w21, [x20]
  405cbc:	ldp	x20, x19, [sp, #32]
  405cc0:	ldr	x21, [sp, #16]
  405cc4:	ldp	x29, x30, [sp], #48
  405cc8:	ret
  405ccc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405cd0:	add	x8, x8, #0x2d8
  405cd4:	cmp	x0, #0x0
  405cd8:	csel	x8, x8, x0, eq  // eq = none
  405cdc:	ldr	w0, [x8]
  405ce0:	ret
  405ce4:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405ce8:	add	x8, x8, #0x2d8
  405cec:	cmp	x0, #0x0
  405cf0:	csel	x8, x8, x0, eq  // eq = none
  405cf4:	str	w1, [x8]
  405cf8:	ret
  405cfc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d00:	add	x8, x8, #0x2d8
  405d04:	cmp	x0, #0x0
  405d08:	ubfx	w9, w1, #5, #3
  405d0c:	csel	x8, x8, x0, eq  // eq = none
  405d10:	add	x8, x8, w9, uxtw #2
  405d14:	ldr	w9, [x8, #8]
  405d18:	lsr	w10, w9, w1
  405d1c:	and	w0, w10, #0x1
  405d20:	and	w10, w2, #0x1
  405d24:	eor	w10, w0, w10
  405d28:	lsl	w10, w10, w1
  405d2c:	eor	w9, w10, w9
  405d30:	str	w9, [x8, #8]
  405d34:	ret
  405d38:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d3c:	add	x8, x8, #0x2d8
  405d40:	cmp	x0, #0x0
  405d44:	csel	x8, x8, x0, eq  // eq = none
  405d48:	ldr	w0, [x8, #4]
  405d4c:	str	w1, [x8, #4]
  405d50:	ret
  405d54:	stp	x29, x30, [sp, #-16]!
  405d58:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d5c:	add	x8, x8, #0x2d8
  405d60:	cmp	x0, #0x0
  405d64:	csel	x8, x8, x0, eq  // eq = none
  405d68:	mov	w9, #0xa                   	// #10
  405d6c:	mov	x29, sp
  405d70:	str	w9, [x8]
  405d74:	cbz	x1, 405d88 <ferror@plt+0x4498>
  405d78:	cbz	x2, 405d88 <ferror@plt+0x4498>
  405d7c:	stp	x1, x2, [x8, #40]
  405d80:	ldp	x29, x30, [sp], #16
  405d84:	ret
  405d88:	bl	401740 <abort@plt>
  405d8c:	sub	sp, sp, #0x60
  405d90:	adrp	x8, 41b000 <ferror@plt+0x19710>
  405d94:	add	x8, x8, #0x2d8
  405d98:	cmp	x4, #0x0
  405d9c:	stp	x29, x30, [sp, #16]
  405da0:	str	x25, [sp, #32]
  405da4:	stp	x24, x23, [sp, #48]
  405da8:	stp	x22, x21, [sp, #64]
  405dac:	stp	x20, x19, [sp, #80]
  405db0:	add	x29, sp, #0x10
  405db4:	mov	x19, x3
  405db8:	mov	x20, x2
  405dbc:	mov	x21, x1
  405dc0:	mov	x22, x0
  405dc4:	csel	x24, x8, x4, eq  // eq = none
  405dc8:	bl	4018c0 <__errno_location@plt>
  405dcc:	ldp	w4, w5, [x24]
  405dd0:	ldp	x7, x8, [x24, #40]
  405dd4:	ldr	w25, [x0]
  405dd8:	mov	x23, x0
  405ddc:	add	x6, x24, #0x8
  405de0:	mov	x0, x22
  405de4:	mov	x1, x21
  405de8:	mov	x2, x20
  405dec:	mov	x3, x19
  405df0:	str	x8, [sp]
  405df4:	bl	405e18 <ferror@plt+0x4528>
  405df8:	str	w25, [x23]
  405dfc:	ldp	x20, x19, [sp, #80]
  405e00:	ldp	x22, x21, [sp, #64]
  405e04:	ldp	x24, x23, [sp, #48]
  405e08:	ldr	x25, [sp, #32]
  405e0c:	ldp	x29, x30, [sp, #16]
  405e10:	add	sp, sp, #0x60
  405e14:	ret
  405e18:	sub	sp, sp, #0x120
  405e1c:	stp	x29, x30, [sp, #192]
  405e20:	add	x29, sp, #0xc0
  405e24:	ldr	x8, [x29, #96]
  405e28:	stp	x28, x27, [sp, #208]
  405e2c:	stp	x26, x25, [sp, #224]
  405e30:	stp	x24, x23, [sp, #240]
  405e34:	stp	x22, x21, [sp, #256]
  405e38:	stp	x20, x19, [sp, #272]
  405e3c:	str	x7, [sp, #96]
  405e40:	stur	x6, [x29, #-40]
  405e44:	mov	w20, w5
  405e48:	mov	w24, w4
  405e4c:	mov	x22, x3
  405e50:	mov	x19, x2
  405e54:	mov	x23, x1
  405e58:	stur	x8, [x29, #-88]
  405e5c:	mov	x28, x0
  405e60:	bl	401810 <__ctype_get_mb_cur_max@plt>
  405e64:	mov	w8, wzr
  405e68:	mov	w15, wzr
  405e6c:	stp	wzr, w20, [sp, #84]
  405e70:	ubfx	w21, w20, #1, #1
  405e74:	mov	w20, w24
  405e78:	add	x9, x19, #0x1
  405e7c:	mov	w14, #0x1                   	// #1
  405e80:	str	x0, [sp, #32]
  405e84:	str	xzr, [sp, #72]
  405e88:	stur	xzr, [x29, #-64]
  405e8c:	stur	xzr, [x29, #-32]
  405e90:	stur	x9, [x29, #-80]
  405e94:	cmp	w20, #0xa
  405e98:	b.hi	406dc4 <ferror@plt+0x54d4>  // b.pmore
  405e9c:	adrp	x12, 40a000 <ferror@plt+0x8710>
  405ea0:	mov	w9, w20
  405ea4:	add	x12, x12, #0xc8
  405ea8:	adr	x10, 405ecc <ferror@plt+0x45dc>
  405eac:	ldrb	w11, [x12, x9]
  405eb0:	add	x10, x10, x11, lsl #2
  405eb4:	mov	x24, x23
  405eb8:	mov	x27, xzr
  405ebc:	mov	w17, wzr
  405ec0:	mov	w16, #0x1                   	// #1
  405ec4:	mov	x23, x22
  405ec8:	br	x10
  405ecc:	adrp	x25, 40a000 <ferror@plt+0x8710>
  405ed0:	add	x25, x25, #0x226
  405ed4:	mov	w2, #0x5                   	// #5
  405ed8:	mov	x0, xzr
  405edc:	mov	x1, x25
  405ee0:	mov	w27, w15
  405ee4:	mov	w26, w14
  405ee8:	mov	w22, w20
  405eec:	bl	401870 <dcgettext@plt>
  405ef0:	mov	x20, x0
  405ef4:	cmp	x0, x25
  405ef8:	b.ne	4060c8 <ferror@plt+0x47d8>  // b.any
  405efc:	bl	408ff4 <ferror@plt+0x7704>
  405f00:	ldrb	w8, [x0]
  405f04:	and	w8, w8, #0xffffffdf
  405f08:	cmp	w8, #0x47
  405f0c:	b.eq	406058 <ferror@plt+0x4768>  // b.none
  405f10:	cmp	w8, #0x55
  405f14:	mov	w9, w22
  405f18:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  405f1c:	ldrb	w8, [x0, #1]
  405f20:	and	w8, w8, #0xffffffdf
  405f24:	cmp	w8, #0x54
  405f28:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  405f2c:	ldrb	w8, [x0, #2]
  405f30:	and	w8, w8, #0xffffffdf
  405f34:	cmp	w8, #0x46
  405f38:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  405f3c:	ldrb	w8, [x0, #3]
  405f40:	cmp	w8, #0x2d
  405f44:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  405f48:	ldrb	w8, [x0, #4]
  405f4c:	cmp	w8, #0x38
  405f50:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  405f54:	ldrb	w8, [x0, #5]
  405f58:	cbnz	w8, 4060b0 <ferror@plt+0x47c0>
  405f5c:	adrp	x20, 40a000 <ferror@plt+0x8710>
  405f60:	add	x20, x20, #0x22a
  405f64:	b	4060c8 <ferror@plt+0x47d8>
  405f68:	mov	w8, #0x1                   	// #1
  405f6c:	b	405fec <ferror@plt+0x46fc>
  405f70:	tbnz	w21, #0, 405fec <ferror@plt+0x46fc>
  405f74:	mov	w16, w8
  405f78:	mov	w17, wzr
  405f7c:	cbz	x24, 405f88 <ferror@plt+0x4698>
  405f80:	mov	w8, #0x27                  	// #39
  405f84:	strb	w8, [x28]
  405f88:	adrp	x8, 40a000 <ferror@plt+0x8710>
  405f8c:	add	x8, x8, #0x228
  405f90:	stur	x8, [x29, #-64]
  405f94:	mov	w8, #0x1                   	// #1
  405f98:	mov	w20, #0x2                   	// #2
  405f9c:	mov	w27, #0x1                   	// #1
  405fa0:	stur	x8, [x29, #-32]
  405fa4:	b	406258 <ferror@plt+0x4968>
  405fa8:	tbz	w21, #0, 406014 <ferror@plt+0x4724>
  405fac:	mov	w8, #0x1                   	// #1
  405fb0:	stur	x8, [x29, #-32]
  405fb4:	adrp	x8, 40a000 <ferror@plt+0x8710>
  405fb8:	add	x8, x8, #0x224
  405fbc:	mov	x27, xzr
  405fc0:	mov	w20, #0x5                   	// #5
  405fc4:	stur	x8, [x29, #-64]
  405fc8:	mov	w16, #0x1                   	// #1
  405fcc:	mov	w17, #0x1                   	// #1
  405fd0:	b	406258 <ferror@plt+0x4968>
  405fd4:	mov	w20, wzr
  405fd8:	mov	x27, xzr
  405fdc:	mov	w17, wzr
  405fe0:	mov	w16, w8
  405fe4:	b	406258 <ferror@plt+0x4968>
  405fe8:	tbz	w21, #0, 406048 <ferror@plt+0x4758>
  405fec:	mov	w9, #0x1                   	// #1
  405ff0:	stur	x9, [x29, #-32]
  405ff4:	adrp	x9, 40a000 <ferror@plt+0x8710>
  405ff8:	add	x9, x9, #0x228
  405ffc:	mov	x27, xzr
  406000:	mov	w20, #0x2                   	// #2
  406004:	stur	x9, [x29, #-64]
  406008:	mov	w16, w8
  40600c:	mov	w17, #0x1                   	// #1
  406010:	b	406258 <ferror@plt+0x4968>
  406014:	mov	w17, wzr
  406018:	cbz	x24, 406024 <ferror@plt+0x4734>
  40601c:	mov	w8, #0x22                  	// #34
  406020:	strb	w8, [x28]
  406024:	adrp	x8, 40a000 <ferror@plt+0x8710>
  406028:	add	x8, x8, #0x224
  40602c:	stur	x8, [x29, #-64]
  406030:	mov	w8, #0x1                   	// #1
  406034:	mov	w27, #0x1                   	// #1
  406038:	mov	w20, #0x5                   	// #5
  40603c:	stur	x8, [x29, #-32]
  406040:	mov	w16, #0x1                   	// #1
  406044:	b	406258 <ferror@plt+0x4968>
  406048:	mov	w16, #0x1                   	// #1
  40604c:	mov	w17, wzr
  406050:	cbnz	x24, 405f80 <ferror@plt+0x4690>
  406054:	b	405f88 <ferror@plt+0x4698>
  406058:	ldrb	w8, [x0, #1]
  40605c:	mov	w9, w22
  406060:	and	w8, w8, #0xffffffdf
  406064:	cmp	w8, #0x42
  406068:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  40606c:	ldrb	w8, [x0, #2]
  406070:	cmp	w8, #0x31
  406074:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  406078:	ldrb	w8, [x0, #3]
  40607c:	cmp	w8, #0x38
  406080:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  406084:	ldrb	w8, [x0, #4]
  406088:	cmp	w8, #0x30
  40608c:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  406090:	ldrb	w8, [x0, #5]
  406094:	cmp	w8, #0x33
  406098:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  40609c:	ldrb	w8, [x0, #6]
  4060a0:	cmp	w8, #0x30
  4060a4:	b.ne	4060b0 <ferror@plt+0x47c0>  // b.any
  4060a8:	ldrb	w8, [x0, #7]
  4060ac:	cbz	w8, 406c90 <ferror@plt+0x53a0>
  4060b0:	cmp	w9, #0x9
  4060b4:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4060b8:	adrp	x9, 40a000 <ferror@plt+0x8710>
  4060bc:	add	x8, x8, #0x228
  4060c0:	add	x9, x9, #0x224
  4060c4:	csel	x20, x9, x8, eq  // eq = none
  4060c8:	adrp	x25, 40a000 <ferror@plt+0x8710>
  4060cc:	add	x25, x25, #0x228
  4060d0:	mov	w2, #0x5                   	// #5
  4060d4:	mov	x0, xzr
  4060d8:	mov	x1, x25
  4060dc:	bl	401870 <dcgettext@plt>
  4060e0:	cmp	x0, x25
  4060e4:	stur	x0, [x29, #-88]
  4060e8:	str	x20, [sp, #96]
  4060ec:	b.eq	4060f8 <ferror@plt+0x4808>  // b.none
  4060f0:	mov	w20, w22
  4060f4:	b	4061dc <ferror@plt+0x48ec>
  4060f8:	bl	408ff4 <ferror@plt+0x7704>
  4060fc:	ldrb	w8, [x0]
  406100:	and	w8, w8, #0xffffffdf
  406104:	cmp	w8, #0x47
  406108:	b.eq	406168 <ferror@plt+0x4878>  // b.none
  40610c:	cmp	w8, #0x55
  406110:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406114:	ldrb	w8, [x0, #1]
  406118:	and	w8, w8, #0xffffffdf
  40611c:	cmp	w8, #0x54
  406120:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406124:	ldrb	w8, [x0, #2]
  406128:	and	w8, w8, #0xffffffdf
  40612c:	cmp	w8, #0x46
  406130:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406134:	ldrb	w8, [x0, #3]
  406138:	cmp	w8, #0x2d
  40613c:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406140:	ldrb	w8, [x0, #4]
  406144:	cmp	w8, #0x38
  406148:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  40614c:	ldrb	w8, [x0, #5]
  406150:	cbnz	w8, 4061bc <ferror@plt+0x48cc>
  406154:	adrp	x8, 40a000 <ferror@plt+0x8710>
  406158:	add	x8, x8, #0x22e
  40615c:	stur	x8, [x29, #-88]
  406160:	mov	w20, w22
  406164:	b	4061dc <ferror@plt+0x48ec>
  406168:	ldrb	w8, [x0, #1]
  40616c:	and	w8, w8, #0xffffffdf
  406170:	cmp	w8, #0x42
  406174:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406178:	ldrb	w8, [x0, #2]
  40617c:	cmp	w8, #0x31
  406180:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406184:	ldrb	w8, [x0, #3]
  406188:	cmp	w8, #0x38
  40618c:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  406190:	ldrb	w8, [x0, #4]
  406194:	cmp	w8, #0x30
  406198:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  40619c:	ldrb	w8, [x0, #5]
  4061a0:	cmp	w8, #0x33
  4061a4:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  4061a8:	ldrb	w8, [x0, #6]
  4061ac:	cmp	w8, #0x30
  4061b0:	b.ne	4061bc <ferror@plt+0x48cc>  // b.any
  4061b4:	ldrb	w8, [x0, #7]
  4061b8:	cbz	w8, 406c9c <ferror@plt+0x53ac>
  4061bc:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4061c0:	adrp	x9, 40a000 <ferror@plt+0x8710>
  4061c4:	cmp	w22, #0x9
  4061c8:	add	x8, x8, #0x228
  4061cc:	add	x9, x9, #0x224
  4061d0:	mov	w20, w22
  4061d4:	csel	x8, x9, x8, eq  // eq = none
  4061d8:	stur	x8, [x29, #-88]
  4061dc:	mov	w14, w26
  4061e0:	mov	w15, w27
  4061e4:	tbnz	w21, #0, 406228 <ferror@plt+0x4938>
  4061e8:	ldr	x8, [sp, #96]
  4061ec:	ldrb	w9, [x8]
  4061f0:	cbz	w9, 406228 <ferror@plt+0x4938>
  4061f4:	mov	w26, w15
  4061f8:	mov	w22, w14
  4061fc:	mov	x10, xzr
  406200:	add	x8, x8, #0x1
  406204:	b	406218 <ferror@plt+0x4928>
  406208:	ldrb	w9, [x8, x10]
  40620c:	add	x27, x10, #0x1
  406210:	mov	x10, x27
  406214:	cbz	w9, 406234 <ferror@plt+0x4944>
  406218:	cmp	x10, x24
  40621c:	b.cs	406208 <ferror@plt+0x4918>  // b.hs, b.nlast
  406220:	strb	w9, [x28, x10]
  406224:	b	406208 <ferror@plt+0x4918>
  406228:	mov	w26, w15
  40622c:	mov	w22, w14
  406230:	mov	x27, xzr
  406234:	ldur	x25, [x29, #-88]
  406238:	mov	x0, x25
  40623c:	bl	401590 <strlen@plt>
  406240:	stur	x0, [x29, #-32]
  406244:	mov	w16, #0x1                   	// #1
  406248:	stur	x25, [x29, #-64]
  40624c:	mov	w17, w21
  406250:	mov	w14, w22
  406254:	mov	w15, w26
  406258:	ldp	x8, x9, [x29, #-40]
  40625c:	eor	w18, w17, #0x1
  406260:	stur	w18, [x29, #-68]
  406264:	mov	x22, xzr
  406268:	cmp	x8, #0x0
  40626c:	cset	w8, eq  // eq = none
  406270:	cmp	x9, #0x0
  406274:	cset	w9, ne  // ne = any
  406278:	cmp	w20, #0x2
  40627c:	cset	w10, ne  // ne = any
  406280:	and	w13, w10, w16
  406284:	and	w12, w9, w17
  406288:	orr	w10, w10, w18
  40628c:	and	w18, w9, w13
  406290:	orr	w9, w13, w17
  406294:	eor	w9, w9, #0x1
  406298:	cset	w11, eq  // eq = none
  40629c:	orr	w8, w8, w9
  4062a0:	and	w12, w16, w12
  4062a4:	str	w10, [sp, #92]
  4062a8:	and	w10, w11, w17
  4062ac:	stur	w8, [x29, #-24]
  4062b0:	eor	w8, w16, #0x1
  4062b4:	stp	w10, w12, [sp, #60]
  4062b8:	stur	w16, [x29, #-72]
  4062bc:	str	w8, [sp, #68]
  4062c0:	stp	w17, w20, [x29, #-48]
  4062c4:	stur	w18, [x29, #-52]
  4062c8:	cmn	x23, #0x1
  4062cc:	b.eq	4062dc <ferror@plt+0x49ec>  // b.none
  4062d0:	cmp	x22, x23
  4062d4:	b.ne	4062e4 <ferror@plt+0x49f4>  // b.any
  4062d8:	b	406c20 <ferror@plt+0x5330>
  4062dc:	ldrb	w8, [x19, x22]
  4062e0:	cbz	w8, 406c28 <ferror@plt+0x5338>
  4062e4:	cbz	w18, 40632c <ferror@plt+0x4a3c>
  4062e8:	ldur	x8, [x29, #-32]
  4062ec:	cmp	x8, #0x2
  4062f0:	add	x20, x22, x8
  4062f4:	b.cc	406320 <ferror@plt+0x4a30>  // b.lo, b.ul, b.last
  4062f8:	cmn	x23, #0x1
  4062fc:	b.ne	406320 <ferror@plt+0x4a30>  // b.any
  406300:	mov	x0, x19
  406304:	mov	w21, w14
  406308:	mov	w25, w15
  40630c:	bl	401590 <strlen@plt>
  406310:	ldp	w18, w17, [x29, #-52]
  406314:	mov	x23, x0
  406318:	mov	w15, w25
  40631c:	mov	w14, w21
  406320:	cmp	x20, x23
  406324:	b.ls	406340 <ferror@plt+0x4a50>  // b.plast
  406328:	ldur	w20, [x29, #-44]
  40632c:	mov	w25, wzr
  406330:	ldrb	w21, [x19, x22]
  406334:	cmp	w21, #0x7e
  406338:	b.ls	40638c <ferror@plt+0x4a9c>  // b.plast
  40633c:	b	4065dc <ferror@plt+0x4cec>
  406340:	ldur	x1, [x29, #-64]
  406344:	ldur	x2, [x29, #-32]
  406348:	add	x0, x19, x22
  40634c:	mov	w26, w15
  406350:	mov	w21, w14
  406354:	bl	4016f0 <bcmp@plt>
  406358:	ldur	w9, [x29, #-68]
  40635c:	ldur	w20, [x29, #-44]
  406360:	cmp	w0, #0x0
  406364:	cset	w8, ne  // ne = any
  406368:	orr	w8, w8, w9
  40636c:	cset	w25, eq  // eq = none
  406370:	tbz	w8, #0, 406ce8 <ferror@plt+0x53f8>
  406374:	ldp	w18, w17, [x29, #-52]
  406378:	mov	w14, w21
  40637c:	mov	w15, w26
  406380:	ldrb	w21, [x19, x22]
  406384:	cmp	w21, #0x7e
  406388:	b.hi	4065dc <ferror@plt+0x4cec>  // b.pmore
  40638c:	adrp	x13, 40a000 <ferror@plt+0x8710>
  406390:	add	x13, x13, #0xd3
  406394:	adr	x12, 4063b8 <ferror@plt+0x4ac8>
  406398:	ldrb	w9, [x13, x21]
  40639c:	add	x12, x12, x9, lsl #2
  4063a0:	mov	w10, wzr
  4063a4:	mov	w8, wzr
  4063a8:	mov	w26, #0x1                   	// #1
  4063ac:	mov	w11, #0x6e                  	// #110
  4063b0:	mov	w9, #0x61                  	// #97
  4063b4:	br	x12
  4063b8:	ldur	w9, [x29, #-24]
  4063bc:	tbnz	w9, #0, 4063dc <ferror@plt+0x4aec>
  4063c0:	ldur	x10, [x29, #-40]
  4063c4:	lsr	w9, w21, #5
  4063c8:	ldr	w9, [x10, w9, uxtw #2]
  4063cc:	lsr	w9, w9, w21
  4063d0:	tbz	w9, #0, 4063dc <ferror@plt+0x4aec>
  4063d4:	mov	w9, w21
  4063d8:	b	4063e4 <ferror@plt+0x4af4>
  4063dc:	mov	w9, w21
  4063e0:	cbz	w25, 40661c <ferror@plt+0x4d2c>
  4063e4:	tbnz	w17, #0, 406ca8 <ferror@plt+0x53b8>
  4063e8:	cmp	w20, #0x2
  4063ec:	cset	w8, ne  // ne = any
  4063f0:	orr	w8, w8, w15
  4063f4:	tbnz	w8, #0, 406430 <ferror@plt+0x4b40>
  4063f8:	cmp	x27, x24
  4063fc:	b.cs	406468 <ferror@plt+0x4b78>  // b.hs, b.nlast
  406400:	mov	w8, #0x27                  	// #39
  406404:	strb	w8, [x28, x27]
  406408:	add	x8, x27, #0x1
  40640c:	cmp	x8, x24
  406410:	b.cc	406474 <ferror@plt+0x4b84>  // b.lo, b.ul, b.last
  406414:	add	x8, x27, #0x2
  406418:	cmp	x8, x24
  40641c:	b.cs	406428 <ferror@plt+0x4b38>  // b.hs, b.nlast
  406420:	mov	w10, #0x27                  	// #39
  406424:	strb	w10, [x28, x8]
  406428:	add	x27, x27, #0x3
  40642c:	mov	w15, #0x1                   	// #1
  406430:	cmp	x27, x24
  406434:	b.cs	406440 <ferror@plt+0x4b50>  // b.hs, b.nlast
  406438:	mov	w8, #0x5c                  	// #92
  40643c:	strb	w8, [x28, x27]
  406440:	add	x27, x27, #0x1
  406444:	cmp	x27, x24
  406448:	b.cs	406450 <ferror@plt+0x4b60>  // b.hs, b.nlast
  40644c:	strb	w9, [x28, x27]
  406450:	add	x27, x27, #0x1
  406454:	and	w14, w14, w26
  406458:	add	x22, x22, #0x1
  40645c:	cmn	x23, #0x1
  406460:	b.ne	4062d0 <ferror@plt+0x49e0>  // b.any
  406464:	b	4062dc <ferror@plt+0x49ec>
  406468:	add	x8, x27, #0x1
  40646c:	cmp	x8, x24
  406470:	b.cs	406414 <ferror@plt+0x4b24>  // b.hs, b.nlast
  406474:	mov	w10, #0x24                  	// #36
  406478:	strb	w10, [x28, x8]
  40647c:	add	x8, x27, #0x2
  406480:	cmp	x8, x24
  406484:	b.cc	406420 <ferror@plt+0x4b30>  // b.lo, b.ul, b.last
  406488:	b	406428 <ferror@plt+0x4b38>
  40648c:	cmp	x23, #0x1
  406490:	b.eq	4064b4 <ferror@plt+0x4bc4>  // b.none
  406494:	cmn	x23, #0x1
  406498:	b.ne	4064b8 <ferror@plt+0x4bc8>  // b.any
  40649c:	ldrb	w8, [x19, #1]
  4064a0:	cbz	w8, 4064b4 <ferror@plt+0x4bc4>
  4064a4:	mov	w8, wzr
  4064a8:	mov	w26, wzr
  4064ac:	mov	x23, #0xffffffffffffffff    	// #-1
  4064b0:	b	4063b8 <ferror@plt+0x4ac8>
  4064b4:	cbz	x22, 4064c4 <ferror@plt+0x4bd4>
  4064b8:	mov	w8, wzr
  4064bc:	mov	w26, wzr
  4064c0:	b	4063b8 <ferror@plt+0x4ac8>
  4064c4:	mov	w10, #0x1                   	// #1
  4064c8:	cmp	w20, #0x2
  4064cc:	b.ne	4064d4 <ferror@plt+0x4be4>  // b.any
  4064d0:	tbnz	w17, #0, 406ca8 <ferror@plt+0x53b8>
  4064d4:	mov	w8, wzr
  4064d8:	mov	w26, w10
  4064dc:	b	4063b8 <ferror@plt+0x4ac8>
  4064e0:	cmp	w20, #0x2
  4064e4:	b.ne	406604 <ferror@plt+0x4d14>  // b.any
  4064e8:	tbz	w17, #0, 406610 <ferror@plt+0x4d20>
  4064ec:	b	406ca8 <ferror@plt+0x53b8>
  4064f0:	mov	w9, #0x66                  	// #102
  4064f4:	b	406660 <ferror@plt+0x4d70>
  4064f8:	mov	w11, #0x74                  	// #116
  4064fc:	b	40650c <ferror@plt+0x4c1c>
  406500:	mov	w9, #0x62                  	// #98
  406504:	b	406660 <ferror@plt+0x4d70>
  406508:	mov	w11, #0x72                  	// #114
  40650c:	ldr	w8, [sp, #92]
  406510:	mov	w9, w11
  406514:	tbnz	w8, #0, 406660 <ferror@plt+0x4d70>
  406518:	b	406ca8 <ferror@plt+0x53b8>
  40651c:	ldur	w8, [x29, #-72]
  406520:	tbz	w8, #0, 406674 <ferror@plt+0x4d84>
  406524:	cmp	w20, #0x2
  406528:	tbnz	w17, #0, 406db8 <ferror@plt+0x54c8>
  40652c:	cset	w8, ne  // ne = any
  406530:	orr	w8, w8, w15
  406534:	tbz	w8, #0, 406848 <ferror@plt+0x4f58>
  406538:	mov	x8, x27
  40653c:	cmp	x8, x24
  406540:	b.cc	406888 <ferror@plt+0x4f98>  // b.lo, b.ul, b.last
  406544:	b	406890 <ferror@plt+0x4fa0>
  406548:	cmp	w20, #0x5
  40654c:	b.eq	4067a8 <ferror@plt+0x4eb8>  // b.none
  406550:	cmp	w20, #0x2
  406554:	b.ne	406838 <ferror@plt+0x4f48>  // b.any
  406558:	tbz	w17, #0, 406838 <ferror@plt+0x4f48>
  40655c:	b	406ca8 <ferror@plt+0x53b8>
  406560:	mov	w9, #0x76                  	// #118
  406564:	b	406660 <ferror@plt+0x4d70>
  406568:	cmp	w20, #0x2
  40656c:	b.ne	406684 <ferror@plt+0x4d94>  // b.any
  406570:	tbnz	w17, #0, 406ca8 <ferror@plt+0x53b8>
  406574:	ldr	x10, [sp, #72]
  406578:	cmp	x24, #0x0
  40657c:	cset	w8, eq  // eq = none
  406580:	cmp	x10, #0x0
  406584:	cset	w9, ne  // ne = any
  406588:	orr	w8, w9, w8
  40658c:	cmp	w8, #0x0
  406590:	csel	x10, x10, x24, ne  // ne = any
  406594:	csel	x24, x24, xzr, ne  // ne = any
  406598:	cmp	x27, x24
  40659c:	str	x10, [sp, #72]
  4065a0:	b.cs	406784 <ferror@plt+0x4e94>  // b.hs, b.nlast
  4065a4:	mov	w8, #0x27                  	// #39
  4065a8:	strb	w8, [x28, x27]
  4065ac:	add	x8, x27, #0x1
  4065b0:	cmp	x8, x24
  4065b4:	b.cc	406790 <ferror@plt+0x4ea0>  // b.lo, b.ul, b.last
  4065b8:	add	x8, x27, #0x2
  4065bc:	cmp	x8, x24
  4065c0:	b.cs	4065cc <ferror@plt+0x4cdc>  // b.hs, b.nlast
  4065c4:	mov	w9, #0x27                  	// #39
  4065c8:	strb	w9, [x28, x8]
  4065cc:	mov	w15, wzr
  4065d0:	mov	w8, wzr
  4065d4:	add	x27, x27, #0x3
  4065d8:	b	406688 <ferror@plt+0x4d98>
  4065dc:	ldr	x8, [sp, #32]
  4065e0:	stp	w15, w14, [sp, #24]
  4065e4:	cmp	x8, #0x1
  4065e8:	b.ne	40669c <ferror@plt+0x4dac>  // b.any
  4065ec:	bl	4017d0 <__ctype_b_loc@plt>
  4065f0:	ldr	x8, [x0]
  4065f4:	mov	w20, #0x1                   	// #1
  4065f8:	ldrh	w8, [x8, x21, lsl #1]
  4065fc:	ubfx	w26, w8, #14, #1
  406600:	b	4069f8 <ferror@plt+0x5108>
  406604:	ldr	w8, [sp, #64]
  406608:	mov	w9, #0x5c                  	// #92
  40660c:	tbz	w8, #0, 406660 <ferror@plt+0x4d70>
  406610:	mov	w8, wzr
  406614:	mov	w26, wzr
  406618:	mov	w21, #0x5c                  	// #92
  40661c:	tbnz	w8, #0, 406650 <ferror@plt+0x4d60>
  406620:	tbz	w15, #0, 406650 <ferror@plt+0x4d60>
  406624:	cmp	x27, x24
  406628:	b.cs	406634 <ferror@plt+0x4d44>  // b.hs, b.nlast
  40662c:	mov	w8, #0x27                  	// #39
  406630:	strb	w8, [x28, x27]
  406634:	add	x8, x27, #0x1
  406638:	cmp	x8, x24
  40663c:	b.cs	406648 <ferror@plt+0x4d58>  // b.hs, b.nlast
  406640:	mov	w9, #0x27                  	// #39
  406644:	strb	w9, [x28, x8]
  406648:	mov	w15, wzr
  40664c:	add	x27, x27, #0x2
  406650:	mov	w9, w21
  406654:	cmp	x27, x24
  406658:	b.cc	40644c <ferror@plt+0x4b5c>  // b.lo, b.ul, b.last
  40665c:	b	406450 <ferror@plt+0x4b60>
  406660:	ldur	w10, [x29, #-72]
  406664:	mov	w8, wzr
  406668:	mov	w26, wzr
  40666c:	tbz	w10, #0, 4063b8 <ferror@plt+0x4ac8>
  406670:	b	4063e4 <ferror@plt+0x4af4>
  406674:	ldr	w8, [sp, #88]
  406678:	tbnz	w8, #0, 406458 <ferror@plt+0x4b68>
  40667c:	mov	w21, wzr
  406680:	b	4064b8 <ferror@plt+0x4bc8>
  406684:	mov	w8, wzr
  406688:	mov	w9, #0x1                   	// #1
  40668c:	mov	w21, #0x27                  	// #39
  406690:	str	w9, [sp, #84]
  406694:	mov	w26, #0x1                   	// #1
  406698:	b	4063b8 <ferror@plt+0x4ac8>
  40669c:	cmn	x23, #0x1
  4066a0:	stur	xzr, [x29, #-16]
  4066a4:	b.eq	40691c <ferror@plt+0x502c>  // b.none
  4066a8:	ldr	w8, [sp, #60]
  4066ac:	stp	x23, x19, [sp, #40]
  4066b0:	tbz	w8, #0, 406934 <ferror@plt+0x5044>
  4066b4:	ldur	x8, [x29, #-80]
  4066b8:	mov	x20, xzr
  4066bc:	mov	w26, #0x1                   	// #1
  4066c0:	add	x8, x8, x22
  4066c4:	str	x8, [sp, #16]
  4066c8:	b	4066f4 <ferror@plt+0x4e04>
  4066cc:	ldur	w0, [x29, #-20]
  4066d0:	bl	4018a0 <iswprint@plt>
  4066d4:	cmp	w0, #0x0
  4066d8:	cset	w8, ne  // ne = any
  4066dc:	sub	x0, x29, #0x10
  4066e0:	and	w26, w26, w8
  4066e4:	add	x20, x23, x20
  4066e8:	bl	401760 <mbsinit@plt>
  4066ec:	ldr	x23, [sp, #40]
  4066f0:	cbnz	w0, 4069f4 <ferror@plt+0x5104>
  4066f4:	ldr	x8, [sp, #48]
  4066f8:	mov	x19, x28
  4066fc:	add	x28, x20, x22
  406700:	sub	x2, x23, x28
  406704:	add	x1, x8, x28
  406708:	sub	x0, x29, #0x14
  40670c:	sub	x3, x29, #0x10
  406710:	bl	408ea4 <ferror@plt+0x75b4>
  406714:	cmn	x0, #0x2
  406718:	b.eq	4069b4 <ferror@plt+0x50c4>  // b.none
  40671c:	mov	x23, x0
  406720:	cmn	x0, #0x1
  406724:	b.eq	4069a4 <ferror@plt+0x50b4>  // b.none
  406728:	mov	x28, x19
  40672c:	cbz	x23, 4069ac <ferror@plt+0x50bc>
  406730:	ldr	x19, [sp, #48]
  406734:	cmp	x23, #0x2
  406738:	b.cc	4066cc <ferror@plt+0x4ddc>  // b.lo, b.ul, b.last
  40673c:	ldr	x9, [sp, #16]
  406740:	sub	x8, x23, #0x1
  406744:	add	x9, x9, x20
  406748:	b	406758 <ferror@plt+0x4e68>
  40674c:	subs	x8, x8, #0x1
  406750:	add	x9, x9, #0x1
  406754:	b.eq	4066cc <ferror@plt+0x4ddc>  // b.none
  406758:	ldrb	w10, [x9]
  40675c:	sub	w10, w10, #0x5b
  406760:	cmp	w10, #0x21
  406764:	b.hi	40674c <ferror@plt+0x4e5c>  // b.pmore
  406768:	mov	w11, #0x1                   	// #1
  40676c:	lsl	x10, x11, x10
  406770:	mov	x11, #0x2b                  	// #43
  406774:	movk	x11, #0x2, lsl #32
  406778:	tst	x10, x11
  40677c:	b.eq	40674c <ferror@plt+0x4e5c>  // b.none
  406780:	b	406cd0 <ferror@plt+0x53e0>
  406784:	add	x8, x27, #0x1
  406788:	cmp	x8, x24
  40678c:	b.cs	4065b8 <ferror@plt+0x4cc8>  // b.hs, b.nlast
  406790:	mov	w9, #0x5c                  	// #92
  406794:	strb	w9, [x28, x8]
  406798:	add	x8, x27, #0x2
  40679c:	cmp	x8, x24
  4067a0:	b.cc	4065c4 <ferror@plt+0x4cd4>  // b.lo, b.ul, b.last
  4067a4:	b	4065cc <ferror@plt+0x4cdc>
  4067a8:	ldr	w8, [sp, #88]
  4067ac:	tbz	w8, #2, 406838 <ferror@plt+0x4f48>
  4067b0:	add	x9, x22, #0x2
  4067b4:	cmp	x9, x23
  4067b8:	b.cs	406838 <ferror@plt+0x4f48>  // b.hs, b.nlast
  4067bc:	add	x8, x22, x19
  4067c0:	ldrb	w8, [x8, #1]
  4067c4:	cmp	w8, #0x3f
  4067c8:	b.ne	406838 <ferror@plt+0x4f48>  // b.any
  4067cc:	ldrb	w21, [x19, x9]
  4067d0:	mov	w8, wzr
  4067d4:	cmp	w21, #0x3e
  4067d8:	b.hi	406c14 <ferror@plt+0x5324>  // b.pmore
  4067dc:	mov	w10, #0x1                   	// #1
  4067e0:	mov	x11, #0xa38200000000        	// #179778741075968
  4067e4:	lsl	x10, x10, x21
  4067e8:	movk	x11, #0x7000, lsl #48
  4067ec:	tst	x10, x11
  4067f0:	b.eq	406c14 <ferror@plt+0x5324>  // b.none
  4067f4:	tbnz	w17, #0, 406ca8 <ferror@plt+0x53b8>
  4067f8:	cmp	x27, x24
  4067fc:	b.cs	406bcc <ferror@plt+0x52dc>  // b.hs, b.nlast
  406800:	mov	w8, #0x3f                  	// #63
  406804:	strb	w8, [x28, x27]
  406808:	add	x8, x27, #0x1
  40680c:	cmp	x8, x24
  406810:	b.cc	406bd8 <ferror@plt+0x52e8>  // b.lo, b.ul, b.last
  406814:	add	x8, x27, #0x2
  406818:	cmp	x8, x24
  40681c:	b.cs	406bec <ferror@plt+0x52fc>  // b.hs, b.nlast
  406820:	mov	w10, #0x22                  	// #34
  406824:	strb	w10, [x28, x8]
  406828:	add	x8, x27, #0x3
  40682c:	cmp	x8, x24
  406830:	b.cc	406bf8 <ferror@plt+0x5308>  // b.lo, b.ul, b.last
  406834:	b	406c00 <ferror@plt+0x5310>
  406838:	mov	w8, wzr
  40683c:	mov	w26, wzr
  406840:	mov	w21, #0x3f                  	// #63
  406844:	b	4063b8 <ferror@plt+0x4ac8>
  406848:	cmp	x27, x24
  40684c:	b.cs	4068f8 <ferror@plt+0x5008>  // b.hs, b.nlast
  406850:	mov	w8, #0x27                  	// #39
  406854:	strb	w8, [x28, x27]
  406858:	add	x8, x27, #0x1
  40685c:	cmp	x8, x24
  406860:	b.cc	406904 <ferror@plt+0x5014>  // b.lo, b.ul, b.last
  406864:	add	x8, x27, #0x2
  406868:	cmp	x8, x24
  40686c:	b.cs	406878 <ferror@plt+0x4f88>  // b.hs, b.nlast
  406870:	mov	w9, #0x27                  	// #39
  406874:	strb	w9, [x28, x8]
  406878:	add	x8, x27, #0x3
  40687c:	mov	w15, #0x1                   	// #1
  406880:	cmp	x8, x24
  406884:	b.cs	406890 <ferror@plt+0x4fa0>  // b.hs, b.nlast
  406888:	mov	w9, #0x5c                  	// #92
  40688c:	strb	w9, [x28, x8]
  406890:	cmp	w20, #0x2
  406894:	add	x27, x8, #0x1
  406898:	b.eq	4068e8 <ferror@plt+0x4ff8>  // b.none
  40689c:	add	x9, x22, #0x1
  4068a0:	cmp	x9, x23
  4068a4:	b.cs	4068e8 <ferror@plt+0x4ff8>  // b.hs, b.nlast
  4068a8:	ldrb	w9, [x19, x9]
  4068ac:	sub	w9, w9, #0x30
  4068b0:	cmp	w9, #0x9
  4068b4:	b.hi	4068e8 <ferror@plt+0x4ff8>  // b.pmore
  4068b8:	cmp	x27, x24
  4068bc:	b.cs	4068c8 <ferror@plt+0x4fd8>  // b.hs, b.nlast
  4068c0:	mov	w9, #0x30                  	// #48
  4068c4:	strb	w9, [x28, x27]
  4068c8:	add	x9, x8, #0x2
  4068cc:	cmp	x9, x24
  4068d0:	b.cs	4068dc <ferror@plt+0x4fec>  // b.hs, b.nlast
  4068d4:	mov	w10, #0x30                  	// #48
  4068d8:	strb	w10, [x28, x9]
  4068dc:	mov	w26, wzr
  4068e0:	add	x27, x8, #0x3
  4068e4:	b	4068ec <ferror@plt+0x4ffc>
  4068e8:	mov	w26, wzr
  4068ec:	mov	w8, #0x1                   	// #1
  4068f0:	mov	w21, #0x30                  	// #48
  4068f4:	b	4063b8 <ferror@plt+0x4ac8>
  4068f8:	add	x8, x27, #0x1
  4068fc:	cmp	x8, x24
  406900:	b.cs	406864 <ferror@plt+0x4f74>  // b.hs, b.nlast
  406904:	mov	w9, #0x24                  	// #36
  406908:	strb	w9, [x28, x8]
  40690c:	add	x8, x27, #0x2
  406910:	cmp	x8, x24
  406914:	b.cc	406870 <ferror@plt+0x4f80>  // b.lo, b.ul, b.last
  406918:	b	406878 <ferror@plt+0x4f88>
  40691c:	mov	x0, x19
  406920:	bl	401590 <strlen@plt>
  406924:	mov	x23, x0
  406928:	ldr	w8, [sp, #60]
  40692c:	stp	x23, x19, [sp, #40]
  406930:	tbnz	w8, #0, 4066b4 <ferror@plt+0x4dc4>
  406934:	mov	x20, xzr
  406938:	mov	w26, #0x1                   	// #1
  40693c:	ldr	x8, [sp, #48]
  406940:	mov	x19, x28
  406944:	add	x28, x20, x22
  406948:	sub	x2, x23, x28
  40694c:	add	x1, x8, x28
  406950:	sub	x0, x29, #0x14
  406954:	sub	x3, x29, #0x10
  406958:	bl	408ea4 <ferror@plt+0x75b4>
  40695c:	cmn	x0, #0x2
  406960:	b.eq	4069b4 <ferror@plt+0x50c4>  // b.none
  406964:	mov	x23, x0
  406968:	cmn	x0, #0x1
  40696c:	b.eq	4069a4 <ferror@plt+0x50b4>  // b.none
  406970:	mov	x28, x19
  406974:	cbz	x23, 4069ac <ferror@plt+0x50bc>
  406978:	ldur	w0, [x29, #-20]
  40697c:	bl	4018a0 <iswprint@plt>
  406980:	cmp	w0, #0x0
  406984:	cset	w8, ne  // ne = any
  406988:	sub	x0, x29, #0x10
  40698c:	and	w26, w26, w8
  406990:	add	x20, x23, x20
  406994:	bl	401760 <mbsinit@plt>
  406998:	ldr	x23, [sp, #40]
  40699c:	cbz	w0, 40693c <ferror@plt+0x504c>
  4069a0:	b	4069f4 <ferror@plt+0x5104>
  4069a4:	mov	w26, wzr
  4069a8:	mov	x28, x19
  4069ac:	ldr	x23, [sp, #40]
  4069b0:	b	4069f4 <ferror@plt+0x5104>
  4069b4:	ldr	x23, [sp, #40]
  4069b8:	cmp	x28, x23
  4069bc:	b.cs	4069ec <ferror@plt+0x50fc>  // b.hs, b.nlast
  4069c0:	sub	x8, x23, x22
  4069c4:	ldr	x9, [sp, #48]
  4069c8:	ldrb	w9, [x9, x28]
  4069cc:	cbz	w9, 4069ec <ferror@plt+0x50fc>
  4069d0:	add	x20, x20, #0x1
  4069d4:	add	x28, x20, x22
  4069d8:	cmp	x28, x23
  4069dc:	b.cc	4069c4 <ferror@plt+0x50d4>  // b.lo, b.ul, b.last
  4069e0:	mov	w26, wzr
  4069e4:	mov	x20, x8
  4069e8:	b	4069f0 <ferror@plt+0x5100>
  4069ec:	mov	w26, wzr
  4069f0:	mov	x28, x19
  4069f4:	ldr	x19, [sp, #48]
  4069f8:	ldr	w8, [sp, #68]
  4069fc:	ldp	w15, w14, [sp, #24]
  406a00:	ldp	w18, w17, [x29, #-52]
  406a04:	cmp	x20, #0x1
  406a08:	orr	w8, w26, w8
  406a0c:	b.hi	406a20 <ferror@plt+0x5130>  // b.pmore
  406a10:	tbz	w8, #0, 406a20 <ferror@plt+0x5130>
  406a14:	ldur	w20, [x29, #-44]
  406a18:	mov	w8, wzr
  406a1c:	b	4063b8 <ferror@plt+0x4ac8>
  406a20:	add	x9, x20, x22
  406a24:	ldur	w20, [x29, #-44]
  406a28:	mov	w10, wzr
  406a2c:	b	406a40 <ferror@plt+0x5150>
  406a30:	ldur	x12, [x29, #-80]
  406a34:	add	x27, x27, #0x1
  406a38:	ldrb	w21, [x12, x22]
  406a3c:	mov	x22, x11
  406a40:	tbz	w8, #0, 406a70 <ferror@plt+0x5180>
  406a44:	tbz	w25, #0, 406adc <ferror@plt+0x51ec>
  406a48:	cmp	x27, x24
  406a4c:	b.cs	406a58 <ferror@plt+0x5168>  // b.hs, b.nlast
  406a50:	mov	w11, #0x5c                  	// #92
  406a54:	strb	w11, [x28, x27]
  406a58:	mov	w25, wzr
  406a5c:	add	x27, x27, #0x1
  406a60:	add	x11, x22, #0x1
  406a64:	cmp	x9, x11
  406a68:	b.hi	406aec <ferror@plt+0x51fc>  // b.pmore
  406a6c:	b	406bc0 <ferror@plt+0x52d0>
  406a70:	tbnz	w17, #0, 406ca8 <ferror@plt+0x53b8>
  406a74:	cmp	w20, #0x2
  406a78:	cset	w10, ne  // ne = any
  406a7c:	orr	w10, w10, w15
  406a80:	tbz	w10, #0, 406b34 <ferror@plt+0x5244>
  406a84:	cmp	x27, x24
  406a88:	b.cs	406b74 <ferror@plt+0x5284>  // b.hs, b.nlast
  406a8c:	mov	w10, #0x5c                  	// #92
  406a90:	strb	w10, [x28, x27]
  406a94:	add	x10, x27, #0x1
  406a98:	cmp	x10, x24
  406a9c:	b.cc	406b80 <ferror@plt+0x5290>  // b.lo, b.ul, b.last
  406aa0:	add	x10, x27, #0x2
  406aa4:	cmp	x10, x24
  406aa8:	b.cs	406ab8 <ferror@plt+0x51c8>  // b.hs, b.nlast
  406aac:	mov	w11, #0x30                  	// #48
  406ab0:	bfxil	w11, w21, #3, #3
  406ab4:	strb	w11, [x28, x10]
  406ab8:	mov	w11, #0x30                  	// #48
  406abc:	bfxil	w11, w21, #0, #3
  406ac0:	add	x27, x27, #0x3
  406ac4:	mov	w10, #0x1                   	// #1
  406ac8:	mov	w21, w11
  406acc:	add	x11, x22, #0x1
  406ad0:	cmp	x9, x11
  406ad4:	b.hi	406aec <ferror@plt+0x51fc>  // b.pmore
  406ad8:	b	406bc0 <ferror@plt+0x52d0>
  406adc:	mov	w25, wzr
  406ae0:	add	x11, x22, #0x1
  406ae4:	cmp	x9, x11
  406ae8:	b.ls	406bc0 <ferror@plt+0x52d0>  // b.plast
  406aec:	and	w12, w10, #0x1
  406af0:	orn	w12, w12, w15
  406af4:	tbnz	w12, #0, 406b24 <ferror@plt+0x5234>
  406af8:	cmp	x27, x24
  406afc:	b.cs	406b08 <ferror@plt+0x5218>  // b.hs, b.nlast
  406b00:	mov	w12, #0x27                  	// #39
  406b04:	strb	w12, [x28, x27]
  406b08:	add	x12, x27, #0x1
  406b0c:	cmp	x12, x24
  406b10:	b.cs	406b1c <ferror@plt+0x522c>  // b.hs, b.nlast
  406b14:	mov	w13, #0x27                  	// #39
  406b18:	strb	w13, [x28, x12]
  406b1c:	mov	w15, wzr
  406b20:	add	x27, x27, #0x2
  406b24:	cmp	x27, x24
  406b28:	b.cs	406a30 <ferror@plt+0x5140>  // b.hs, b.nlast
  406b2c:	strb	w21, [x28, x27]
  406b30:	b	406a30 <ferror@plt+0x5140>
  406b34:	cmp	x27, x24
  406b38:	b.cs	406b9c <ferror@plt+0x52ac>  // b.hs, b.nlast
  406b3c:	mov	w10, #0x27                  	// #39
  406b40:	strb	w10, [x28, x27]
  406b44:	add	x10, x27, #0x1
  406b48:	cmp	x10, x24
  406b4c:	b.cc	406ba8 <ferror@plt+0x52b8>  // b.lo, b.ul, b.last
  406b50:	add	x10, x27, #0x2
  406b54:	cmp	x10, x24
  406b58:	b.cs	406b64 <ferror@plt+0x5274>  // b.hs, b.nlast
  406b5c:	mov	w11, #0x27                  	// #39
  406b60:	strb	w11, [x28, x10]
  406b64:	add	x27, x27, #0x3
  406b68:	mov	w15, #0x1                   	// #1
  406b6c:	cmp	x27, x24
  406b70:	b.cc	406a8c <ferror@plt+0x519c>  // b.lo, b.ul, b.last
  406b74:	add	x10, x27, #0x1
  406b78:	cmp	x10, x24
  406b7c:	b.cs	406aa0 <ferror@plt+0x51b0>  // b.hs, b.nlast
  406b80:	mov	w11, #0x30                  	// #48
  406b84:	bfxil	w11, w21, #6, #2
  406b88:	strb	w11, [x28, x10]
  406b8c:	add	x10, x27, #0x2
  406b90:	cmp	x10, x24
  406b94:	b.cc	406aac <ferror@plt+0x51bc>  // b.lo, b.ul, b.last
  406b98:	b	406ab8 <ferror@plt+0x51c8>
  406b9c:	add	x10, x27, #0x1
  406ba0:	cmp	x10, x24
  406ba4:	b.cs	406b50 <ferror@plt+0x5260>  // b.hs, b.nlast
  406ba8:	mov	w11, #0x24                  	// #36
  406bac:	strb	w11, [x28, x10]
  406bb0:	add	x10, x27, #0x2
  406bb4:	cmp	x10, x24
  406bb8:	b.cc	406b5c <ferror@plt+0x526c>  // b.lo, b.ul, b.last
  406bbc:	b	406b64 <ferror@plt+0x5274>
  406bc0:	and	w8, w10, #0x1
  406bc4:	tbz	w8, #0, 406620 <ferror@plt+0x4d30>
  406bc8:	b	406650 <ferror@plt+0x4d60>
  406bcc:	add	x8, x27, #0x1
  406bd0:	cmp	x8, x24
  406bd4:	b.cs	406814 <ferror@plt+0x4f24>  // b.hs, b.nlast
  406bd8:	mov	w10, #0x22                  	// #34
  406bdc:	strb	w10, [x28, x8]
  406be0:	add	x8, x27, #0x2
  406be4:	cmp	x8, x24
  406be8:	b.cc	406820 <ferror@plt+0x4f30>  // b.lo, b.ul, b.last
  406bec:	add	x8, x27, #0x3
  406bf0:	cmp	x8, x24
  406bf4:	b.cs	406c00 <ferror@plt+0x5310>  // b.hs, b.nlast
  406bf8:	mov	w10, #0x3f                  	// #63
  406bfc:	strb	w10, [x28, x8]
  406c00:	mov	w8, wzr
  406c04:	mov	w26, wzr
  406c08:	add	x27, x27, #0x4
  406c0c:	mov	x22, x9
  406c10:	b	4063b8 <ferror@plt+0x4ac8>
  406c14:	mov	w21, #0x3f                  	// #63
  406c18:	mov	w26, w8
  406c1c:	b	4063b8 <ferror@plt+0x4ac8>
  406c20:	mov	x23, x22
  406c24:	b	406c2c <ferror@plt+0x533c>
  406c28:	mov	x23, #0xffffffffffffffff    	// #-1
  406c2c:	cmp	w20, #0x2
  406c30:	cset	w8, eq  // eq = none
  406c34:	cmp	x27, #0x0
  406c38:	cset	w9, eq  // eq = none
  406c3c:	and	w8, w8, w9
  406c40:	and	w8, w17, w8
  406c44:	tbnz	w8, #0, 406ca8 <ferror@plt+0x53b8>
  406c48:	cmp	w20, #0x2
  406c4c:	cset	w8, ne  // ne = any
  406c50:	orr	w8, w17, w8
  406c54:	tbnz	w8, #0, 406d70 <ferror@plt+0x5480>
  406c58:	ldr	w8, [sp, #84]
  406c5c:	eor	w8, w8, #0x1
  406c60:	tbnz	w8, #0, 406d70 <ferror@plt+0x5480>
  406c64:	mov	x22, x23
  406c68:	tbnz	w14, #0, 406d40 <ferror@plt+0x5450>
  406c6c:	ldr	x23, [sp, #72]
  406c70:	mov	w21, wzr
  406c74:	cbz	x23, 406d6c <ferror@plt+0x547c>
  406c78:	ldur	w8, [x29, #-72]
  406c7c:	mov	w20, #0x2                   	// #2
  406c80:	mov	w14, w21
  406c84:	mov	w17, w21
  406c88:	cbz	x24, 405e94 <ferror@plt+0x45a4>
  406c8c:	b	406d70 <ferror@plt+0x5480>
  406c90:	adrp	x20, 40a000 <ferror@plt+0x8710>
  406c94:	add	x20, x20, #0x232
  406c98:	b	4060c8 <ferror@plt+0x47d8>
  406c9c:	adrp	x8, 40a000 <ferror@plt+0x8710>
  406ca0:	add	x8, x8, #0x236
  406ca4:	b	40615c <ferror@plt+0x486c>
  406ca8:	ldur	w8, [x29, #-72]
  406cac:	ldr	x7, [sp, #96]
  406cb0:	mov	w9, #0x4                   	// #4
  406cb4:	tst	w8, #0x1
  406cb8:	mov	w8, #0x2                   	// #2
  406cbc:	csel	w8, w9, w8, ne  // ne = any
  406cc0:	cmp	w20, #0x2
  406cc4:	b.ne	406cec <ferror@plt+0x53fc>  // b.any
  406cc8:	mov	w20, w8
  406ccc:	b	406cec <ferror@plt+0x53fc>
  406cd0:	ldur	w8, [x29, #-72]
  406cd4:	ldr	x23, [sp, #40]
  406cd8:	mov	w9, #0x4                   	// #4
  406cdc:	tst	w8, #0x1
  406ce0:	mov	w8, #0x2                   	// #2
  406ce4:	csel	w20, w9, w8, ne  // ne = any
  406ce8:	ldr	x7, [sp, #96]
  406cec:	ldr	w8, [sp, #88]
  406cf0:	mov	x0, x28
  406cf4:	mov	x1, x24
  406cf8:	mov	x2, x19
  406cfc:	and	w5, w8, #0xfffffffd
  406d00:	ldur	x8, [x29, #-88]
  406d04:	mov	x3, x23
  406d08:	mov	w4, w20
  406d0c:	mov	x6, xzr
  406d10:	str	x8, [sp]
  406d14:	bl	405e18 <ferror@plt+0x4528>
  406d18:	mov	x27, x0
  406d1c:	mov	x0, x27
  406d20:	ldp	x20, x19, [sp, #272]
  406d24:	ldp	x22, x21, [sp, #256]
  406d28:	ldp	x24, x23, [sp, #240]
  406d2c:	ldp	x26, x25, [sp, #224]
  406d30:	ldp	x28, x27, [sp, #208]
  406d34:	ldp	x29, x30, [sp, #192]
  406d38:	add	sp, sp, #0x120
  406d3c:	ret
  406d40:	ldur	x8, [x29, #-88]
  406d44:	ldr	x1, [sp, #72]
  406d48:	ldr	w5, [sp, #88]
  406d4c:	ldur	x6, [x29, #-40]
  406d50:	ldr	x7, [sp, #96]
  406d54:	mov	w4, #0x5                   	// #5
  406d58:	str	x8, [sp]
  406d5c:	mov	x0, x28
  406d60:	mov	x2, x19
  406d64:	mov	x3, x22
  406d68:	b	406d14 <ferror@plt+0x5424>
  406d6c:	mov	w17, w21
  406d70:	ldur	x8, [x29, #-64]
  406d74:	cbz	x8, 406da8 <ferror@plt+0x54b8>
  406d78:	tbnz	w17, #0, 406da8 <ferror@plt+0x54b8>
  406d7c:	ldrb	w9, [x8]
  406d80:	cbz	w9, 406da8 <ferror@plt+0x54b8>
  406d84:	add	x8, x8, #0x1
  406d88:	b	406d98 <ferror@plt+0x54a8>
  406d8c:	ldrb	w9, [x8], #1
  406d90:	add	x27, x27, #0x1
  406d94:	cbz	w9, 406da8 <ferror@plt+0x54b8>
  406d98:	cmp	x27, x24
  406d9c:	b.cs	406d8c <ferror@plt+0x549c>  // b.hs, b.nlast
  406da0:	strb	w9, [x28, x27]
  406da4:	b	406d8c <ferror@plt+0x549c>
  406da8:	cmp	x27, x24
  406dac:	b.cs	406d1c <ferror@plt+0x542c>  // b.hs, b.nlast
  406db0:	strb	wzr, [x28, x27]
  406db4:	b	406d1c <ferror@plt+0x542c>
  406db8:	b.ne	406ce8 <ferror@plt+0x53f8>  // b.any
  406dbc:	mov	w20, #0x4                   	// #4
  406dc0:	b	406ce8 <ferror@plt+0x53f8>
  406dc4:	bl	401740 <abort@plt>
  406dc8:	sub	sp, sp, #0x60
  406dcc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  406dd0:	add	x8, x8, #0x2d8
  406dd4:	cmp	x2, #0x0
  406dd8:	stp	x29, x30, [sp, #16]
  406ddc:	stp	x26, x25, [sp, #32]
  406de0:	stp	x24, x23, [sp, #48]
  406de4:	stp	x22, x21, [sp, #64]
  406de8:	stp	x20, x19, [sp, #80]
  406dec:	add	x29, sp, #0x10
  406df0:	mov	x19, x1
  406df4:	mov	x20, x0
  406df8:	csel	x25, x8, x2, eq  // eq = none
  406dfc:	bl	4018c0 <__errno_location@plt>
  406e00:	ldp	w4, w8, [x25]
  406e04:	ldp	x7, x9, [x25, #40]
  406e08:	ldr	w26, [x0]
  406e0c:	add	x23, x25, #0x8
  406e10:	orr	w22, w8, #0x1
  406e14:	mov	x21, x0
  406e18:	mov	x0, xzr
  406e1c:	mov	x1, xzr
  406e20:	mov	x2, x20
  406e24:	mov	x3, x19
  406e28:	mov	w5, w22
  406e2c:	mov	x6, x23
  406e30:	str	x9, [sp]
  406e34:	bl	405e18 <ferror@plt+0x4528>
  406e38:	add	x24, x0, #0x1
  406e3c:	mov	x0, x24
  406e40:	bl	407e68 <ferror@plt+0x6578>
  406e44:	ldr	w4, [x25]
  406e48:	ldp	x7, x8, [x25, #40]
  406e4c:	mov	x1, x24
  406e50:	mov	x2, x20
  406e54:	mov	x3, x19
  406e58:	mov	w5, w22
  406e5c:	mov	x6, x23
  406e60:	mov	x25, x0
  406e64:	str	x8, [sp]
  406e68:	bl	405e18 <ferror@plt+0x4528>
  406e6c:	str	w26, [x21]
  406e70:	mov	x0, x25
  406e74:	ldp	x20, x19, [sp, #80]
  406e78:	ldp	x22, x21, [sp, #64]
  406e7c:	ldp	x24, x23, [sp, #48]
  406e80:	ldp	x26, x25, [sp, #32]
  406e84:	ldp	x29, x30, [sp, #16]
  406e88:	add	sp, sp, #0x60
  406e8c:	ret
  406e90:	sub	sp, sp, #0x70
  406e94:	adrp	x8, 41b000 <ferror@plt+0x19710>
  406e98:	add	x8, x8, #0x2d8
  406e9c:	cmp	x3, #0x0
  406ea0:	stp	x29, x30, [sp, #16]
  406ea4:	stp	x28, x27, [sp, #32]
  406ea8:	stp	x26, x25, [sp, #48]
  406eac:	stp	x24, x23, [sp, #64]
  406eb0:	stp	x22, x21, [sp, #80]
  406eb4:	stp	x20, x19, [sp, #96]
  406eb8:	add	x29, sp, #0x10
  406ebc:	mov	x19, x2
  406ec0:	mov	x22, x1
  406ec4:	mov	x23, x0
  406ec8:	csel	x21, x8, x3, eq  // eq = none
  406ecc:	bl	4018c0 <__errno_location@plt>
  406ed0:	ldp	w4, w8, [x21]
  406ed4:	cmp	x19, #0x0
  406ed8:	ldp	x7, x9, [x21, #40]
  406edc:	ldr	w28, [x0]
  406ee0:	cset	w10, eq  // eq = none
  406ee4:	orr	w25, w8, w10
  406ee8:	add	x26, x21, #0x8
  406eec:	mov	x24, x0
  406ef0:	mov	x0, xzr
  406ef4:	mov	x1, xzr
  406ef8:	mov	x2, x23
  406efc:	mov	x3, x22
  406f00:	mov	w5, w25
  406f04:	mov	x6, x26
  406f08:	str	x9, [sp]
  406f0c:	bl	405e18 <ferror@plt+0x4528>
  406f10:	add	x27, x0, #0x1
  406f14:	mov	x20, x0
  406f18:	mov	x0, x27
  406f1c:	bl	407e68 <ferror@plt+0x6578>
  406f20:	ldr	w4, [x21]
  406f24:	ldp	x7, x8, [x21, #40]
  406f28:	mov	x1, x27
  406f2c:	mov	x2, x23
  406f30:	mov	x3, x22
  406f34:	mov	w5, w25
  406f38:	mov	x6, x26
  406f3c:	mov	x21, x0
  406f40:	str	x8, [sp]
  406f44:	bl	405e18 <ferror@plt+0x4528>
  406f48:	str	w28, [x24]
  406f4c:	cbz	x19, 406f54 <ferror@plt+0x5664>
  406f50:	str	x20, [x19]
  406f54:	mov	x0, x21
  406f58:	ldp	x20, x19, [sp, #96]
  406f5c:	ldp	x22, x21, [sp, #80]
  406f60:	ldp	x24, x23, [sp, #64]
  406f64:	ldp	x26, x25, [sp, #48]
  406f68:	ldp	x28, x27, [sp, #32]
  406f6c:	ldp	x29, x30, [sp, #16]
  406f70:	add	sp, sp, #0x70
  406f74:	ret
  406f78:	stp	x29, x30, [sp, #-48]!
  406f7c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  406f80:	add	x8, x8, #0x240
  406f84:	ldr	w9, [x8]
  406f88:	stp	x20, x19, [sp, #32]
  406f8c:	ldr	x19, [x8, #8]
  406f90:	adrp	x20, 41b000 <ferror@plt+0x19710>
  406f94:	cmp	w9, #0x2
  406f98:	stp	x22, x21, [sp, #16]
  406f9c:	mov	x29, sp
  406fa0:	b.lt	406fc4 <ferror@plt+0x56d4>  // b.tstop
  406fa4:	add	x21, x19, #0x18
  406fa8:	mov	w22, #0x1                   	// #1
  406fac:	ldr	x0, [x21], #16
  406fb0:	bl	401800 <free@plt>
  406fb4:	ldrsw	x8, [x20, #576]
  406fb8:	add	x22, x22, #0x1
  406fbc:	cmp	x22, x8
  406fc0:	b.lt	406fac <ferror@plt+0x56bc>  // b.tstop
  406fc4:	ldr	x0, [x19, #8]
  406fc8:	adrp	x21, 41b000 <ferror@plt+0x19710>
  406fcc:	add	x21, x21, #0x310
  406fd0:	adrp	x22, 41b000 <ferror@plt+0x19710>
  406fd4:	cmp	x0, x21
  406fd8:	add	x22, x22, #0x250
  406fdc:	b.eq	406fec <ferror@plt+0x56fc>  // b.none
  406fe0:	bl	401800 <free@plt>
  406fe4:	mov	w8, #0x100                 	// #256
  406fe8:	stp	x8, x21, [x22]
  406fec:	cmp	x19, x22
  406ff0:	b.eq	40700c <ferror@plt+0x571c>  // b.none
  406ff4:	mov	x0, x19
  406ff8:	bl	401800 <free@plt>
  406ffc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  407000:	add	x8, x8, #0x248
  407004:	add	x9, x8, #0x8
  407008:	str	x9, [x8]
  40700c:	mov	w8, #0x1                   	// #1
  407010:	str	w8, [x20, #576]
  407014:	ldp	x20, x19, [sp, #32]
  407018:	ldp	x22, x21, [sp, #16]
  40701c:	ldp	x29, x30, [sp], #48
  407020:	ret
  407024:	adrp	x3, 41b000 <ferror@plt+0x19710>
  407028:	add	x3, x3, #0x2d8
  40702c:	mov	x2, #0xffffffffffffffff    	// #-1
  407030:	b	407034 <ferror@plt+0x5744>
  407034:	sub	sp, sp, #0x80
  407038:	stp	x29, x30, [sp, #32]
  40703c:	add	x29, sp, #0x20
  407040:	stp	x28, x27, [sp, #48]
  407044:	stp	x26, x25, [sp, #64]
  407048:	stp	x24, x23, [sp, #80]
  40704c:	stp	x22, x21, [sp, #96]
  407050:	stp	x20, x19, [sp, #112]
  407054:	mov	x22, x3
  407058:	stur	x2, [x29, #-8]
  40705c:	mov	x21, x1
  407060:	mov	w23, w0
  407064:	bl	4018c0 <__errno_location@plt>
  407068:	tbnz	w23, #31, 4071c4 <ferror@plt+0x58d4>
  40706c:	adrp	x25, 41b000 <ferror@plt+0x19710>
  407070:	ldr	w8, [x25, #576]
  407074:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407078:	ldr	w20, [x0]
  40707c:	ldr	x27, [x9, #584]
  407080:	mov	x19, x0
  407084:	cmp	w8, w23
  407088:	b.gt	407100 <ferror@plt+0x5810>
  40708c:	mov	w8, #0x7fffffff            	// #2147483647
  407090:	cmp	w23, w8
  407094:	stur	w20, [x29, #-12]
  407098:	b.eq	4071c8 <ferror@plt+0x58d8>  // b.none
  40709c:	adrp	x28, 41b000 <ferror@plt+0x19710>
  4070a0:	add	x28, x28, #0x248
  4070a4:	add	x20, x28, #0x8
  4070a8:	add	w26, w23, #0x1
  4070ac:	cmp	x27, x20
  4070b0:	csel	x0, xzr, x27, eq  // eq = none
  4070b4:	sbfiz	x1, x26, #4, #32
  4070b8:	bl	407ee8 <ferror@plt+0x65f8>
  4070bc:	mov	x24, x0
  4070c0:	cmp	x27, x20
  4070c4:	str	x0, [x28]
  4070c8:	b.ne	4070dc <ferror@plt+0x57ec>  // b.any
  4070cc:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4070d0:	add	x8, x8, #0x250
  4070d4:	ldr	q0, [x8]
  4070d8:	str	q0, [x24]
  4070dc:	ldrsw	x8, [x25, #576]
  4070e0:	mov	w1, wzr
  4070e4:	add	x0, x24, x8, lsl #4
  4070e8:	sub	w8, w26, w8
  4070ec:	sbfiz	x2, x8, #4, #32
  4070f0:	bl	4016b0 <memset@plt>
  4070f4:	ldur	w20, [x29, #-12]
  4070f8:	mov	x27, x24
  4070fc:	str	w26, [x25, #576]
  407100:	add	x28, x27, w23, uxtw #4
  407104:	mov	x27, x28
  407108:	ldr	x26, [x28]
  40710c:	ldr	x23, [x27, #8]!
  407110:	ldp	w4, w8, [x22]
  407114:	ldp	x7, x9, [x22, #40]
  407118:	ldur	x3, [x29, #-8]
  40711c:	add	x24, x22, #0x8
  407120:	orr	w25, w8, #0x1
  407124:	mov	x0, x23
  407128:	mov	x1, x26
  40712c:	mov	x2, x21
  407130:	mov	w5, w25
  407134:	mov	x6, x24
  407138:	str	x9, [sp]
  40713c:	bl	405e18 <ferror@plt+0x4528>
  407140:	cmp	x26, x0
  407144:	b.hi	40719c <ferror@plt+0x58ac>  // b.pmore
  407148:	adrp	x8, 41b000 <ferror@plt+0x19710>
  40714c:	add	x8, x8, #0x310
  407150:	add	x26, x0, #0x1
  407154:	cmp	x23, x8
  407158:	str	x26, [x28]
  40715c:	b.eq	407168 <ferror@plt+0x5878>  // b.none
  407160:	mov	x0, x23
  407164:	bl	401800 <free@plt>
  407168:	mov	x0, x26
  40716c:	bl	407e68 <ferror@plt+0x6578>
  407170:	str	x0, [x27]
  407174:	ldr	w4, [x22]
  407178:	ldp	x7, x8, [x22, #40]
  40717c:	ldur	x3, [x29, #-8]
  407180:	mov	x1, x26
  407184:	mov	x2, x21
  407188:	mov	w5, w25
  40718c:	mov	x6, x24
  407190:	mov	x23, x0
  407194:	str	x8, [sp]
  407198:	bl	405e18 <ferror@plt+0x4528>
  40719c:	str	w20, [x19]
  4071a0:	mov	x0, x23
  4071a4:	ldp	x20, x19, [sp, #112]
  4071a8:	ldp	x22, x21, [sp, #96]
  4071ac:	ldp	x24, x23, [sp, #80]
  4071b0:	ldp	x26, x25, [sp, #64]
  4071b4:	ldp	x28, x27, [sp, #48]
  4071b8:	ldp	x29, x30, [sp, #32]
  4071bc:	add	sp, sp, #0x80
  4071c0:	ret
  4071c4:	bl	401740 <abort@plt>
  4071c8:	bl	4081a4 <ferror@plt+0x68b4>
  4071cc:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4071d0:	add	x3, x3, #0x2d8
  4071d4:	b	407034 <ferror@plt+0x5744>
  4071d8:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4071dc:	add	x3, x3, #0x2d8
  4071e0:	mov	x2, #0xffffffffffffffff    	// #-1
  4071e4:	mov	x1, x0
  4071e8:	mov	w0, wzr
  4071ec:	b	407034 <ferror@plt+0x5744>
  4071f0:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4071f4:	mov	x2, x1
  4071f8:	add	x3, x3, #0x2d8
  4071fc:	mov	x1, x0
  407200:	mov	w0, wzr
  407204:	b	407034 <ferror@plt+0x5744>
  407208:	sub	sp, sp, #0x50
  40720c:	movi	v0.2d, #0x0
  407210:	cmp	w1, #0xa
  407214:	stp	x29, x30, [sp, #64]
  407218:	add	x29, sp, #0x40
  40721c:	str	xzr, [sp, #48]
  407220:	stp	q0, q0, [sp, #16]
  407224:	str	q0, [sp]
  407228:	b.eq	407250 <ferror@plt+0x5960>  // b.none
  40722c:	mov	x8, x2
  407230:	str	w1, [sp]
  407234:	mov	x3, sp
  407238:	mov	x2, #0xffffffffffffffff    	// #-1
  40723c:	mov	x1, x8
  407240:	bl	407034 <ferror@plt+0x5744>
  407244:	ldp	x29, x30, [sp, #64]
  407248:	add	sp, sp, #0x50
  40724c:	ret
  407250:	bl	401740 <abort@plt>
  407254:	sub	sp, sp, #0x50
  407258:	movi	v0.2d, #0x0
  40725c:	cmp	w1, #0xa
  407260:	stp	x29, x30, [sp, #64]
  407264:	add	x29, sp, #0x40
  407268:	str	xzr, [sp, #48]
  40726c:	stp	q0, q0, [sp, #16]
  407270:	str	q0, [sp]
  407274:	b.eq	40729c <ferror@plt+0x59ac>  // b.none
  407278:	mov	x8, x3
  40727c:	str	w1, [sp]
  407280:	mov	x3, sp
  407284:	mov	x1, x2
  407288:	mov	x2, x8
  40728c:	bl	407034 <ferror@plt+0x5744>
  407290:	ldp	x29, x30, [sp, #64]
  407294:	add	sp, sp, #0x50
  407298:	ret
  40729c:	bl	401740 <abort@plt>
  4072a0:	sub	sp, sp, #0x50
  4072a4:	movi	v0.2d, #0x0
  4072a8:	cmp	w0, #0xa
  4072ac:	stp	x29, x30, [sp, #64]
  4072b0:	add	x29, sp, #0x40
  4072b4:	str	xzr, [sp, #48]
  4072b8:	stp	q0, q0, [sp, #16]
  4072bc:	str	q0, [sp]
  4072c0:	b.eq	4072e4 <ferror@plt+0x59f4>  // b.none
  4072c4:	str	w0, [sp]
  4072c8:	mov	x3, sp
  4072cc:	mov	x2, #0xffffffffffffffff    	// #-1
  4072d0:	mov	w0, wzr
  4072d4:	bl	407034 <ferror@plt+0x5744>
  4072d8:	ldp	x29, x30, [sp, #64]
  4072dc:	add	sp, sp, #0x50
  4072e0:	ret
  4072e4:	bl	401740 <abort@plt>
  4072e8:	sub	sp, sp, #0x50
  4072ec:	movi	v0.2d, #0x0
  4072f0:	cmp	w0, #0xa
  4072f4:	stp	x29, x30, [sp, #64]
  4072f8:	add	x29, sp, #0x40
  4072fc:	str	xzr, [sp, #48]
  407300:	stp	q0, q0, [sp, #16]
  407304:	str	q0, [sp]
  407308:	b.eq	407328 <ferror@plt+0x5a38>  // b.none
  40730c:	str	w0, [sp]
  407310:	mov	x3, sp
  407314:	mov	w0, wzr
  407318:	bl	407034 <ferror@plt+0x5744>
  40731c:	ldp	x29, x30, [sp, #64]
  407320:	add	sp, sp, #0x50
  407324:	ret
  407328:	bl	401740 <abort@plt>
  40732c:	sub	sp, sp, #0x50
  407330:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407334:	add	x9, x9, #0x2d8
  407338:	ldp	q0, q1, [x9]
  40733c:	ubfx	w10, w2, #5, #3
  407340:	mov	x11, sp
  407344:	mov	x8, x1
  407348:	stp	q0, q1, [sp]
  40734c:	ldr	q0, [x9, #32]
  407350:	ldr	x9, [x9, #48]
  407354:	mov	x1, x0
  407358:	mov	x3, sp
  40735c:	str	q0, [sp, #32]
  407360:	str	x9, [sp, #48]
  407364:	add	x9, x11, w10, uxtw #2
  407368:	ldr	w10, [x9, #8]
  40736c:	mov	w0, wzr
  407370:	stp	x29, x30, [sp, #64]
  407374:	add	x29, sp, #0x40
  407378:	lsr	w11, w10, w2
  40737c:	mvn	w11, w11
  407380:	and	w11, w11, #0x1
  407384:	lsl	w11, w11, w2
  407388:	eor	w10, w11, w10
  40738c:	mov	x2, x8
  407390:	str	w10, [x9, #8]
  407394:	bl	407034 <ferror@plt+0x5744>
  407398:	ldp	x29, x30, [sp, #64]
  40739c:	add	sp, sp, #0x50
  4073a0:	ret
  4073a4:	sub	sp, sp, #0x50
  4073a8:	adrp	x9, 41b000 <ferror@plt+0x19710>
  4073ac:	add	x9, x9, #0x2d8
  4073b0:	ldp	q0, q1, [x9]
  4073b4:	ubfx	w10, w1, #5, #3
  4073b8:	mov	x11, sp
  4073bc:	mov	x8, x0
  4073c0:	stp	q0, q1, [sp]
  4073c4:	ldr	q0, [x9, #32]
  4073c8:	ldr	x9, [x9, #48]
  4073cc:	mov	x3, sp
  4073d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4073d4:	str	q0, [sp, #32]
  4073d8:	str	x9, [sp, #48]
  4073dc:	add	x9, x11, w10, uxtw #2
  4073e0:	ldr	w10, [x9, #8]
  4073e4:	mov	w0, wzr
  4073e8:	stp	x29, x30, [sp, #64]
  4073ec:	add	x29, sp, #0x40
  4073f0:	lsr	w11, w10, w1
  4073f4:	mvn	w11, w11
  4073f8:	and	w11, w11, #0x1
  4073fc:	lsl	w11, w11, w1
  407400:	eor	w10, w11, w10
  407404:	mov	x1, x8
  407408:	str	w10, [x9, #8]
  40740c:	bl	407034 <ferror@plt+0x5744>
  407410:	ldp	x29, x30, [sp, #64]
  407414:	add	sp, sp, #0x50
  407418:	ret
  40741c:	adrp	x8, 41b000 <ferror@plt+0x19710>
  407420:	add	x8, x8, #0x2d8
  407424:	ldp	q0, q1, [x8]
  407428:	ldr	q2, [x8, #32]
  40742c:	ldr	x8, [x8, #48]
  407430:	mov	x1, x0
  407434:	stp	q0, q1, [sp, #-80]!
  407438:	ldr	w9, [sp, #12]
  40743c:	str	x8, [sp, #48]
  407440:	mov	x3, sp
  407444:	mov	x2, #0xffffffffffffffff    	// #-1
  407448:	orr	w8, w9, #0x4000000
  40744c:	mov	w0, wzr
  407450:	stp	x29, x30, [sp, #64]
  407454:	add	x29, sp, #0x40
  407458:	str	q2, [sp, #32]
  40745c:	str	w8, [sp, #12]
  407460:	bl	407034 <ferror@plt+0x5744>
  407464:	ldp	x29, x30, [sp, #64]
  407468:	add	sp, sp, #0x50
  40746c:	ret
  407470:	adrp	x8, 41b000 <ferror@plt+0x19710>
  407474:	add	x8, x8, #0x2d8
  407478:	ldp	q0, q1, [x8]
  40747c:	ldr	q2, [x8, #32]
  407480:	ldr	x8, [x8, #48]
  407484:	mov	x2, x1
  407488:	stp	q0, q1, [sp, #-80]!
  40748c:	ldr	w9, [sp, #12]
  407490:	mov	x1, x0
  407494:	str	x8, [sp, #48]
  407498:	mov	x3, sp
  40749c:	orr	w8, w9, #0x4000000
  4074a0:	mov	w0, wzr
  4074a4:	stp	x29, x30, [sp, #64]
  4074a8:	add	x29, sp, #0x40
  4074ac:	str	q2, [sp, #32]
  4074b0:	str	w8, [sp, #12]
  4074b4:	bl	407034 <ferror@plt+0x5744>
  4074b8:	ldp	x29, x30, [sp, #64]
  4074bc:	add	sp, sp, #0x50
  4074c0:	ret
  4074c4:	sub	sp, sp, #0x80
  4074c8:	movi	v0.2d, #0x0
  4074cc:	cmp	w1, #0xa
  4074d0:	stp	x29, x30, [sp, #112]
  4074d4:	add	x29, sp, #0x70
  4074d8:	str	wzr, [sp, #48]
  4074dc:	stp	q0, q0, [sp, #16]
  4074e0:	str	q0, [sp]
  4074e4:	b.eq	407534 <ferror@plt+0x5c44>  // b.none
  4074e8:	ldp	q0, q1, [sp]
  4074ec:	ldr	w9, [sp, #48]
  4074f0:	ldr	q2, [sp, #32]
  4074f4:	mov	x8, x2
  4074f8:	stur	q0, [sp, #60]
  4074fc:	ldr	w10, [sp, #68]
  407500:	str	w1, [sp, #56]
  407504:	str	w9, [sp, #108]
  407508:	add	x3, sp, #0x38
  40750c:	orr	w9, w10, #0x4000000
  407510:	mov	x2, #0xffffffffffffffff    	// #-1
  407514:	mov	x1, x8
  407518:	stur	q1, [sp, #76]
  40751c:	stur	q2, [sp, #92]
  407520:	str	w9, [sp, #68]
  407524:	bl	407034 <ferror@plt+0x5744>
  407528:	ldp	x29, x30, [sp, #112]
  40752c:	add	sp, sp, #0x80
  407530:	ret
  407534:	bl	401740 <abort@plt>
  407538:	sub	sp, sp, #0x50
  40753c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407540:	add	x9, x9, #0x2d8
  407544:	ldp	q0, q1, [x9]
  407548:	ldr	q2, [x9, #32]
  40754c:	ldr	x9, [x9, #48]
  407550:	mov	w10, #0xa                   	// #10
  407554:	stp	x29, x30, [sp, #64]
  407558:	add	x29, sp, #0x40
  40755c:	stp	q0, q1, [sp]
  407560:	str	q2, [sp, #32]
  407564:	str	x9, [sp, #48]
  407568:	str	w10, [sp]
  40756c:	cbz	x1, 407598 <ferror@plt+0x5ca8>
  407570:	cbz	x2, 407598 <ferror@plt+0x5ca8>
  407574:	mov	x8, x3
  407578:	stp	x1, x2, [sp, #40]
  40757c:	mov	x3, sp
  407580:	mov	x2, #0xffffffffffffffff    	// #-1
  407584:	mov	x1, x8
  407588:	bl	407034 <ferror@plt+0x5744>
  40758c:	ldp	x29, x30, [sp, #64]
  407590:	add	sp, sp, #0x50
  407594:	ret
  407598:	bl	401740 <abort@plt>
  40759c:	sub	sp, sp, #0x50
  4075a0:	adrp	x9, 41b000 <ferror@plt+0x19710>
  4075a4:	add	x9, x9, #0x2d8
  4075a8:	ldp	q0, q1, [x9]
  4075ac:	ldr	x10, [x9, #48]
  4075b0:	stp	x29, x30, [sp, #64]
  4075b4:	add	x29, sp, #0x40
  4075b8:	stp	q0, q1, [sp]
  4075bc:	ldr	q0, [x9, #32]
  4075c0:	mov	w9, #0xa                   	// #10
  4075c4:	str	x10, [sp, #48]
  4075c8:	str	w9, [sp]
  4075cc:	str	q0, [sp, #32]
  4075d0:	cbz	x1, 4075fc <ferror@plt+0x5d0c>
  4075d4:	cbz	x2, 4075fc <ferror@plt+0x5d0c>
  4075d8:	mov	x8, x3
  4075dc:	stp	x1, x2, [sp, #40]
  4075e0:	mov	x3, sp
  4075e4:	mov	x1, x8
  4075e8:	mov	x2, x4
  4075ec:	bl	407034 <ferror@plt+0x5744>
  4075f0:	ldp	x29, x30, [sp, #64]
  4075f4:	add	sp, sp, #0x50
  4075f8:	ret
  4075fc:	bl	401740 <abort@plt>
  407600:	sub	sp, sp, #0x50
  407604:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407608:	add	x9, x9, #0x2d8
  40760c:	ldp	q0, q1, [x9]
  407610:	ldr	q2, [x9, #32]
  407614:	ldr	x9, [x9, #48]
  407618:	mov	w10, #0xa                   	// #10
  40761c:	stp	x29, x30, [sp, #64]
  407620:	add	x29, sp, #0x40
  407624:	stp	q0, q1, [sp]
  407628:	str	q2, [sp, #32]
  40762c:	str	x9, [sp, #48]
  407630:	str	w10, [sp]
  407634:	cbz	x0, 407664 <ferror@plt+0x5d74>
  407638:	cbz	x1, 407664 <ferror@plt+0x5d74>
  40763c:	mov	x8, x2
  407640:	stp	x0, x1, [sp, #40]
  407644:	mov	x3, sp
  407648:	mov	x2, #0xffffffffffffffff    	// #-1
  40764c:	mov	w0, wzr
  407650:	mov	x1, x8
  407654:	bl	407034 <ferror@plt+0x5744>
  407658:	ldp	x29, x30, [sp, #64]
  40765c:	add	sp, sp, #0x50
  407660:	ret
  407664:	bl	401740 <abort@plt>
  407668:	sub	sp, sp, #0x50
  40766c:	adrp	x9, 41b000 <ferror@plt+0x19710>
  407670:	add	x9, x9, #0x2d8
  407674:	ldp	q0, q1, [x9]
  407678:	ldr	q2, [x9, #32]
  40767c:	ldr	x9, [x9, #48]
  407680:	mov	w10, #0xa                   	// #10
  407684:	stp	x29, x30, [sp, #64]
  407688:	add	x29, sp, #0x40
  40768c:	stp	q0, q1, [sp]
  407690:	str	q2, [sp, #32]
  407694:	str	x9, [sp, #48]
  407698:	str	w10, [sp]
  40769c:	cbz	x0, 4076cc <ferror@plt+0x5ddc>
  4076a0:	cbz	x1, 4076cc <ferror@plt+0x5ddc>
  4076a4:	mov	x8, x3
  4076a8:	stp	x0, x1, [sp, #40]
  4076ac:	mov	x3, sp
  4076b0:	mov	w0, wzr
  4076b4:	mov	x1, x2
  4076b8:	mov	x2, x8
  4076bc:	bl	407034 <ferror@plt+0x5744>
  4076c0:	ldp	x29, x30, [sp, #64]
  4076c4:	add	sp, sp, #0x50
  4076c8:	ret
  4076cc:	bl	401740 <abort@plt>
  4076d0:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4076d4:	add	x3, x3, #0x208
  4076d8:	b	407034 <ferror@plt+0x5744>
  4076dc:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4076e0:	mov	x2, x1
  4076e4:	add	x3, x3, #0x208
  4076e8:	mov	x1, x0
  4076ec:	mov	w0, wzr
  4076f0:	b	407034 <ferror@plt+0x5744>
  4076f4:	adrp	x3, 41b000 <ferror@plt+0x19710>
  4076f8:	add	x3, x3, #0x208
  4076fc:	mov	x2, #0xffffffffffffffff    	// #-1
  407700:	b	407034 <ferror@plt+0x5744>
  407704:	adrp	x3, 41b000 <ferror@plt+0x19710>
  407708:	add	x3, x3, #0x208
  40770c:	mov	x2, #0xffffffffffffffff    	// #-1
  407710:	mov	x1, x0
  407714:	mov	w0, wzr
  407718:	b	407034 <ferror@plt+0x5744>
  40771c:	mov	w2, #0x3                   	// #3
  407720:	mov	w1, wzr
  407724:	b	408b14 <ferror@plt+0x7224>
  407728:	sub	sp, sp, #0x50
  40772c:	str	x21, [sp, #48]
  407730:	stp	x20, x19, [sp, #64]
  407734:	mov	x21, x5
  407738:	mov	x20, x4
  40773c:	mov	x5, x3
  407740:	mov	x4, x2
  407744:	mov	x19, x0
  407748:	stp	x29, x30, [sp, #32]
  40774c:	add	x29, sp, #0x20
  407750:	cbz	x1, 407770 <ferror@plt+0x5e80>
  407754:	adrp	x2, 40a000 <ferror@plt+0x8710>
  407758:	mov	x3, x1
  40775c:	add	x2, x2, #0x243
  407760:	mov	w1, #0x1                   	// #1
  407764:	mov	x0, x19
  407768:	bl	4017b0 <__fprintf_chk@plt>
  40776c:	b	40778c <ferror@plt+0x5e9c>
  407770:	adrp	x2, 40a000 <ferror@plt+0x8710>
  407774:	add	x2, x2, #0x24f
  407778:	mov	w1, #0x1                   	// #1
  40777c:	mov	x0, x19
  407780:	mov	x3, x4
  407784:	mov	x4, x5
  407788:	bl	4017b0 <__fprintf_chk@plt>
  40778c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407790:	add	x1, x1, #0x256
  407794:	mov	w2, #0x5                   	// #5
  407798:	mov	x0, xzr
  40779c:	bl	401870 <dcgettext@plt>
  4077a0:	adrp	x2, 40a000 <ferror@plt+0x8710>
  4077a4:	mov	x3, x0
  4077a8:	add	x2, x2, #0x521
  4077ac:	mov	w1, #0x1                   	// #1
  4077b0:	mov	w4, #0x7e3                 	// #2019
  4077b4:	mov	x0, x19
  4077b8:	bl	4017b0 <__fprintf_chk@plt>
  4077bc:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4077c0:	add	x1, x1, #0x25a
  4077c4:	mov	w2, #0x5                   	// #5
  4077c8:	mov	x0, xzr
  4077cc:	bl	401870 <dcgettext@plt>
  4077d0:	mov	x1, x19
  4077d4:	bl	401880 <fputs_unlocked@plt>
  4077d8:	cmp	x21, #0x9
  4077dc:	b.hi	407830 <ferror@plt+0x5f40>  // b.pmore
  4077e0:	adrp	x8, 40a000 <ferror@plt+0x8710>
  4077e4:	add	x8, x8, #0x239
  4077e8:	adr	x9, 4077f8 <ferror@plt+0x5f08>
  4077ec:	ldrb	w10, [x8, x21]
  4077f0:	add	x9, x9, x10, lsl #2
  4077f4:	br	x9
  4077f8:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4077fc:	add	x1, x1, #0x326
  407800:	mov	w2, #0x5                   	// #5
  407804:	mov	x0, xzr
  407808:	bl	401870 <dcgettext@plt>
  40780c:	ldr	x3, [x20]
  407810:	mov	x2, x0
  407814:	mov	x0, x19
  407818:	ldp	x20, x19, [sp, #64]
  40781c:	ldr	x21, [sp, #48]
  407820:	ldp	x29, x30, [sp, #32]
  407824:	mov	w1, #0x1                   	// #1
  407828:	add	sp, sp, #0x50
  40782c:	b	4017b0 <__fprintf_chk@plt>
  407830:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407834:	add	x1, x1, #0x465
  407838:	b	407994 <ferror@plt+0x60a4>
  40783c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407840:	add	x1, x1, #0x336
  407844:	mov	w2, #0x5                   	// #5
  407848:	mov	x0, xzr
  40784c:	bl	401870 <dcgettext@plt>
  407850:	ldp	x3, x4, [x20]
  407854:	mov	x2, x0
  407858:	mov	x0, x19
  40785c:	ldp	x20, x19, [sp, #64]
  407860:	ldr	x21, [sp, #48]
  407864:	ldp	x29, x30, [sp, #32]
  407868:	mov	w1, #0x1                   	// #1
  40786c:	add	sp, sp, #0x50
  407870:	b	4017b0 <__fprintf_chk@plt>
  407874:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407878:	add	x1, x1, #0x34d
  40787c:	mov	w2, #0x5                   	// #5
  407880:	mov	x0, xzr
  407884:	bl	401870 <dcgettext@plt>
  407888:	ldp	x3, x4, [x20]
  40788c:	ldr	x5, [x20, #16]
  407890:	mov	x2, x0
  407894:	mov	x0, x19
  407898:	ldp	x20, x19, [sp, #64]
  40789c:	ldr	x21, [sp, #48]
  4078a0:	ldp	x29, x30, [sp, #32]
  4078a4:	mov	w1, #0x1                   	// #1
  4078a8:	add	sp, sp, #0x50
  4078ac:	b	4017b0 <__fprintf_chk@plt>
  4078b0:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4078b4:	add	x1, x1, #0x369
  4078b8:	mov	w2, #0x5                   	// #5
  4078bc:	mov	x0, xzr
  4078c0:	bl	401870 <dcgettext@plt>
  4078c4:	ldp	x3, x4, [x20]
  4078c8:	ldp	x5, x6, [x20, #16]
  4078cc:	mov	x2, x0
  4078d0:	mov	x0, x19
  4078d4:	ldp	x20, x19, [sp, #64]
  4078d8:	ldr	x21, [sp, #48]
  4078dc:	ldp	x29, x30, [sp, #32]
  4078e0:	mov	w1, #0x1                   	// #1
  4078e4:	add	sp, sp, #0x50
  4078e8:	b	4017b0 <__fprintf_chk@plt>
  4078ec:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4078f0:	add	x1, x1, #0x389
  4078f4:	mov	w2, #0x5                   	// #5
  4078f8:	mov	x0, xzr
  4078fc:	bl	401870 <dcgettext@plt>
  407900:	ldp	x3, x4, [x20]
  407904:	ldp	x5, x6, [x20, #16]
  407908:	ldr	x7, [x20, #32]
  40790c:	mov	x2, x0
  407910:	mov	x0, x19
  407914:	ldp	x20, x19, [sp, #64]
  407918:	ldr	x21, [sp, #48]
  40791c:	ldp	x29, x30, [sp, #32]
  407920:	mov	w1, #0x1                   	// #1
  407924:	add	sp, sp, #0x50
  407928:	b	4017b0 <__fprintf_chk@plt>
  40792c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407930:	add	x1, x1, #0x3ad
  407934:	mov	w2, #0x5                   	// #5
  407938:	mov	x0, xzr
  40793c:	bl	401870 <dcgettext@plt>
  407940:	ldp	x3, x4, [x20]
  407944:	ldp	x5, x6, [x20, #16]
  407948:	ldp	x7, x8, [x20, #32]
  40794c:	mov	x2, x0
  407950:	b	407980 <ferror@plt+0x6090>
  407954:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407958:	add	x1, x1, #0x3d5
  40795c:	mov	w2, #0x5                   	// #5
  407960:	mov	x0, xzr
  407964:	bl	401870 <dcgettext@plt>
  407968:	ldr	x9, [x20, #48]
  40796c:	ldp	x3, x4, [x20]
  407970:	ldp	x5, x6, [x20, #16]
  407974:	ldp	x7, x8, [x20, #32]
  407978:	mov	x2, x0
  40797c:	str	x9, [sp, #8]
  407980:	mov	w1, #0x1                   	// #1
  407984:	str	x8, [sp]
  407988:	b	4079f8 <ferror@plt+0x6108>
  40798c:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407990:	add	x1, x1, #0x431
  407994:	mov	w2, #0x5                   	// #5
  407998:	mov	x0, xzr
  40799c:	bl	401870 <dcgettext@plt>
  4079a0:	ldp	x8, x9, [x20, #56]
  4079a4:	ldp	x3, x4, [x20]
  4079a8:	ldp	x5, x6, [x20, #16]
  4079ac:	ldr	x7, [x20, #32]
  4079b0:	ldur	q0, [x20, #40]
  4079b4:	mov	x2, x0
  4079b8:	str	x9, [sp, #24]
  4079bc:	b	4079ec <ferror@plt+0x60fc>
  4079c0:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4079c4:	add	x1, x1, #0x401
  4079c8:	mov	w2, #0x5                   	// #5
  4079cc:	mov	x0, xzr
  4079d0:	bl	401870 <dcgettext@plt>
  4079d4:	ldp	x3, x4, [x20]
  4079d8:	ldp	x5, x6, [x20, #16]
  4079dc:	ldr	x7, [x20, #32]
  4079e0:	ldur	q0, [x20, #40]
  4079e4:	ldr	x8, [x20, #56]
  4079e8:	mov	x2, x0
  4079ec:	str	x8, [sp, #16]
  4079f0:	mov	w1, #0x1                   	// #1
  4079f4:	str	q0, [sp]
  4079f8:	mov	x0, x19
  4079fc:	bl	4017b0 <__fprintf_chk@plt>
  407a00:	ldp	x20, x19, [sp, #64]
  407a04:	ldr	x21, [sp, #48]
  407a08:	ldp	x29, x30, [sp, #32]
  407a0c:	add	sp, sp, #0x50
  407a10:	ret
  407a14:	mov	x8, xzr
  407a18:	ldr	x9, [x4, x8, lsl #3]
  407a1c:	add	x8, x8, #0x1
  407a20:	cbnz	x9, 407a18 <ferror@plt+0x6128>
  407a24:	sub	x5, x8, #0x1
  407a28:	b	407728 <ferror@plt+0x5e38>
  407a2c:	sub	sp, sp, #0x60
  407a30:	stp	x29, x30, [sp, #80]
  407a34:	ldr	w9, [x4, #24]
  407a38:	add	x29, sp, #0x50
  407a3c:	mov	w8, w9
  407a40:	tbz	w9, #31, 407a74 <ferror@plt+0x6184>
  407a44:	add	w8, w9, #0x8
  407a48:	cmn	w9, #0x8
  407a4c:	str	w8, [x4, #24]
  407a50:	b.gt	407a74 <ferror@plt+0x6184>
  407a54:	ldr	x10, [x4, #8]
  407a58:	sxtw	x9, w9
  407a5c:	add	x9, x10, x9
  407a60:	ldr	x9, [x9]
  407a64:	str	x9, [sp]
  407a68:	cbnz	x9, 407a8c <ferror@plt+0x619c>
  407a6c:	mov	x5, xzr
  407a70:	b	407d2c <ferror@plt+0x643c>
  407a74:	ldr	x9, [x4]
  407a78:	add	x10, x9, #0x8
  407a7c:	str	x10, [x4]
  407a80:	ldr	x9, [x9]
  407a84:	str	x9, [sp]
  407a88:	cbz	x9, 407a6c <ferror@plt+0x617c>
  407a8c:	tbnz	w8, #31, 407a98 <ferror@plt+0x61a8>
  407a90:	mov	w9, w8
  407a94:	b	407ac4 <ferror@plt+0x61d4>
  407a98:	add	w9, w8, #0x8
  407a9c:	cmn	w8, #0x8
  407aa0:	str	w9, [x4, #24]
  407aa4:	b.gt	407ac4 <ferror@plt+0x61d4>
  407aa8:	ldr	x10, [x4, #8]
  407aac:	add	x8, x10, w8, sxtw
  407ab0:	ldr	x8, [x8]
  407ab4:	str	x8, [sp, #8]
  407ab8:	cbnz	x8, 407adc <ferror@plt+0x61ec>
  407abc:	mov	w5, #0x1                   	// #1
  407ac0:	b	407d2c <ferror@plt+0x643c>
  407ac4:	ldr	x8, [x4]
  407ac8:	add	x10, x8, #0x8
  407acc:	str	x10, [x4]
  407ad0:	ldr	x8, [x8]
  407ad4:	str	x8, [sp, #8]
  407ad8:	cbz	x8, 407abc <ferror@plt+0x61cc>
  407adc:	tbnz	w9, #31, 407ae8 <ferror@plt+0x61f8>
  407ae0:	mov	w8, w9
  407ae4:	b	407b14 <ferror@plt+0x6224>
  407ae8:	add	w8, w9, #0x8
  407aec:	cmn	w9, #0x8
  407af0:	str	w8, [x4, #24]
  407af4:	b.gt	407b14 <ferror@plt+0x6224>
  407af8:	ldr	x10, [x4, #8]
  407afc:	add	x9, x10, w9, sxtw
  407b00:	ldr	x9, [x9]
  407b04:	str	x9, [sp, #16]
  407b08:	cbnz	x9, 407b2c <ferror@plt+0x623c>
  407b0c:	mov	w5, #0x2                   	// #2
  407b10:	b	407d2c <ferror@plt+0x643c>
  407b14:	ldr	x9, [x4]
  407b18:	add	x10, x9, #0x8
  407b1c:	str	x10, [x4]
  407b20:	ldr	x9, [x9]
  407b24:	str	x9, [sp, #16]
  407b28:	cbz	x9, 407b0c <ferror@plt+0x621c>
  407b2c:	tbnz	w8, #31, 407b38 <ferror@plt+0x6248>
  407b30:	mov	w9, w8
  407b34:	b	407b64 <ferror@plt+0x6274>
  407b38:	add	w9, w8, #0x8
  407b3c:	cmn	w8, #0x8
  407b40:	str	w9, [x4, #24]
  407b44:	b.gt	407b64 <ferror@plt+0x6274>
  407b48:	ldr	x10, [x4, #8]
  407b4c:	add	x8, x10, w8, sxtw
  407b50:	ldr	x8, [x8]
  407b54:	str	x8, [sp, #24]
  407b58:	cbnz	x8, 407b7c <ferror@plt+0x628c>
  407b5c:	mov	w5, #0x3                   	// #3
  407b60:	b	407d2c <ferror@plt+0x643c>
  407b64:	ldr	x8, [x4]
  407b68:	add	x10, x8, #0x8
  407b6c:	str	x10, [x4]
  407b70:	ldr	x8, [x8]
  407b74:	str	x8, [sp, #24]
  407b78:	cbz	x8, 407b5c <ferror@plt+0x626c>
  407b7c:	tbnz	w9, #31, 407b88 <ferror@plt+0x6298>
  407b80:	mov	w8, w9
  407b84:	b	407bb4 <ferror@plt+0x62c4>
  407b88:	add	w8, w9, #0x8
  407b8c:	cmn	w9, #0x8
  407b90:	str	w8, [x4, #24]
  407b94:	b.gt	407bb4 <ferror@plt+0x62c4>
  407b98:	ldr	x10, [x4, #8]
  407b9c:	add	x9, x10, w9, sxtw
  407ba0:	ldr	x9, [x9]
  407ba4:	str	x9, [sp, #32]
  407ba8:	cbnz	x9, 407bcc <ferror@plt+0x62dc>
  407bac:	mov	w5, #0x4                   	// #4
  407bb0:	b	407d2c <ferror@plt+0x643c>
  407bb4:	ldr	x9, [x4]
  407bb8:	add	x10, x9, #0x8
  407bbc:	str	x10, [x4]
  407bc0:	ldr	x9, [x9]
  407bc4:	str	x9, [sp, #32]
  407bc8:	cbz	x9, 407bac <ferror@plt+0x62bc>
  407bcc:	tbnz	w8, #31, 407bd8 <ferror@plt+0x62e8>
  407bd0:	mov	w9, w8
  407bd4:	b	407bf4 <ferror@plt+0x6304>
  407bd8:	add	w9, w8, #0x8
  407bdc:	cmn	w8, #0x8
  407be0:	str	w9, [x4, #24]
  407be4:	b.gt	407bf4 <ferror@plt+0x6304>
  407be8:	ldr	x10, [x4, #8]
  407bec:	add	x8, x10, w8, sxtw
  407bf0:	b	407c00 <ferror@plt+0x6310>
  407bf4:	ldr	x8, [x4]
  407bf8:	add	x10, x8, #0x8
  407bfc:	str	x10, [x4]
  407c00:	ldr	x8, [x8]
  407c04:	str	x8, [sp, #40]
  407c08:	cbz	x8, 407c18 <ferror@plt+0x6328>
  407c0c:	tbnz	w9, #31, 407c20 <ferror@plt+0x6330>
  407c10:	mov	w8, w9
  407c14:	b	407c3c <ferror@plt+0x634c>
  407c18:	mov	w5, #0x5                   	// #5
  407c1c:	b	407d2c <ferror@plt+0x643c>
  407c20:	add	w8, w9, #0x8
  407c24:	cmn	w9, #0x8
  407c28:	str	w8, [x4, #24]
  407c2c:	b.gt	407c3c <ferror@plt+0x634c>
  407c30:	ldr	x10, [x4, #8]
  407c34:	add	x9, x10, w9, sxtw
  407c38:	b	407c48 <ferror@plt+0x6358>
  407c3c:	ldr	x9, [x4]
  407c40:	add	x10, x9, #0x8
  407c44:	str	x10, [x4]
  407c48:	ldr	x9, [x9]
  407c4c:	str	x9, [sp, #48]
  407c50:	cbz	x9, 407c60 <ferror@plt+0x6370>
  407c54:	tbnz	w8, #31, 407c68 <ferror@plt+0x6378>
  407c58:	mov	w9, w8
  407c5c:	b	407c84 <ferror@plt+0x6394>
  407c60:	mov	w5, #0x6                   	// #6
  407c64:	b	407d2c <ferror@plt+0x643c>
  407c68:	add	w9, w8, #0x8
  407c6c:	cmn	w8, #0x8
  407c70:	str	w9, [x4, #24]
  407c74:	b.gt	407c84 <ferror@plt+0x6394>
  407c78:	ldr	x10, [x4, #8]
  407c7c:	add	x8, x10, w8, sxtw
  407c80:	b	407c90 <ferror@plt+0x63a0>
  407c84:	ldr	x8, [x4]
  407c88:	add	x10, x8, #0x8
  407c8c:	str	x10, [x4]
  407c90:	ldr	x8, [x8]
  407c94:	str	x8, [sp, #56]
  407c98:	cbz	x8, 407ca8 <ferror@plt+0x63b8>
  407c9c:	tbnz	w9, #31, 407cb0 <ferror@plt+0x63c0>
  407ca0:	mov	w8, w9
  407ca4:	b	407ccc <ferror@plt+0x63dc>
  407ca8:	mov	w5, #0x7                   	// #7
  407cac:	b	407d2c <ferror@plt+0x643c>
  407cb0:	add	w8, w9, #0x8
  407cb4:	cmn	w9, #0x8
  407cb8:	str	w8, [x4, #24]
  407cbc:	b.gt	407ccc <ferror@plt+0x63dc>
  407cc0:	ldr	x10, [x4, #8]
  407cc4:	add	x9, x10, w9, sxtw
  407cc8:	b	407cd8 <ferror@plt+0x63e8>
  407ccc:	ldr	x9, [x4]
  407cd0:	add	x10, x9, #0x8
  407cd4:	str	x10, [x4]
  407cd8:	ldr	x9, [x9]
  407cdc:	str	x9, [sp, #64]
  407ce0:	cbz	x9, 407d28 <ferror@plt+0x6438>
  407ce4:	tbz	w8, #31, 407d04 <ferror@plt+0x6414>
  407ce8:	add	w9, w8, #0x8
  407cec:	cmn	w8, #0x8
  407cf0:	str	w9, [x4, #24]
  407cf4:	b.gt	407d04 <ferror@plt+0x6414>
  407cf8:	ldr	x9, [x4, #8]
  407cfc:	add	x8, x9, w8, sxtw
  407d00:	b	407d10 <ferror@plt+0x6420>
  407d04:	ldr	x8, [x4]
  407d08:	add	x9, x8, #0x8
  407d0c:	str	x9, [x4]
  407d10:	ldr	x8, [x8]
  407d14:	str	x8, [sp, #72]
  407d18:	cmp	x8, #0x0
  407d1c:	mov	w8, #0x9                   	// #9
  407d20:	cinc	x5, x8, ne  // ne = any
  407d24:	b	407d2c <ferror@plt+0x643c>
  407d28:	mov	w5, #0x8                   	// #8
  407d2c:	mov	x4, sp
  407d30:	bl	407728 <ferror@plt+0x5e38>
  407d34:	ldp	x29, x30, [sp, #80]
  407d38:	add	sp, sp, #0x60
  407d3c:	ret
  407d40:	sub	sp, sp, #0xf0
  407d44:	stp	x29, x30, [sp, #224]
  407d48:	add	x29, sp, #0xe0
  407d4c:	mov	x8, #0xffffffffffffffe0    	// #-32
  407d50:	mov	x9, sp
  407d54:	sub	x10, x29, #0x60
  407d58:	movk	x8, #0xff80, lsl #32
  407d5c:	add	x11, x29, #0x10
  407d60:	add	x9, x9, #0x80
  407d64:	add	x10, x10, #0x20
  407d68:	stp	x9, x8, [x29, #-16]
  407d6c:	stp	x11, x10, [x29, #-32]
  407d70:	stp	x4, x5, [x29, #-96]
  407d74:	stp	x6, x7, [x29, #-80]
  407d78:	stp	q0, q1, [sp]
  407d7c:	ldp	q0, q1, [x29, #-32]
  407d80:	sub	x4, x29, #0x40
  407d84:	stp	q2, q3, [sp, #32]
  407d88:	stp	q4, q5, [sp, #64]
  407d8c:	stp	q6, q7, [sp, #96]
  407d90:	stp	q0, q1, [x29, #-64]
  407d94:	bl	407a2c <ferror@plt+0x613c>
  407d98:	ldp	x29, x30, [sp, #224]
  407d9c:	add	sp, sp, #0xf0
  407da0:	ret
  407da4:	stp	x29, x30, [sp, #-16]!
  407da8:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407dac:	add	x1, x1, #0x4a1
  407db0:	mov	w2, #0x5                   	// #5
  407db4:	mov	x0, xzr
  407db8:	mov	x29, sp
  407dbc:	bl	401870 <dcgettext@plt>
  407dc0:	adrp	x2, 40a000 <ferror@plt+0x8710>
  407dc4:	mov	x1, x0
  407dc8:	add	x2, x2, #0x4b6
  407dcc:	mov	w0, #0x1                   	// #1
  407dd0:	bl	4016a0 <__printf_chk@plt>
  407dd4:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407dd8:	add	x1, x1, #0x4cc
  407ddc:	mov	w2, #0x5                   	// #5
  407de0:	mov	x0, xzr
  407de4:	bl	401870 <dcgettext@plt>
  407de8:	adrp	x2, 409000 <ferror@plt+0x7710>
  407dec:	adrp	x3, 409000 <ferror@plt+0x7710>
  407df0:	mov	x1, x0
  407df4:	add	x2, x2, #0x97e
  407df8:	add	x3, x3, #0xcc5
  407dfc:	mov	w0, #0x1                   	// #1
  407e00:	bl	4016a0 <__printf_chk@plt>
  407e04:	adrp	x1, 40a000 <ferror@plt+0x8710>
  407e08:	add	x1, x1, #0x4e0
  407e0c:	mov	w2, #0x5                   	// #5
  407e10:	mov	x0, xzr
  407e14:	bl	401870 <dcgettext@plt>
  407e18:	adrp	x8, 41b000 <ferror@plt+0x19710>
  407e1c:	ldr	x1, [x8, #640]
  407e20:	ldp	x29, x30, [sp], #16
  407e24:	b	401880 <fputs_unlocked@plt>
  407e28:	stp	x29, x30, [sp, #-32]!
  407e2c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407e30:	udiv	x8, x8, x1
  407e34:	cmp	x8, x0
  407e38:	str	x19, [sp, #16]
  407e3c:	mov	x29, sp
  407e40:	b.cc	407e64 <ferror@plt+0x6574>  // b.lo, b.ul, b.last
  407e44:	mul	x19, x1, x0
  407e48:	mov	x0, x19
  407e4c:	bl	401660 <malloc@plt>
  407e50:	cbz	x19, 407e58 <ferror@plt+0x6568>
  407e54:	cbz	x0, 407e64 <ferror@plt+0x6574>
  407e58:	ldr	x19, [sp, #16]
  407e5c:	ldp	x29, x30, [sp], #32
  407e60:	ret
  407e64:	bl	4081a4 <ferror@plt+0x68b4>
  407e68:	stp	x29, x30, [sp, #-32]!
  407e6c:	str	x19, [sp, #16]
  407e70:	mov	x29, sp
  407e74:	mov	x19, x0
  407e78:	bl	401660 <malloc@plt>
  407e7c:	cbz	x19, 407e84 <ferror@plt+0x6594>
  407e80:	cbz	x0, 407e90 <ferror@plt+0x65a0>
  407e84:	ldr	x19, [sp, #16]
  407e88:	ldp	x29, x30, [sp], #32
  407e8c:	ret
  407e90:	bl	4081a4 <ferror@plt+0x68b4>
  407e94:	stp	x29, x30, [sp, #-32]!
  407e98:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  407e9c:	udiv	x8, x8, x2
  407ea0:	cmp	x8, x1
  407ea4:	str	x19, [sp, #16]
  407ea8:	mov	x29, sp
  407eac:	b.cc	407ee4 <ferror@plt+0x65f4>  // b.lo, b.ul, b.last
  407eb0:	mul	x19, x2, x1
  407eb4:	cbz	x0, 407ec8 <ferror@plt+0x65d8>
  407eb8:	cbnz	x19, 407ec8 <ferror@plt+0x65d8>
  407ebc:	bl	401800 <free@plt>
  407ec0:	mov	x0, xzr
  407ec4:	b	407ed8 <ferror@plt+0x65e8>
  407ec8:	mov	x1, x19
  407ecc:	bl	401700 <realloc@plt>
  407ed0:	cbz	x19, 407ed8 <ferror@plt+0x65e8>
  407ed4:	cbz	x0, 407ee4 <ferror@plt+0x65f4>
  407ed8:	ldr	x19, [sp, #16]
  407edc:	ldp	x29, x30, [sp], #32
  407ee0:	ret
  407ee4:	bl	4081a4 <ferror@plt+0x68b4>
  407ee8:	stp	x29, x30, [sp, #-32]!
  407eec:	str	x19, [sp, #16]
  407ef0:	mov	x19, x1
  407ef4:	mov	x29, sp
  407ef8:	cbz	x0, 407f0c <ferror@plt+0x661c>
  407efc:	cbnz	x19, 407f0c <ferror@plt+0x661c>
  407f00:	bl	401800 <free@plt>
  407f04:	mov	x0, xzr
  407f08:	b	407f1c <ferror@plt+0x662c>
  407f0c:	mov	x1, x19
  407f10:	bl	401700 <realloc@plt>
  407f14:	cbz	x19, 407f1c <ferror@plt+0x662c>
  407f18:	cbz	x0, 407f28 <ferror@plt+0x6638>
  407f1c:	ldr	x19, [sp, #16]
  407f20:	ldp	x29, x30, [sp], #32
  407f24:	ret
  407f28:	bl	4081a4 <ferror@plt+0x68b4>
  407f2c:	stp	x29, x30, [sp, #-32]!
  407f30:	ldr	x8, [x1]
  407f34:	str	x19, [sp, #16]
  407f38:	mov	x29, sp
  407f3c:	cbz	x0, 407f80 <ferror@plt+0x6690>
  407f40:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  407f44:	movk	x9, #0x5554
  407f48:	udiv	x9, x9, x2
  407f4c:	cmp	x9, x8
  407f50:	b.ls	407fbc <ferror@plt+0x66cc>  // b.plast
  407f54:	add	x8, x8, x8, lsr #1
  407f58:	add	x9, x8, #0x1
  407f5c:	mul	x8, x9, x2
  407f60:	str	x9, [x1]
  407f64:	cbz	x8, 407fc0 <ferror@plt+0x66d0>
  407f68:	mov	x1, x8
  407f6c:	bl	401700 <realloc@plt>
  407f70:	cbz	x0, 407fbc <ferror@plt+0x66cc>
  407f74:	ldr	x19, [sp, #16]
  407f78:	ldp	x29, x30, [sp], #32
  407f7c:	ret
  407f80:	cbnz	x8, 407f94 <ferror@plt+0x66a4>
  407f84:	mov	w8, #0x80                  	// #128
  407f88:	udiv	x8, x8, x2
  407f8c:	cmp	x2, #0x80
  407f90:	cinc	x8, x8, hi  // hi = pmore
  407f94:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407f98:	udiv	x9, x9, x2
  407f9c:	cmp	x9, x8
  407fa0:	b.cc	407fbc <ferror@plt+0x66cc>  // b.lo, b.ul, b.last
  407fa4:	mul	x19, x8, x2
  407fa8:	mov	x0, x19
  407fac:	str	x8, [x1]
  407fb0:	bl	401660 <malloc@plt>
  407fb4:	cbz	x19, 407f74 <ferror@plt+0x6684>
  407fb8:	cbnz	x0, 407f74 <ferror@plt+0x6684>
  407fbc:	bl	4081a4 <ferror@plt+0x68b4>
  407fc0:	bl	401800 <free@plt>
  407fc4:	mov	x0, xzr
  407fc8:	ldr	x19, [sp, #16]
  407fcc:	ldp	x29, x30, [sp], #32
  407fd0:	ret
  407fd4:	stp	x29, x30, [sp, #-32]!
  407fd8:	str	x19, [sp, #16]
  407fdc:	mov	x29, sp
  407fe0:	mov	x19, x0
  407fe4:	bl	401660 <malloc@plt>
  407fe8:	cbz	x19, 407ff0 <ferror@plt+0x6700>
  407fec:	cbz	x0, 407ffc <ferror@plt+0x670c>
  407ff0:	ldr	x19, [sp, #16]
  407ff4:	ldp	x29, x30, [sp], #32
  407ff8:	ret
  407ffc:	bl	4081a4 <ferror@plt+0x68b4>
  408000:	stp	x29, x30, [sp, #-16]!
  408004:	ldr	x8, [x1]
  408008:	mov	x29, sp
  40800c:	cbz	x0, 408040 <ferror@plt+0x6750>
  408010:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  408014:	movk	x9, #0x5554
  408018:	cmp	x8, x9
  40801c:	b.cs	408084 <ferror@plt+0x6794>  // b.hs, b.nlast
  408020:	add	x8, x8, x8, lsr #1
  408024:	adds	x8, x8, #0x1
  408028:	str	x8, [x1]
  40802c:	b.eq	408060 <ferror@plt+0x6770>  // b.none
  408030:	mov	x1, x8
  408034:	bl	401700 <realloc@plt>
  408038:	cbnz	x0, 408058 <ferror@plt+0x6768>
  40803c:	b	408084 <ferror@plt+0x6794>
  408040:	cbz	x8, 408070 <ferror@plt+0x6780>
  408044:	tbnz	x8, #63, 408084 <ferror@plt+0x6794>
  408048:	mov	x0, x8
  40804c:	str	x8, [x1]
  408050:	bl	401660 <malloc@plt>
  408054:	cbz	x0, 408084 <ferror@plt+0x6794>
  408058:	ldp	x29, x30, [sp], #16
  40805c:	ret
  408060:	bl	401800 <free@plt>
  408064:	mov	x0, xzr
  408068:	ldp	x29, x30, [sp], #16
  40806c:	ret
  408070:	mov	w8, #0x80                  	// #128
  408074:	mov	x0, x8
  408078:	str	x8, [x1]
  40807c:	bl	401660 <malloc@plt>
  408080:	cbnz	x0, 408058 <ferror@plt+0x6768>
  408084:	bl	4081a4 <ferror@plt+0x68b4>
  408088:	stp	x29, x30, [sp, #-32]!
  40808c:	stp	x20, x19, [sp, #16]
  408090:	mov	x29, sp
  408094:	mov	x19, x0
  408098:	bl	401660 <malloc@plt>
  40809c:	mov	x20, x0
  4080a0:	cbz	x19, 4080a8 <ferror@plt+0x67b8>
  4080a4:	cbz	x20, 4080c8 <ferror@plt+0x67d8>
  4080a8:	mov	x0, x20
  4080ac:	mov	w1, wzr
  4080b0:	mov	x2, x19
  4080b4:	bl	4016b0 <memset@plt>
  4080b8:	mov	x0, x20
  4080bc:	ldp	x20, x19, [sp, #16]
  4080c0:	ldp	x29, x30, [sp], #32
  4080c4:	ret
  4080c8:	bl	4081a4 <ferror@plt+0x68b4>
  4080cc:	stp	x29, x30, [sp, #-16]!
  4080d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4080d4:	udiv	x8, x8, x1
  4080d8:	cmp	x8, x0
  4080dc:	mov	x29, sp
  4080e0:	b.cc	4080f4 <ferror@plt+0x6804>  // b.lo, b.ul, b.last
  4080e4:	bl	408a34 <ferror@plt+0x7144>
  4080e8:	cbz	x0, 4080f4 <ferror@plt+0x6804>
  4080ec:	ldp	x29, x30, [sp], #16
  4080f0:	ret
  4080f4:	bl	4081a4 <ferror@plt+0x68b4>
  4080f8:	stp	x29, x30, [sp, #-48]!
  4080fc:	stp	x20, x19, [sp, #32]
  408100:	mov	x20, x0
  408104:	mov	x0, x1
  408108:	str	x21, [sp, #16]
  40810c:	mov	x29, sp
  408110:	mov	x19, x1
  408114:	bl	401660 <malloc@plt>
  408118:	mov	x21, x0
  40811c:	cbz	x19, 408124 <ferror@plt+0x6834>
  408120:	cbz	x21, 408148 <ferror@plt+0x6858>
  408124:	mov	x0, x21
  408128:	mov	x1, x20
  40812c:	mov	x2, x19
  408130:	bl	401560 <memcpy@plt>
  408134:	mov	x0, x21
  408138:	ldp	x20, x19, [sp, #32]
  40813c:	ldr	x21, [sp, #16]
  408140:	ldp	x29, x30, [sp], #48
  408144:	ret
  408148:	bl	4081a4 <ferror@plt+0x68b4>
  40814c:	stp	x29, x30, [sp, #-48]!
  408150:	str	x21, [sp, #16]
  408154:	stp	x20, x19, [sp, #32]
  408158:	mov	x29, sp
  40815c:	mov	x19, x0
  408160:	bl	401590 <strlen@plt>
  408164:	add	x20, x0, #0x1
  408168:	mov	x0, x20
  40816c:	bl	401660 <malloc@plt>
  408170:	mov	x21, x0
  408174:	cbz	x20, 40817c <ferror@plt+0x688c>
  408178:	cbz	x21, 4081a0 <ferror@plt+0x68b0>
  40817c:	mov	x0, x21
  408180:	mov	x1, x19
  408184:	mov	x2, x20
  408188:	bl	401560 <memcpy@plt>
  40818c:	mov	x0, x21
  408190:	ldp	x20, x19, [sp, #32]
  408194:	ldr	x21, [sp, #16]
  408198:	ldp	x29, x30, [sp], #48
  40819c:	ret
  4081a0:	bl	4081a4 <ferror@plt+0x68b4>
  4081a4:	stp	x29, x30, [sp, #-32]!
  4081a8:	str	x19, [sp, #16]
  4081ac:	adrp	x8, 41b000 <ferror@plt+0x19710>
  4081b0:	ldr	w19, [x8, #512]
  4081b4:	adrp	x1, 40a000 <ferror@plt+0x8710>
  4081b8:	add	x1, x1, #0x550
  4081bc:	mov	w2, #0x5                   	// #5
  4081c0:	mov	x0, xzr
  4081c4:	mov	x29, sp
  4081c8:	bl	401870 <dcgettext@plt>
  4081cc:	adrp	x2, 40a000 <ferror@plt+0x8710>
  4081d0:	mov	x3, x0
  4081d4:	add	x2, x2, #0x6c
  4081d8:	mov	w0, w19
  4081dc:	mov	w1, wzr
  4081e0:	bl	4015b0 <error@plt>
  4081e4:	bl	401740 <abort@plt>
  4081e8:	sub	sp, sp, #0x50
  4081ec:	stp	x24, x23, [sp, #32]
  4081f0:	stp	x22, x21, [sp, #48]
  4081f4:	mov	x22, x3
  4081f8:	mov	x24, x2
  4081fc:	mov	w2, w1
  408200:	add	x3, sp, #0x8
  408204:	mov	x1, xzr
  408208:	stp	x29, x30, [sp, #16]
  40820c:	stp	x20, x19, [sp, #64]
  408210:	add	x29, sp, #0x10
  408214:	mov	w20, w6
  408218:	mov	x19, x5
  40821c:	mov	x21, x0
  408220:	bl	408694 <ferror@plt+0x6da4>
  408224:	cbz	w0, 408254 <ferror@plt+0x6964>
  408228:	cmp	w0, #0x1
  40822c:	b.eq	408244 <ferror@plt+0x6954>  // b.none
  408230:	cmp	w0, #0x3
  408234:	b.ne	408280 <ferror@plt+0x6990>  // b.any
  408238:	bl	4018c0 <__errno_location@plt>
  40823c:	str	wzr, [x0]
  408240:	b	408284 <ferror@plt+0x6994>
  408244:	bl	4018c0 <__errno_location@plt>
  408248:	mov	w8, #0x4b                  	// #75
  40824c:	str	w8, [x0]
  408250:	b	408284 <ferror@plt+0x6994>
  408254:	ldr	x23, [sp, #8]
  408258:	cmp	x23, x24
  40825c:	b.cc	408268 <ferror@plt+0x6978>  // b.lo, b.ul, b.last
  408260:	cmp	x23, x22
  408264:	b.ls	4082c0 <ferror@plt+0x69d0>  // b.plast
  408268:	bl	4018c0 <__errno_location@plt>
  40826c:	lsr	x8, x23, #30
  408270:	cbnz	x8, 408248 <ferror@plt+0x6958>
  408274:	mov	w8, #0x22                  	// #34
  408278:	str	w8, [x0]
  40827c:	b	408284 <ferror@plt+0x6994>
  408280:	bl	4018c0 <__errno_location@plt>
  408284:	ldr	w8, [x0]
  408288:	cmp	w20, #0x0
  40828c:	csinc	w20, w20, wzr, ne  // ne = any
  408290:	mov	x0, x21
  408294:	cmp	w8, #0x16
  408298:	csel	w22, wzr, w8, eq  // eq = none
  40829c:	bl	407704 <ferror@plt+0x5e14>
  4082a0:	adrp	x2, 40a000 <ferror@plt+0x8710>
  4082a4:	mov	x4, x0
  4082a8:	add	x2, x2, #0x7b
  4082ac:	mov	w0, w20
  4082b0:	mov	w1, w22
  4082b4:	mov	x3, x19
  4082b8:	bl	4015b0 <error@plt>
  4082bc:	ldr	x23, [sp, #8]
  4082c0:	mov	x0, x23
  4082c4:	ldp	x20, x19, [sp, #64]
  4082c8:	ldp	x22, x21, [sp, #48]
  4082cc:	ldp	x24, x23, [sp, #32]
  4082d0:	ldp	x29, x30, [sp, #16]
  4082d4:	add	sp, sp, #0x50
  4082d8:	ret
  4082dc:	mov	w6, w5
  4082e0:	mov	x5, x4
  4082e4:	mov	x4, x3
  4082e8:	mov	x3, x2
  4082ec:	mov	x2, x1
  4082f0:	mov	w1, #0xa                   	// #10
  4082f4:	b	4081e8 <ferror@plt+0x68f8>
  4082f8:	stp	x29, x30, [sp, #-80]!
  4082fc:	cmp	w2, #0x25
  408300:	str	x25, [sp, #16]
  408304:	stp	x24, x23, [sp, #32]
  408308:	stp	x22, x21, [sp, #48]
  40830c:	stp	x20, x19, [sp, #64]
  408310:	mov	x29, sp
  408314:	b.cs	408674 <ferror@plt+0x6d84>  // b.hs, b.nlast
  408318:	mov	x23, x4
  40831c:	mov	x19, x3
  408320:	mov	w22, w2
  408324:	mov	x21, x1
  408328:	mov	x20, x0
  40832c:	bl	4018c0 <__errno_location@plt>
  408330:	mov	x24, x0
  408334:	str	wzr, [x0]
  408338:	bl	4017d0 <__ctype_b_loc@plt>
  40833c:	ldr	x8, [x0]
  408340:	mov	x10, x20
  408344:	ldrb	w9, [x10], #1
  408348:	ldrh	w11, [x8, x9, lsl #1]
  40834c:	tbnz	w11, #13, 408344 <ferror@plt+0x6a54>
  408350:	cmp	x21, #0x0
  408354:	add	x8, x29, #0x18
  408358:	csel	x21, x8, x21, eq  // eq = none
  40835c:	cmp	w9, #0x2d
  408360:	b.ne	40836c <ferror@plt+0x6a7c>  // b.any
  408364:	mov	w20, #0x4                   	// #4
  408368:	b	408644 <ferror@plt+0x6d54>
  40836c:	mov	x0, x20
  408370:	mov	x1, x21
  408374:	mov	w2, w22
  408378:	bl	401580 <strtoul@plt>
  40837c:	ldr	x25, [x21]
  408380:	cmp	x25, x20
  408384:	b.eq	4083b0 <ferror@plt+0x6ac0>  // b.none
  408388:	ldr	w20, [x24]
  40838c:	mov	x22, x0
  408390:	cbz	w20, 4083a0 <ferror@plt+0x6ab0>
  408394:	cmp	w20, #0x22
  408398:	b.ne	408364 <ferror@plt+0x6a74>  // b.any
  40839c:	mov	w20, #0x1                   	// #1
  4083a0:	cbz	x23, 408640 <ferror@plt+0x6d50>
  4083a4:	ldrb	w24, [x25]
  4083a8:	cbnz	w24, 4083d8 <ferror@plt+0x6ae8>
  4083ac:	b	408640 <ferror@plt+0x6d50>
  4083b0:	cbz	x23, 408364 <ferror@plt+0x6a74>
  4083b4:	ldrb	w1, [x20]
  4083b8:	cbz	w1, 408364 <ferror@plt+0x6a74>
  4083bc:	mov	x0, x23
  4083c0:	bl	401820 <strchr@plt>
  4083c4:	cbz	x0, 408364 <ferror@plt+0x6a74>
  4083c8:	mov	w20, wzr
  4083cc:	mov	w22, #0x1                   	// #1
  4083d0:	ldrb	w24, [x25]
  4083d4:	cbz	w24, 408640 <ferror@plt+0x6d50>
  4083d8:	mov	x0, x23
  4083dc:	mov	w1, w24
  4083e0:	bl	401820 <strchr@plt>
  4083e4:	cbz	x0, 4084b0 <ferror@plt+0x6bc0>
  4083e8:	sub	w10, w24, #0x45
  4083ec:	mov	w8, #0x1                   	// #1
  4083f0:	cmp	w10, #0x2f
  4083f4:	mov	w9, #0x400                 	// #1024
  4083f8:	b.hi	408470 <ferror@plt+0x6b80>  // b.pmore
  4083fc:	mov	w11, #0x1                   	// #1
  408400:	lsl	x10, x11, x10
  408404:	mov	x11, #0x8945                	// #35141
  408408:	movk	x11, #0x30, lsl #16
  40840c:	movk	x11, #0x8144, lsl #32
  408410:	tst	x10, x11
  408414:	b.eq	408470 <ferror@plt+0x6b80>  // b.none
  408418:	mov	w1, #0x30                  	// #48
  40841c:	mov	x0, x23
  408420:	bl	401820 <strchr@plt>
  408424:	cbz	x0, 40845c <ferror@plt+0x6b6c>
  408428:	ldrb	w8, [x25, #1]
  40842c:	cmp	w8, #0x42
  408430:	b.eq	408468 <ferror@plt+0x6b78>  // b.none
  408434:	cmp	w8, #0x44
  408438:	b.eq	408468 <ferror@plt+0x6b78>  // b.none
  40843c:	cmp	w8, #0x69
  408440:	b.ne	40845c <ferror@plt+0x6b6c>  // b.any
  408444:	ldrb	w8, [x25, #2]
  408448:	mov	w9, #0x3                   	// #3
  40844c:	cmp	w8, #0x42
  408450:	csinc	x8, x9, xzr, eq  // eq = none
  408454:	mov	w9, #0x400                 	// #1024
  408458:	b	408470 <ferror@plt+0x6b80>
  40845c:	mov	w8, #0x1                   	// #1
  408460:	mov	w9, #0x400                 	// #1024
  408464:	b	408470 <ferror@plt+0x6b80>
  408468:	mov	w8, #0x2                   	// #2
  40846c:	mov	w9, #0x3e8                 	// #1000
  408470:	sub	w10, w24, #0x42
  408474:	cmp	w10, #0x35
  408478:	b.hi	4084b0 <ferror@plt+0x6bc0>  // b.pmore
  40847c:	adrp	x11, 40a000 <ferror@plt+0x8710>
  408480:	add	x11, x11, #0x561
  408484:	adr	x12, 408498 <ferror@plt+0x6ba8>
  408488:	ldrb	w13, [x11, x10]
  40848c:	add	x12, x12, x13, lsl #2
  408490:	mov	w10, wzr
  408494:	br	x12
  408498:	umulh	x10, x9, x22
  40849c:	mul	x11, x22, x9
  4084a0:	cmp	xzr, x10
  4084a4:	cset	w10, ne  // ne = any
  4084a8:	csinv	x11, x11, xzr, eq  // eq = none
  4084ac:	b	4085dc <ferror@plt+0x6cec>
  4084b0:	str	x22, [x19]
  4084b4:	orr	w20, w20, #0x2
  4084b8:	b	408644 <ferror@plt+0x6d54>
  4084bc:	umulh	x10, x9, x22
  4084c0:	mul	x9, x22, x9
  4084c4:	cmp	xzr, x10
  4084c8:	b	408618 <ferror@plt+0x6d28>
  4084cc:	umulh	x10, x9, x22
  4084d0:	mul	x11, x22, x9
  4084d4:	cmp	xzr, x10
  4084d8:	cset	w10, ne  // ne = any
  4084dc:	csinv	x11, x11, xzr, eq  // eq = none
  4084e0:	b	4085f4 <ferror@plt+0x6d04>
  4084e4:	umulh	x10, x9, x22
  4084e8:	mul	x11, x22, x9
  4084ec:	cmp	xzr, x10
  4084f0:	cset	w10, ne  // ne = any
  4084f4:	csinv	x11, x11, xzr, eq  // eq = none
  4084f8:	b	4085c4 <ferror@plt+0x6cd4>
  4084fc:	umulh	x10, x9, x22
  408500:	mul	x11, x22, x9
  408504:	cmp	xzr, x10
  408508:	cset	w10, ne  // ne = any
  40850c:	csinv	x11, x11, xzr, eq  // eq = none
  408510:	b	40857c <ferror@plt+0x6c8c>
  408514:	cmp	xzr, x22, lsr #54
  408518:	lsl	x9, x22, #10
  40851c:	b	408618 <ferror@plt+0x6d28>
  408520:	umulh	x10, x9, x22
  408524:	mul	x11, x22, x9
  408528:	cmp	xzr, x10
  40852c:	cset	w10, ne  // ne = any
  408530:	csinv	x11, x11, xzr, eq  // eq = none
  408534:	b	408594 <ferror@plt+0x6ca4>
  408538:	umulh	x10, x9, x22
  40853c:	mul	x11, x22, x9
  408540:	cmp	xzr, x10
  408544:	cset	w10, ne  // ne = any
  408548:	csinv	x11, x11, xzr, eq  // eq = none
  40854c:	b	4085ac <ferror@plt+0x6cbc>
  408550:	umulh	x10, x9, x22
  408554:	mul	x11, x22, x9
  408558:	cmp	xzr, x10
  40855c:	csinv	x11, x11, xzr, eq  // eq = none
  408560:	umulh	x12, x9, x11
  408564:	cset	w10, ne  // ne = any
  408568:	cmp	xzr, x12
  40856c:	mul	x11, x11, x9
  408570:	cset	w12, ne  // ne = any
  408574:	csinv	x11, x11, xzr, eq  // eq = none
  408578:	orr	w10, w10, w12
  40857c:	umulh	x12, x9, x11
  408580:	cmp	xzr, x12
  408584:	mul	x11, x11, x9
  408588:	cset	w12, ne  // ne = any
  40858c:	csinv	x11, x11, xzr, eq  // eq = none
  408590:	orr	w10, w10, w12
  408594:	umulh	x12, x9, x11
  408598:	cmp	xzr, x12
  40859c:	mul	x11, x11, x9
  4085a0:	cset	w12, ne  // ne = any
  4085a4:	csinv	x11, x11, xzr, eq  // eq = none
  4085a8:	orr	w10, w10, w12
  4085ac:	umulh	x12, x9, x11
  4085b0:	cmp	xzr, x12
  4085b4:	mul	x11, x11, x9
  4085b8:	cset	w12, ne  // ne = any
  4085bc:	csinv	x11, x11, xzr, eq  // eq = none
  4085c0:	orr	w10, w10, w12
  4085c4:	umulh	x12, x9, x11
  4085c8:	cmp	xzr, x12
  4085cc:	mul	x11, x11, x9
  4085d0:	cset	w12, ne  // ne = any
  4085d4:	csinv	x11, x11, xzr, eq  // eq = none
  4085d8:	orr	w10, w10, w12
  4085dc:	umulh	x12, x9, x11
  4085e0:	cmp	xzr, x12
  4085e4:	mul	x11, x11, x9
  4085e8:	cset	w12, ne  // ne = any
  4085ec:	csinv	x11, x11, xzr, eq  // eq = none
  4085f0:	orr	w10, w10, w12
  4085f4:	umulh	x12, x9, x11
  4085f8:	cmp	xzr, x12
  4085fc:	mul	x9, x11, x9
  408600:	cset	w11, ne  // ne = any
  408604:	csinv	x22, x9, xzr, eq  // eq = none
  408608:	orr	w10, w10, w11
  40860c:	b	408620 <ferror@plt+0x6d30>
  408610:	cmp	xzr, x22, lsr #55
  408614:	lsl	x9, x22, #9
  408618:	cset	w10, ne  // ne = any
  40861c:	csinv	x22, x9, xzr, eq  // eq = none
  408620:	add	x9, x25, x8
  408624:	str	x9, [x21]
  408628:	ldrb	w8, [x25, x8]
  40862c:	and	w9, w10, #0x1
  408630:	orr	w9, w20, w9
  408634:	orr	w10, w9, #0x2
  408638:	cmp	w8, #0x0
  40863c:	csel	w20, w9, w10, eq  // eq = none
  408640:	str	x22, [x19]
  408644:	mov	w0, w20
  408648:	ldp	x20, x19, [sp, #64]
  40864c:	ldp	x22, x21, [sp, #48]
  408650:	ldp	x24, x23, [sp, #32]
  408654:	ldr	x25, [sp, #16]
  408658:	ldp	x29, x30, [sp], #80
  40865c:	ret
  408660:	cmn	x22, x22
  408664:	lsl	x9, x22, #1
  408668:	cset	w10, cs  // cs = hs, nlast
  40866c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  408670:	b	408620 <ferror@plt+0x6d30>
  408674:	adrp	x0, 40a000 <ferror@plt+0x8710>
  408678:	adrp	x1, 40a000 <ferror@plt+0x8710>
  40867c:	adrp	x3, 40a000 <ferror@plt+0x8710>
  408680:	add	x0, x0, #0x597
  408684:	add	x1, x1, #0x5bd
  408688:	add	x3, x3, #0x5cd
  40868c:	mov	w2, #0x54                  	// #84
  408690:	bl	4018b0 <__assert_fail@plt>
  408694:	stp	x29, x30, [sp, #-80]!
  408698:	cmp	w2, #0x25
  40869c:	str	x25, [sp, #16]
  4086a0:	stp	x24, x23, [sp, #32]
  4086a4:	stp	x22, x21, [sp, #48]
  4086a8:	stp	x20, x19, [sp, #64]
  4086ac:	mov	x29, sp
  4086b0:	b.cs	408a14 <ferror@plt+0x7124>  // b.hs, b.nlast
  4086b4:	mov	x23, x4
  4086b8:	mov	x19, x3
  4086bc:	mov	w22, w2
  4086c0:	mov	x21, x1
  4086c4:	mov	x20, x0
  4086c8:	bl	4018c0 <__errno_location@plt>
  4086cc:	mov	x24, x0
  4086d0:	str	wzr, [x0]
  4086d4:	bl	4017d0 <__ctype_b_loc@plt>
  4086d8:	ldr	x8, [x0]
  4086dc:	mov	x10, x20
  4086e0:	ldrb	w9, [x10], #1
  4086e4:	ldrh	w11, [x8, x9, lsl #1]
  4086e8:	tbnz	w11, #13, 4086e0 <ferror@plt+0x6df0>
  4086ec:	cmp	x21, #0x0
  4086f0:	add	x8, x29, #0x18
  4086f4:	csel	x21, x8, x21, eq  // eq = none
  4086f8:	cmp	w9, #0x2d
  4086fc:	b.ne	408708 <ferror@plt+0x6e18>  // b.any
  408700:	mov	w20, #0x4                   	// #4
  408704:	b	4089e4 <ferror@plt+0x70f4>
  408708:	mov	x0, x20
  40870c:	mov	x1, x21
  408710:	mov	w2, w22
  408714:	mov	w3, wzr
  408718:	bl	4016d0 <__strtoul_internal@plt>
  40871c:	ldr	x25, [x21]
  408720:	cmp	x25, x20
  408724:	b.eq	408750 <ferror@plt+0x6e60>  // b.none
  408728:	ldr	w20, [x24]
  40872c:	mov	x22, x0
  408730:	cbz	w20, 408740 <ferror@plt+0x6e50>
  408734:	cmp	w20, #0x22
  408738:	b.ne	408700 <ferror@plt+0x6e10>  // b.any
  40873c:	mov	w20, #0x1                   	// #1
  408740:	cbz	x23, 4089e0 <ferror@plt+0x70f0>
  408744:	ldrb	w24, [x25]
  408748:	cbnz	w24, 408778 <ferror@plt+0x6e88>
  40874c:	b	4089e0 <ferror@plt+0x70f0>
  408750:	cbz	x23, 408700 <ferror@plt+0x6e10>
  408754:	ldrb	w1, [x20]
  408758:	cbz	w1, 408700 <ferror@plt+0x6e10>
  40875c:	mov	x0, x23
  408760:	bl	401820 <strchr@plt>
  408764:	cbz	x0, 408700 <ferror@plt+0x6e10>
  408768:	mov	w20, wzr
  40876c:	mov	w22, #0x1                   	// #1
  408770:	ldrb	w24, [x25]
  408774:	cbz	w24, 4089e0 <ferror@plt+0x70f0>
  408778:	mov	x0, x23
  40877c:	mov	w1, w24
  408780:	bl	401820 <strchr@plt>
  408784:	cbz	x0, 408850 <ferror@plt+0x6f60>
  408788:	sub	w10, w24, #0x45
  40878c:	mov	w8, #0x1                   	// #1
  408790:	cmp	w10, #0x2f
  408794:	mov	w9, #0x400                 	// #1024
  408798:	b.hi	408810 <ferror@plt+0x6f20>  // b.pmore
  40879c:	mov	w11, #0x1                   	// #1
  4087a0:	lsl	x10, x11, x10
  4087a4:	mov	x11, #0x8945                	// #35141
  4087a8:	movk	x11, #0x30, lsl #16
  4087ac:	movk	x11, #0x8144, lsl #32
  4087b0:	tst	x10, x11
  4087b4:	b.eq	408810 <ferror@plt+0x6f20>  // b.none
  4087b8:	mov	w1, #0x30                  	// #48
  4087bc:	mov	x0, x23
  4087c0:	bl	401820 <strchr@plt>
  4087c4:	cbz	x0, 4087fc <ferror@plt+0x6f0c>
  4087c8:	ldrb	w8, [x25, #1]
  4087cc:	cmp	w8, #0x42
  4087d0:	b.eq	408808 <ferror@plt+0x6f18>  // b.none
  4087d4:	cmp	w8, #0x44
  4087d8:	b.eq	408808 <ferror@plt+0x6f18>  // b.none
  4087dc:	cmp	w8, #0x69
  4087e0:	b.ne	4087fc <ferror@plt+0x6f0c>  // b.any
  4087e4:	ldrb	w8, [x25, #2]
  4087e8:	mov	w9, #0x3                   	// #3
  4087ec:	cmp	w8, #0x42
  4087f0:	csinc	x8, x9, xzr, eq  // eq = none
  4087f4:	mov	w9, #0x400                 	// #1024
  4087f8:	b	408810 <ferror@plt+0x6f20>
  4087fc:	mov	w8, #0x1                   	// #1
  408800:	mov	w9, #0x400                 	// #1024
  408804:	b	408810 <ferror@plt+0x6f20>
  408808:	mov	w8, #0x2                   	// #2
  40880c:	mov	w9, #0x3e8                 	// #1000
  408810:	sub	w10, w24, #0x42
  408814:	cmp	w10, #0x35
  408818:	b.hi	408850 <ferror@plt+0x6f60>  // b.pmore
  40881c:	adrp	x11, 40a000 <ferror@plt+0x8710>
  408820:	add	x11, x11, #0x61e
  408824:	adr	x12, 408838 <ferror@plt+0x6f48>
  408828:	ldrb	w13, [x11, x10]
  40882c:	add	x12, x12, x13, lsl #2
  408830:	mov	w10, wzr
  408834:	br	x12
  408838:	umulh	x10, x9, x22
  40883c:	mul	x11, x22, x9
  408840:	cmp	xzr, x10
  408844:	cset	w10, ne  // ne = any
  408848:	csinv	x11, x11, xzr, eq  // eq = none
  40884c:	b	40897c <ferror@plt+0x708c>
  408850:	str	x22, [x19]
  408854:	orr	w20, w20, #0x2
  408858:	b	4089e4 <ferror@plt+0x70f4>
  40885c:	umulh	x10, x9, x22
  408860:	mul	x9, x22, x9
  408864:	cmp	xzr, x10
  408868:	b	4089b8 <ferror@plt+0x70c8>
  40886c:	umulh	x10, x9, x22
  408870:	mul	x11, x22, x9
  408874:	cmp	xzr, x10
  408878:	cset	w10, ne  // ne = any
  40887c:	csinv	x11, x11, xzr, eq  // eq = none
  408880:	b	408994 <ferror@plt+0x70a4>
  408884:	umulh	x10, x9, x22
  408888:	mul	x11, x22, x9
  40888c:	cmp	xzr, x10
  408890:	cset	w10, ne  // ne = any
  408894:	csinv	x11, x11, xzr, eq  // eq = none
  408898:	b	408964 <ferror@plt+0x7074>
  40889c:	umulh	x10, x9, x22
  4088a0:	mul	x11, x22, x9
  4088a4:	cmp	xzr, x10
  4088a8:	cset	w10, ne  // ne = any
  4088ac:	csinv	x11, x11, xzr, eq  // eq = none
  4088b0:	b	40891c <ferror@plt+0x702c>
  4088b4:	cmp	xzr, x22, lsr #54
  4088b8:	lsl	x9, x22, #10
  4088bc:	b	4089b8 <ferror@plt+0x70c8>
  4088c0:	umulh	x10, x9, x22
  4088c4:	mul	x11, x22, x9
  4088c8:	cmp	xzr, x10
  4088cc:	cset	w10, ne  // ne = any
  4088d0:	csinv	x11, x11, xzr, eq  // eq = none
  4088d4:	b	408934 <ferror@plt+0x7044>
  4088d8:	umulh	x10, x9, x22
  4088dc:	mul	x11, x22, x9
  4088e0:	cmp	xzr, x10
  4088e4:	cset	w10, ne  // ne = any
  4088e8:	csinv	x11, x11, xzr, eq  // eq = none
  4088ec:	b	40894c <ferror@plt+0x705c>
  4088f0:	umulh	x10, x9, x22
  4088f4:	mul	x11, x22, x9
  4088f8:	cmp	xzr, x10
  4088fc:	csinv	x11, x11, xzr, eq  // eq = none
  408900:	umulh	x12, x9, x11
  408904:	cset	w10, ne  // ne = any
  408908:	cmp	xzr, x12
  40890c:	mul	x11, x11, x9
  408910:	cset	w12, ne  // ne = any
  408914:	csinv	x11, x11, xzr, eq  // eq = none
  408918:	orr	w10, w10, w12
  40891c:	umulh	x12, x9, x11
  408920:	cmp	xzr, x12
  408924:	mul	x11, x11, x9
  408928:	cset	w12, ne  // ne = any
  40892c:	csinv	x11, x11, xzr, eq  // eq = none
  408930:	orr	w10, w10, w12
  408934:	umulh	x12, x9, x11
  408938:	cmp	xzr, x12
  40893c:	mul	x11, x11, x9
  408940:	cset	w12, ne  // ne = any
  408944:	csinv	x11, x11, xzr, eq  // eq = none
  408948:	orr	w10, w10, w12
  40894c:	umulh	x12, x9, x11
  408950:	cmp	xzr, x12
  408954:	mul	x11, x11, x9
  408958:	cset	w12, ne  // ne = any
  40895c:	csinv	x11, x11, xzr, eq  // eq = none
  408960:	orr	w10, w10, w12
  408964:	umulh	x12, x9, x11
  408968:	cmp	xzr, x12
  40896c:	mul	x11, x11, x9
  408970:	cset	w12, ne  // ne = any
  408974:	csinv	x11, x11, xzr, eq  // eq = none
  408978:	orr	w10, w10, w12
  40897c:	umulh	x12, x9, x11
  408980:	cmp	xzr, x12
  408984:	mul	x11, x11, x9
  408988:	cset	w12, ne  // ne = any
  40898c:	csinv	x11, x11, xzr, eq  // eq = none
  408990:	orr	w10, w10, w12
  408994:	umulh	x12, x9, x11
  408998:	cmp	xzr, x12
  40899c:	mul	x9, x11, x9
  4089a0:	cset	w11, ne  // ne = any
  4089a4:	csinv	x22, x9, xzr, eq  // eq = none
  4089a8:	orr	w10, w10, w11
  4089ac:	b	4089c0 <ferror@plt+0x70d0>
  4089b0:	cmp	xzr, x22, lsr #55
  4089b4:	lsl	x9, x22, #9
  4089b8:	cset	w10, ne  // ne = any
  4089bc:	csinv	x22, x9, xzr, eq  // eq = none
  4089c0:	add	x9, x25, x8
  4089c4:	str	x9, [x21]
  4089c8:	ldrb	w8, [x25, x8]
  4089cc:	and	w9, w10, #0x1
  4089d0:	orr	w9, w20, w9
  4089d4:	orr	w10, w9, #0x2
  4089d8:	cmp	w8, #0x0
  4089dc:	csel	w20, w9, w10, eq  // eq = none
  4089e0:	str	x22, [x19]
  4089e4:	mov	w0, w20
  4089e8:	ldp	x20, x19, [sp, #64]
  4089ec:	ldp	x22, x21, [sp, #48]
  4089f0:	ldp	x24, x23, [sp, #32]
  4089f4:	ldr	x25, [sp, #16]
  4089f8:	ldp	x29, x30, [sp], #80
  4089fc:	ret
  408a00:	cmn	x22, x22
  408a04:	lsl	x9, x22, #1
  408a08:	cset	w10, cs  // cs = hs, nlast
  408a0c:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  408a10:	b	4089c0 <ferror@plt+0x70d0>
  408a14:	adrp	x0, 40a000 <ferror@plt+0x8710>
  408a18:	adrp	x1, 40a000 <ferror@plt+0x8710>
  408a1c:	adrp	x3, 40a000 <ferror@plt+0x8710>
  408a20:	add	x0, x0, #0x597
  408a24:	add	x1, x1, #0x5bd
  408a28:	add	x3, x3, #0x654
  408a2c:	mov	w2, #0x54                  	// #84
  408a30:	bl	4018b0 <__assert_fail@plt>
  408a34:	mov	x8, x1
  408a38:	mov	w1, #0x1                   	// #1
  408a3c:	mov	w9, #0x1                   	// #1
  408a40:	cbz	x0, 408a78 <ferror@plt+0x7188>
  408a44:	cbz	x8, 408a78 <ferror@plt+0x7188>
  408a48:	umulh	x10, x8, x0
  408a4c:	mov	x1, x8
  408a50:	mov	x9, x0
  408a54:	cbz	x10, 408a78 <ferror@plt+0x7188>
  408a58:	stp	x29, x30, [sp, #-16]!
  408a5c:	mov	x29, sp
  408a60:	bl	4018c0 <__errno_location@plt>
  408a64:	mov	w8, #0xc                   	// #12
  408a68:	str	w8, [x0]
  408a6c:	mov	x0, xzr
  408a70:	ldp	x29, x30, [sp], #16
  408a74:	ret
  408a78:	mov	x0, x9
  408a7c:	b	4016e0 <calloc@plt>
  408a80:	stp	x29, x30, [sp, #-48]!
  408a84:	str	x21, [sp, #16]
  408a88:	stp	x20, x19, [sp, #32]
  408a8c:	mov	x29, sp
  408a90:	mov	x19, x0
  408a94:	bl	401610 <fileno@plt>
  408a98:	tbnz	w0, #31, 408b00 <ferror@plt+0x7210>
  408a9c:	mov	x0, x19
  408aa0:	bl	401890 <__freading@plt>
  408aa4:	cbz	w0, 408ac4 <ferror@plt+0x71d4>
  408aa8:	mov	x0, x19
  408aac:	bl	401610 <fileno@plt>
  408ab0:	mov	w2, #0x1                   	// #1
  408ab4:	mov	x1, xzr
  408ab8:	bl	4015e0 <lseek@plt>
  408abc:	cmn	x0, #0x1
  408ac0:	b.eq	408b00 <ferror@plt+0x7210>  // b.none
  408ac4:	mov	x0, x19
  408ac8:	bl	408dc0 <ferror@plt+0x74d0>
  408acc:	cbz	w0, 408b00 <ferror@plt+0x7210>
  408ad0:	bl	4018c0 <__errno_location@plt>
  408ad4:	ldr	w21, [x0]
  408ad8:	mov	x20, x0
  408adc:	mov	x0, x19
  408ae0:	bl	401630 <fclose@plt>
  408ae4:	cbz	w21, 408af0 <ferror@plt+0x7200>
  408ae8:	mov	w0, #0xffffffff            	// #-1
  408aec:	str	w21, [x20]
  408af0:	ldp	x20, x19, [sp, #32]
  408af4:	ldr	x21, [sp, #16]
  408af8:	ldp	x29, x30, [sp], #48
  408afc:	ret
  408b00:	mov	x0, x19
  408b04:	ldp	x20, x19, [sp, #32]
  408b08:	ldr	x21, [sp, #16]
  408b0c:	ldp	x29, x30, [sp], #48
  408b10:	b	401630 <fclose@plt>
  408b14:	sub	sp, sp, #0x100
  408b18:	stp	x29, x30, [sp, #208]
  408b1c:	add	x29, sp, #0xd0
  408b20:	mov	x8, #0xffffffffffffffd0    	// #-48
  408b24:	mov	x9, sp
  408b28:	sub	x10, x29, #0x50
  408b2c:	stp	x20, x19, [sp, #240]
  408b30:	mov	w19, w0
  408b34:	movk	x8, #0xff80, lsl #32
  408b38:	add	x11, x29, #0x30
  408b3c:	cmp	w1, #0xb
  408b40:	add	x9, x9, #0x80
  408b44:	add	x10, x10, #0x30
  408b48:	stp	x22, x21, [sp, #224]
  408b4c:	stp	x2, x3, [x29, #-80]
  408b50:	stp	x4, x5, [x29, #-64]
  408b54:	stp	x6, x7, [x29, #-48]
  408b58:	stp	q1, q2, [sp, #16]
  408b5c:	stp	q3, q4, [sp, #48]
  408b60:	str	q0, [sp]
  408b64:	stp	q5, q6, [sp, #80]
  408b68:	str	q7, [sp, #112]
  408b6c:	stp	x9, x8, [x29, #-16]
  408b70:	stp	x11, x10, [x29, #-32]
  408b74:	b.hi	408bc0 <ferror@plt+0x72d0>  // b.pmore
  408b78:	mov	w8, #0x1                   	// #1
  408b7c:	lsl	w8, w8, w1
  408b80:	mov	w9, #0x514                 	// #1300
  408b84:	tst	w8, w9
  408b88:	b.ne	408bf8 <ferror@plt+0x7308>  // b.any
  408b8c:	mov	w9, #0xa0a                 	// #2570
  408b90:	tst	w8, w9
  408b94:	b.ne	408bec <ferror@plt+0x72fc>  // b.any
  408b98:	cbnz	w1, 408bc0 <ferror@plt+0x72d0>
  408b9c:	ldursw	x8, [x29, #-8]
  408ba0:	tbz	w8, #31, 408ca0 <ferror@plt+0x73b0>
  408ba4:	add	w9, w8, #0x8
  408ba8:	cmn	w8, #0x8
  408bac:	stur	w9, [x29, #-8]
  408bb0:	b.gt	408ca0 <ferror@plt+0x73b0>
  408bb4:	ldur	x9, [x29, #-24]
  408bb8:	add	x8, x9, x8
  408bbc:	b	408cac <ferror@plt+0x73bc>
  408bc0:	sub	w8, w1, #0x400
  408bc4:	cmp	w8, #0xa
  408bc8:	b.hi	408c7c <ferror@plt+0x738c>  // b.pmore
  408bcc:	mov	w9, #0x1                   	// #1
  408bd0:	lsl	w9, w9, w8
  408bd4:	mov	w10, #0x285                 	// #645
  408bd8:	tst	w9, w10
  408bdc:	b.ne	408bf8 <ferror@plt+0x7308>  // b.any
  408be0:	mov	w10, #0x502                 	// #1282
  408be4:	tst	w9, w10
  408be8:	b.eq	408c50 <ferror@plt+0x7360>  // b.none
  408bec:	mov	w0, w19
  408bf0:	bl	401840 <fcntl@plt>
  408bf4:	b	408c34 <ferror@plt+0x7344>
  408bf8:	ldursw	x8, [x29, #-8]
  408bfc:	tbz	w8, #31, 408c1c <ferror@plt+0x732c>
  408c00:	add	w9, w8, #0x8
  408c04:	cmn	w8, #0x8
  408c08:	stur	w9, [x29, #-8]
  408c0c:	b.gt	408c1c <ferror@plt+0x732c>
  408c10:	ldur	x9, [x29, #-24]
  408c14:	add	x8, x9, x8
  408c18:	b	408c28 <ferror@plt+0x7338>
  408c1c:	ldur	x8, [x29, #-32]
  408c20:	add	x9, x8, #0x8
  408c24:	stur	x9, [x29, #-32]
  408c28:	ldr	w2, [x8]
  408c2c:	mov	w0, w19
  408c30:	bl	401840 <fcntl@plt>
  408c34:	mov	w20, w0
  408c38:	mov	w0, w20
  408c3c:	ldp	x20, x19, [sp, #240]
  408c40:	ldp	x22, x21, [sp, #224]
  408c44:	ldp	x29, x30, [sp, #208]
  408c48:	add	sp, sp, #0x100
  408c4c:	ret
  408c50:	cmp	w8, #0x6
  408c54:	b.ne	408c7c <ferror@plt+0x738c>  // b.any
  408c58:	ldursw	x8, [x29, #-8]
  408c5c:	tbz	w8, #31, 408cbc <ferror@plt+0x73cc>
  408c60:	add	w9, w8, #0x8
  408c64:	cmn	w8, #0x8
  408c68:	stur	w9, [x29, #-8]
  408c6c:	b.gt	408cbc <ferror@plt+0x73cc>
  408c70:	ldur	x9, [x29, #-24]
  408c74:	add	x8, x9, x8
  408c78:	b	408cc8 <ferror@plt+0x73d8>
  408c7c:	ldursw	x8, [x29, #-8]
  408c80:	tbz	w8, #31, 408d28 <ferror@plt+0x7438>
  408c84:	add	w9, w8, #0x8
  408c88:	cmn	w8, #0x8
  408c8c:	stur	w9, [x29, #-8]
  408c90:	b.gt	408d28 <ferror@plt+0x7438>
  408c94:	ldur	x9, [x29, #-24]
  408c98:	add	x8, x9, x8
  408c9c:	b	408d34 <ferror@plt+0x7444>
  408ca0:	ldur	x8, [x29, #-32]
  408ca4:	add	x9, x8, #0x8
  408ca8:	stur	x9, [x29, #-32]
  408cac:	ldr	w2, [x8]
  408cb0:	mov	w0, w19
  408cb4:	mov	w1, wzr
  408cb8:	b	408c30 <ferror@plt+0x7340>
  408cbc:	ldur	x8, [x29, #-32]
  408cc0:	add	x9, x8, #0x8
  408cc4:	stur	x9, [x29, #-32]
  408cc8:	adrp	x22, 41b000 <ferror@plt+0x19710>
  408ccc:	ldr	w9, [x22, #1040]
  408cd0:	ldr	w21, [x8]
  408cd4:	tbnz	w9, #31, 408d50 <ferror@plt+0x7460>
  408cd8:	mov	w1, #0x406                 	// #1030
  408cdc:	mov	w0, w19
  408ce0:	mov	w2, w21
  408ce4:	bl	401840 <fcntl@plt>
  408ce8:	mov	w20, w0
  408cec:	tbz	w0, #31, 408d44 <ferror@plt+0x7454>
  408cf0:	bl	4018c0 <__errno_location@plt>
  408cf4:	ldr	w8, [x0]
  408cf8:	cmp	w8, #0x16
  408cfc:	b.ne	408d44 <ferror@plt+0x7454>  // b.any
  408d00:	mov	w0, w19
  408d04:	mov	w1, wzr
  408d08:	mov	w2, w21
  408d0c:	bl	401840 <fcntl@plt>
  408d10:	mov	w20, w0
  408d14:	tbnz	w0, #31, 408c38 <ferror@plt+0x7348>
  408d18:	mov	w8, #0xffffffff            	// #-1
  408d1c:	str	w8, [x22, #1040]
  408d20:	mov	w8, #0x1                   	// #1
  408d24:	b	408d70 <ferror@plt+0x7480>
  408d28:	ldur	x8, [x29, #-32]
  408d2c:	add	x9, x8, #0x8
  408d30:	stur	x9, [x29, #-32]
  408d34:	ldr	x2, [x8]
  408d38:	mov	w0, w19
  408d3c:	bl	401840 <fcntl@plt>
  408d40:	b	408c34 <ferror@plt+0x7344>
  408d44:	mov	w8, #0x1                   	// #1
  408d48:	str	w8, [x22, #1040]
  408d4c:	b	408c38 <ferror@plt+0x7348>
  408d50:	mov	w0, w19
  408d54:	mov	w1, wzr
  408d58:	mov	w2, w21
  408d5c:	bl	401840 <fcntl@plt>
  408d60:	ldr	w8, [x22, #1040]
  408d64:	mov	w20, w0
  408d68:	cmn	w8, #0x1
  408d6c:	cset	w8, eq  // eq = none
  408d70:	cbz	w8, 408c38 <ferror@plt+0x7348>
  408d74:	tbnz	w20, #31, 408c38 <ferror@plt+0x7348>
  408d78:	mov	w1, #0x1                   	// #1
  408d7c:	mov	w0, w20
  408d80:	bl	401840 <fcntl@plt>
  408d84:	tbnz	w0, #31, 408da0 <ferror@plt+0x74b0>
  408d88:	orr	w2, w0, #0x1
  408d8c:	mov	w1, #0x2                   	// #2
  408d90:	mov	w0, w20
  408d94:	bl	401840 <fcntl@plt>
  408d98:	cmn	w0, #0x1
  408d9c:	b.ne	408c38 <ferror@plt+0x7348>  // b.any
  408da0:	bl	4018c0 <__errno_location@plt>
  408da4:	ldr	w21, [x0]
  408da8:	mov	x19, x0
  408dac:	mov	w0, w20
  408db0:	bl	401710 <close@plt>
  408db4:	str	w21, [x19]
  408db8:	mov	w20, #0xffffffff            	// #-1
  408dbc:	b	408c38 <ferror@plt+0x7348>
  408dc0:	stp	x29, x30, [sp, #-32]!
  408dc4:	str	x19, [sp, #16]
  408dc8:	mov	x19, x0
  408dcc:	mov	x29, sp
  408dd0:	cbz	x0, 408df8 <ferror@plt+0x7508>
  408dd4:	mov	x0, x19
  408dd8:	bl	401890 <__freading@plt>
  408ddc:	cbz	w0, 408df8 <ferror@plt+0x7508>
  408de0:	ldrb	w8, [x19, #1]
  408de4:	tbz	w8, #0, 408df8 <ferror@plt+0x7508>
  408de8:	mov	w2, #0x1                   	// #1
  408dec:	mov	x0, x19
  408df0:	mov	x1, xzr
  408df4:	bl	408e08 <ferror@plt+0x7518>
  408df8:	mov	x0, x19
  408dfc:	ldr	x19, [sp, #16]
  408e00:	ldp	x29, x30, [sp], #32
  408e04:	b	401860 <fflush@plt>
  408e08:	stp	x29, x30, [sp, #-48]!
  408e0c:	str	x21, [sp, #16]
  408e10:	stp	x20, x19, [sp, #32]
  408e14:	ldp	x9, x8, [x0, #8]
  408e18:	mov	w20, w2
  408e1c:	mov	x19, x0
  408e20:	mov	x21, x1
  408e24:	cmp	x8, x9
  408e28:	mov	x29, sp
  408e2c:	b.ne	408e44 <ferror@plt+0x7554>  // b.any
  408e30:	ldp	x9, x8, [x19, #32]
  408e34:	cmp	x8, x9
  408e38:	b.ne	408e44 <ferror@plt+0x7554>  // b.any
  408e3c:	ldr	x8, [x19, #72]
  408e40:	cbz	x8, 408e60 <ferror@plt+0x7570>
  408e44:	mov	x0, x19
  408e48:	mov	x1, x21
  408e4c:	mov	w2, w20
  408e50:	ldp	x20, x19, [sp, #32]
  408e54:	ldr	x21, [sp, #16]
  408e58:	ldp	x29, x30, [sp], #48
  408e5c:	b	4017e0 <fseeko@plt>
  408e60:	mov	x0, x19
  408e64:	bl	401610 <fileno@plt>
  408e68:	mov	x1, x21
  408e6c:	mov	w2, w20
  408e70:	bl	4015e0 <lseek@plt>
  408e74:	cmn	x0, #0x1
  408e78:	b.eq	408e94 <ferror@plt+0x75a4>  // b.none
  408e7c:	ldr	w9, [x19]
  408e80:	mov	x8, x0
  408e84:	mov	w0, wzr
  408e88:	str	x8, [x19, #144]
  408e8c:	and	w9, w9, #0xffffffef
  408e90:	str	w9, [x19]
  408e94:	ldp	x20, x19, [sp, #32]
  408e98:	ldr	x21, [sp, #16]
  408e9c:	ldp	x29, x30, [sp], #48
  408ea0:	ret
  408ea4:	sub	sp, sp, #0x40
  408ea8:	stp	x29, x30, [sp, #16]
  408eac:	add	x29, sp, #0x10
  408eb0:	cmp	x0, #0x0
  408eb4:	sub	x8, x29, #0x4
  408eb8:	stp	x20, x19, [sp, #48]
  408ebc:	csel	x20, x8, x0, eq  // eq = none
  408ec0:	mov	x0, x20
  408ec4:	stp	x22, x21, [sp, #32]
  408ec8:	mov	x22, x2
  408ecc:	mov	x19, x1
  408ed0:	bl	401550 <mbrtowc@plt>
  408ed4:	mov	x21, x0
  408ed8:	cbz	x22, 408efc <ferror@plt+0x760c>
  408edc:	cmn	x21, #0x2
  408ee0:	b.cc	408efc <ferror@plt+0x760c>  // b.lo, b.ul, b.last
  408ee4:	mov	w0, wzr
  408ee8:	bl	408f94 <ferror@plt+0x76a4>
  408eec:	tbnz	w0, #0, 408efc <ferror@plt+0x760c>
  408ef0:	ldrb	w8, [x19]
  408ef4:	mov	w21, #0x1                   	// #1
  408ef8:	str	w8, [x20]
  408efc:	mov	x0, x21
  408f00:	ldp	x20, x19, [sp, #48]
  408f04:	ldp	x22, x21, [sp, #32]
  408f08:	ldp	x29, x30, [sp, #16]
  408f0c:	add	sp, sp, #0x40
  408f10:	ret
  408f14:	stp	x29, x30, [sp, #-48]!
  408f18:	str	x21, [sp, #16]
  408f1c:	stp	x20, x19, [sp, #32]
  408f20:	mov	x29, sp
  408f24:	mov	x20, x0
  408f28:	bl	4015f0 <__fpending@plt>
  408f2c:	ldr	w21, [x20]
  408f30:	mov	x19, x0
  408f34:	mov	x0, x20
  408f38:	bl	408a80 <ferror@plt+0x7190>
  408f3c:	mov	w8, w0
  408f40:	tbnz	w21, #5, 408f74 <ferror@plt+0x7684>
  408f44:	cmp	w8, #0x0
  408f48:	csetm	w0, ne  // ne = any
  408f4c:	cbnz	x19, 408f64 <ferror@plt+0x7674>
  408f50:	cbz	w8, 408f64 <ferror@plt+0x7674>
  408f54:	bl	4018c0 <__errno_location@plt>
  408f58:	ldr	w8, [x0]
  408f5c:	cmp	w8, #0x9
  408f60:	csetm	w0, ne  // ne = any
  408f64:	ldp	x20, x19, [sp, #32]
  408f68:	ldr	x21, [sp, #16]
  408f6c:	ldp	x29, x30, [sp], #48
  408f70:	ret
  408f74:	cbnz	w8, 408f80 <ferror@plt+0x7690>
  408f78:	bl	4018c0 <__errno_location@plt>
  408f7c:	str	wzr, [x0]
  408f80:	mov	w0, #0xffffffff            	// #-1
  408f84:	ldp	x20, x19, [sp, #32]
  408f88:	ldr	x21, [sp, #16]
  408f8c:	ldp	x29, x30, [sp], #48
  408f90:	ret
  408f94:	stp	x29, x30, [sp, #-32]!
  408f98:	mov	x1, xzr
  408f9c:	str	x19, [sp, #16]
  408fa0:	mov	x29, sp
  408fa4:	bl	4018e0 <setlocale@plt>
  408fa8:	cbz	x0, 408fd4 <ferror@plt+0x76e4>
  408fac:	adrp	x1, 40a000 <ferror@plt+0x8710>
  408fb0:	add	x1, x1, #0x6a3
  408fb4:	mov	x19, x0
  408fb8:	bl	4017c0 <strcmp@plt>
  408fbc:	cbz	w0, 408fe4 <ferror@plt+0x76f4>
  408fc0:	adrp	x1, 40a000 <ferror@plt+0x8710>
  408fc4:	add	x1, x1, #0x6a5
  408fc8:	mov	x0, x19
  408fcc:	bl	4017c0 <strcmp@plt>
  408fd0:	cbz	w0, 408fe4 <ferror@plt+0x76f4>
  408fd4:	mov	w0, #0x1                   	// #1
  408fd8:	ldr	x19, [sp, #16]
  408fdc:	ldp	x29, x30, [sp], #32
  408fe0:	ret
  408fe4:	mov	w0, wzr
  408fe8:	ldr	x19, [sp, #16]
  408fec:	ldp	x29, x30, [sp], #32
  408ff0:	ret
  408ff4:	stp	x29, x30, [sp, #-16]!
  408ff8:	mov	w0, #0xe                   	// #14
  408ffc:	mov	x29, sp
  409000:	bl	401640 <nl_langinfo@plt>
  409004:	adrp	x8, 40a000 <ferror@plt+0x8710>
  409008:	add	x8, x8, #0x325
  40900c:	cmp	x0, #0x0
  409010:	csel	x8, x8, x0, eq  // eq = none
  409014:	ldrb	w9, [x8]
  409018:	adrp	x10, 40a000 <ferror@plt+0x8710>
  40901c:	add	x10, x10, #0x6ab
  409020:	cmp	w9, #0x0
  409024:	csel	x0, x10, x8, eq  // eq = none
  409028:	ldp	x29, x30, [sp], #16
  40902c:	ret
  409030:	stp	x29, x30, [sp, #-64]!
  409034:	mov	x29, sp
  409038:	stp	x19, x20, [sp, #16]
  40903c:	adrp	x20, 41a000 <ferror@plt+0x18710>
  409040:	add	x20, x20, #0xdf0
  409044:	stp	x21, x22, [sp, #32]
  409048:	adrp	x21, 41a000 <ferror@plt+0x18710>
  40904c:	add	x21, x21, #0xde8
  409050:	sub	x20, x20, x21
  409054:	mov	w22, w0
  409058:	stp	x23, x24, [sp, #48]
  40905c:	mov	x23, x1
  409060:	mov	x24, x2
  409064:	bl	401510 <mbrtowc@plt-0x40>
  409068:	cmp	xzr, x20, asr #3
  40906c:	b.eq	409098 <ferror@plt+0x77a8>  // b.none
  409070:	asr	x20, x20, #3
  409074:	mov	x19, #0x0                   	// #0
  409078:	ldr	x3, [x21, x19, lsl #3]
  40907c:	mov	x2, x24
  409080:	add	x19, x19, #0x1
  409084:	mov	x1, x23
  409088:	mov	w0, w22
  40908c:	blr	x3
  409090:	cmp	x20, x19
  409094:	b.ne	409078 <ferror@plt+0x7788>  // b.any
  409098:	ldp	x19, x20, [sp, #16]
  40909c:	ldp	x21, x22, [sp, #32]
  4090a0:	ldp	x23, x24, [sp, #48]
  4090a4:	ldp	x29, x30, [sp], #64
  4090a8:	ret
  4090ac:	nop
  4090b0:	ret
  4090b4:	nop
  4090b8:	adrp	x2, 41b000 <ferror@plt+0x19710>
  4090bc:	mov	x1, #0x0                   	// #0
  4090c0:	ldr	x2, [x2, #480]
  4090c4:	b	4015c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004090c8 <.fini>:
  4090c8:	stp	x29, x30, [sp, #-16]!
  4090cc:	mov	x29, sp
  4090d0:	ldp	x29, x30, [sp], #16
  4090d4:	ret
