--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Final_top.twx Final_top.ncd -o Final_top.twr Final_top.pcf
-ucf Nexys4_Master.ucf

Design file:              Final_top.ncd
Physical constraint file: Final_top.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Logical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: your_instance_name/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Logical resource: your_instance_name/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: your_instance_name/clkin1
--------------------------------------------------------------------------------
Slack: 7.918ns (period - min period limit)
  Period: 9.167ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: your_instance_name/mmcm_adv_inst/CLKOUT4
  Logical resource: your_instance_name/mmcm_adv_inst/CLKOUT4
  Location pin: MMCME2_ADV_X1Y2.CLKOUT4
  Clock network: your_instance_name/clkout4
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout1 = PERIOD TIMEGRP 
"your_instance_name_clkout1"         TS_sys_clk_pin * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout1 = PERIOD TIMEGRP "your_instance_name_clkout1"
        TS_sys_clk_pin * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.845ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout2_buf/I0
  Logical resource: your_instance_name/clkout2_buf/I0
  Location pin: BUFGCTRL_X0Y29.I0
  Clock network: your_instance_name/clkout1
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA/Test_counter/count<3>/CLK
  Logical resource: Inst_VGA/Test_counter/count_0/CK
  Location pin: SLICE_X82Y93.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 39.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA/Test_counter/count<3>/CLK
  Logical resource: Inst_VGA/Test_counter/count_0/CK
  Location pin: SLICE_X82Y93.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout4 = PERIOD TIMEGRP 
"your_instance_name_clkout4"         TS_sys_clk_pin * 1.09090909 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout4 = PERIOD TIMEGRP "your_instance_name_clkout4"
        TS_sys_clk_pin * 1.09090909 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.011ns (period - min period limit)
  Period: 9.166ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout5_buf/I0
  Logical resource: your_instance_name/clkout5_buf/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: your_instance_name/clkout4
--------------------------------------------------------------------------------
Slack: 8.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.166ns
  Low pulse: 4.583ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_SXGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SXGA/Test_counter/count_0/CK
  Location pin: SLICE_X80Y88.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 8.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.166ns
  High pulse: 4.583ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_SXGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SXGA/Test_counter/count_0/CK
  Location pin: SLICE_X80Y88.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout2 = PERIOD TIMEGRP 
"your_instance_name_clkout2"         TS_sys_clk_pin * 0.4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout2 = PERIOD TIMEGRP "your_instance_name_clkout2"
        TS_sys_clk_pin * 0.4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.845ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout3_buf/I0
  Logical resource: your_instance_name/clkout3_buf/I0
  Location pin: BUFGCTRL_X0Y28.I0
  Clock network: your_instance_name/clkout2
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_SVGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SVGA/Test_counter/count_0/CK
  Location pin: SLICE_X76Y94.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_SVGA/Test_counter/count<3>/CLK
  Logical resource: Inst_SVGA/Test_counter/count_0/CK
  Location pin: SLICE_X76Y94.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout3 = PERIOD TIMEGRP 
"your_instance_name_clkout3"         TS_sys_clk_pin * 0.666666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.155ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout3 = PERIOD TIMEGRP "your_instance_name_clkout3"
        TS_sys_clk_pin * 0.666666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.845ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout4_buf/I0
  Logical resource: your_instance_name/clkout4_buf/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: your_instance_name/clkout3
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.000ns
  Low pulse: 7.500ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_XGA/Inst_XGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_XGA/Inst_XGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X66Y96.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.000ns
  High pulse: 7.500ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_XGA/Inst_XGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_XGA/Inst_XGA_Control/Hcount/count_0/CK
  Location pin: SLICE_X66Y96.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkout0 = PERIOD TIMEGRP 
"your_instance_name_clkout0"         TS_sys_clk_pin HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15826 paths analyzed, 1517 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.576ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Inst_Image_Generator/verticalCounter/count_0 (SLICE_X54Y98.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.364 - 1.488)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_VGA/Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y100.C1     net (fanout=11)       2.490   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y100.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o2
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o1
    SLICE_X55Y100.A1     net (fanout=8)        0.871   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o2
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (1.059ns logic, 5.326ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.364 - 1.488)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_VGA/Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y99.D5      net (fanout=11)       1.915   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y99.D       Tilo                  0.124   N34
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o2_SW0
    SLICE_X55Y100.A5     net (fanout=3)        0.433   N34
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.059ns logic, 4.313ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 to Inst_VGA/Inst_Image_Generator/verticalCounter/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y99.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_7
    SLICE_X56Y98.B1      net (fanout=9)        0.911   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
    SLICE_X56Y98.B       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o11
    SLICE_X55Y100.A3     net (fanout=4)        1.007   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.059ns logic, 3.883ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Inst_Image_Generator/verticalCounter/count_1 (SLICE_X54Y98.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.364 - 1.488)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_VGA/Inst_Image_Generator/verticalCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y100.C1     net (fanout=11)       2.490   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y100.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o2
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o1
    SLICE_X55Y100.A1     net (fanout=8)        0.871   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o2
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (1.059ns logic, 5.326ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.364 - 1.488)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_VGA/Inst_Image_Generator/verticalCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y99.D5      net (fanout=11)       1.915   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y99.D       Tilo                  0.124   N34
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o2_SW0
    SLICE_X55Y100.A5     net (fanout=3)        0.433   N34
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.059ns logic, 4.313ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 to Inst_VGA/Inst_Image_Generator/verticalCounter/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y99.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_7
    SLICE_X56Y98.B1      net (fanout=9)        0.911   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
    SLICE_X56Y98.B       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o11
    SLICE_X55Y100.A3     net (fanout=4)        1.007   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.059ns logic, 3.883ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Inst_Image_Generator/verticalCounter/count_2 (SLICE_X54Y98.CE), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.364 - 1.488)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_VGA/Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y100.C1     net (fanout=11)       2.490   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y100.C      Tilo                  0.124   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o2
                                                       Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o1
    SLICE_X55Y100.A1     net (fanout=8)        0.871   Inst_SVGA/Inst_Image_Generator/button_d[1]_top_border_AND_31_o2
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (1.059ns logic, 5.326ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.364 - 1.488)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q to Inst_VGA/Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y81.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
                                                       Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y99.D5      net (fanout=11)       1.915   Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q
    SLICE_X56Y99.D       Tilo                  0.124   N34
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o2_SW0
    SLICE_X55Y100.A5     net (fanout=3)        0.433   N34
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.372ns (1.059ns logic, 4.313ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.171 - 0.196)
  Source Clock:         board_clk rising at 0.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 to Inst_VGA/Inst_Image_Generator/verticalCounter/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y99.DQ      Tcko                  0.518   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_7
    SLICE_X56Y98.B1      net (fanout=9)        0.911   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
    SLICE_X56Y98.B       Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o11
    SLICE_X55Y100.A3     net (fanout=4)        1.007   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o1
    SLICE_X55Y100.A      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
                                                       Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o3
    SLICE_X49Y110.B3     net (fanout=10)       1.072   Inst_VGA/Inst_Image_Generator/button_d[1]_top_border_AND_11_o
    SLICE_X49Y110.B      Tilo                  0.124   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv3
    SLICE_X54Y98.CE      net (fanout=3)        0.893   Inst_VGA/Inst_Image_Generator/verticalCounter/_n0031_inv
    SLICE_X54Y98.CLK     Tceck                 0.169   Inst_VGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.059ns logic, 3.883ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_your_instance_name_clkout0 = PERIOD TIMEGRP "your_instance_name_clkout0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_XGA/Inst_XGA_Control/hold_Vsync/Q (SLICE_X62Y101.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_XGA/Inst_XGA_Control/Vcount/count_2 (FF)
  Destination:          Inst_XGA/Inst_XGA_Control/hold_Vsync/Q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.833 - 0.568)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_XGA/Inst_XGA_Control/Vcount/count_2 to Inst_XGA/Inst_XGA_Control/hold_Vsync/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y98.CQ      Tcko                  0.164   Inst_XGA/Inst_XGA_Control/Vcount/count<3>
                                                       Inst_XGA/Inst_XGA_Control/Vcount/count_2
    SLICE_X62Y101.A6     net (fanout=7)        0.218   Inst_XGA/Inst_XGA_Control/Vcount/count<2>
    SLICE_X62Y101.CLK    Tah         (-Th)     0.075   Inst_XGA/Inst_XGA_Control/hold_Vsync/Q
                                                       Inst_XGA/Inst_XGA_Control/DholdV
                                                       Inst_XGA/Inst_XGA_Control/hold_Vsync/Q
    -------------------------------------------------  ---------------------------
    Total                                      0.307ns (0.089ns logic, 0.218ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA/Inst_Image_Generator/verticalCounter/count_8 (SLICE_X54Y100.CIN), 196 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Inst_Image_Generator/verticalCounter/count_7 to Inst_VGA/Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y99.DQ      Tcko                  0.164   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_7
    SLICE_X54Y99.DX      net (fanout=9)        0.115   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
    SLICE_X54Y99.COUT    Tdxcy                 0.117   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
    SLICE_X54Y100.CIN    net (fanout=1)        0.001   Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
    SLICE_X54Y100.CLK    Tckcin      (-Th)     0.081   Inst_VGA/Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_xor<9>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.200ns logic, 0.116ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Inst_Image_Generator/verticalCounter/count_6 (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Inst_Image_Generator/verticalCounter/count_6 to Inst_VGA/Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y99.CQ      Tcko                  0.164   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_6
    SLICE_X54Y99.CX      net (fanout=10)       0.127   Inst_VGA/Inst_Image_Generator/verticalCounter/count<6>
    SLICE_X54Y99.COUT    Tcxcy                 0.119   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
    SLICE_X54Y100.CIN    net (fanout=1)        0.001   Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
    SLICE_X54Y100.CLK    Tckcin      (-Th)     0.081   Inst_VGA/Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_xor<9>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.202ns logic, 0.128ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA/Inst_Image_Generator/verticalCounter/count_5 (FF)
  Destination:          Inst_VGA/Inst_Image_Generator/verticalCounter/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.828 - 0.564)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA/Inst_Image_Generator/verticalCounter/count_5 to Inst_VGA/Inst_Image_Generator/verticalCounter/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y99.BQ      Tcko                  0.164   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_5
    SLICE_X54Y99.BX      net (fanout=11)       0.127   Inst_VGA/Inst_Image_Generator/verticalCounter/count<5>
    SLICE_X54Y99.COUT    Tbxcy                 0.150   Inst_VGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
    SLICE_X54Y100.CIN    net (fanout=1)        0.001   Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
    SLICE_X54Y100.CLK    Tckcin      (-Th)     0.081   Inst_VGA/Inst_Image_Generator/verticalCounter/count<9>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/Mcount_count_xor<9>
                                                       Inst_VGA/Inst_Image_Generator/verticalCounter/count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.233ns logic, 0.128ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4 (SLICE_X58Y100.CIN), 139 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.831 - 0.566)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y99.CQ      Tcko                  0.164   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_2
    SLICE_X58Y99.CX      net (fanout=17)       0.118   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<2>
    SLICE_X58Y99.COUT    Tcxcy                 0.119   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X58Y100.CIN    net (fanout=1)        0.001   Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X58Y100.CLK    Tckcin      (-Th)     0.081   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.202ns logic, 0.119ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.066ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SVGA/Inst_Image_Generator/verticalCounter/count_3 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.831 - 0.566)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SVGA/Inst_Image_Generator/verticalCounter/count_3 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y99.DQ      Tcko                  0.164   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_3
    SLICE_X58Y99.DX      net (fanout=11)       0.130   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
    SLICE_X58Y99.COUT    Tdxcy                 0.117   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X58Y100.CIN    net (fanout=1)        0.001   Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X58Y100.CLK    Tckcin      (-Th)     0.081   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.200ns logic, 0.131ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1 (FF)
  Destination:          Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 2)
  Clock Path Skew:      0.265ns (0.831 - 0.566)
  Source Clock:         board_clk rising at 10.000ns
  Destination Clock:    board_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1 to Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y99.BQ      Tcko                  0.164   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_1
    SLICE_X58Y99.BX      net (fanout=10)       0.118   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<1>
    SLICE_X58Y99.COUT    Tbxcy                 0.150   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<3>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X58Y100.CIN    net (fanout=1)        0.001   Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<3>
    SLICE_X58Y100.CLK    Tckcin      (-Th)     0.081   Inst_SVGA/Inst_Image_Generator/verticalCounter/count<7>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/Mcount_count_cy<7>
                                                       Inst_SVGA/Inst_Image_Generator/verticalCounter/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.233ns logic, 0.119ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkout0 = PERIOD TIMEGRP "your_instance_name_clkout0"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: your_instance_name/clkout1_buf/I0
  Logical resource: your_instance_name/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: your_instance_name/clkout0
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_VGA/Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X10Y81.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: Inst_VGA/Inst_Image_Generator/DB1/Flip2/Q/CLK
  Logical resource: Inst_VGA/Inst_Image_Generator/DB2/Flip2/Mshreg_Q/CLK
  Location pin: SLICE_X10Y81.CLK
  Clock network: board_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      6.576ns|            0|            0|            0|        15826|
| TS_your_instance_name_clkout1 |     40.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout4 |      9.167ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout2 |     25.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout3 |     15.000ns|      2.155ns|          N/A|            0|            0|            0|            0|
| TS_your_instance_name_clkout0 |     10.000ns|      6.576ns|          N/A|            0|            0|        15826|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.576|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15826 paths, 0 nets, and 1160 connections

Design statistics:
   Minimum period:   6.576ns{1}   (Maximum frequency: 152.068MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 07 19:29:22 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 675 MB



