// Seed: 965013733
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout id_17;
  output id_16;
  inout id_15;
  inout id_14;
  input id_13;
  output id_12;
  output id_11;
  output id_10;
  output id_9;
  output id_8;
  input id_7;
  inout id_6;
  inout id_5;
  inout id_4;
  output id_3;
  output id_2;
  output id_1;
  assign id_8 = id_14;
  type_19 id_17 (
      id_13,
      id_11,
      id_16,
      1,
      (id_1)
  );
  type_20(
      .id_0(""),
      .id_1(SystemTFIdentifier(1)),
      .id_2(id_16),
      .id_3(""),
      .id_4(1),
      .id_5({1{1}}),
      .id_6(1'b0),
      .id_7(1)
  );
  logic id_18;
endmodule
module module_1 ();
  assign id_2 = 1;
  generate
    defparam id_17 = 1;
  endgenerate
  logic id_18;
  logic id_19, id_20 = id_14;
  assign id_17 = id_17;
  logic id_21, id_22;
  assign id_17 = id_19;
  assign id_17 = 1;
endmodule
