# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../HW_SVM.srcs/sources_1/bd/hw_svm/ipshared/ec67/hdl" --include "../../../../../HW_SVM.srcs/sources_1/bd/hw_svm/ipshared/70cf/hdl" --include "../../../../../HW_SVM.srcs/sources_1/bd/hw_svm/ipshared/979d/hdl/verilog" --include "../../../../../HW_SVM.srcs/sources_1/bd/hw_svm/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"TB_Top_Level_time_synth.v" \

# Do not sort compile order
nosort
