Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Nov 30 15:52:44 2022
| Host         : aet-linux running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fsm1_timing_summary_routed.rpt -pb fsm1_timing_summary_routed.pb -rpx fsm1_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm1
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 3.722ns (54.792%)  route 3.071ns (45.208%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=4, routed)           1.385     2.350    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.124     2.474 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.686     4.161    z_OBUF
    T10                  OBUF (Prop_obuf_I_O)         2.632     6.793 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     6.793    z
    T10                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Q3_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.510ns  (logic 1.118ns (44.539%)  route 1.392ns (55.461%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=4, routed)           1.392     2.358    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.152     2.510 r  Q3_i_1/O
                         net (fo=1, routed)           0.000     2.510    q3
    SLICE_X0Y1           FDRE                                         r  Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Q2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.502ns  (logic 1.118ns (44.668%)  route 1.385ns (55.332%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=4, routed)           1.385     2.350    x_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I2_O)        0.152     2.502 r  Q2_i_1/O
                         net (fo=1, routed)           0.000     2.502    q2
    SLICE_X0Y1           FDRE                                         r  Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            Q1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.482ns  (logic 1.090ns (43.913%)  route 1.392ns (56.087%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=4, routed)           1.392     2.358    x_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.124     2.482 r  Q1_i_1/O
                         net (fo=1, routed)           0.000     2.482    q1
    SLICE_X0Y1           FDRE                                         r  Q1_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.184ns (51.572%)  route 0.173ns (48.428%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  Q1_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Q1_reg/Q
                         net (fo=4, routed)           0.173     0.314    Q1
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.043     0.357 r  Q2_i_1/O
                         net (fo=1, routed)           0.000     0.357    q2
    SLICE_X0Y1           FDRE                                         r  Q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.183ns (49.904%)  route 0.184ns (50.096%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  Q1_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q1_reg/Q
                         net (fo=4, routed)           0.184     0.325    Q1
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.042     0.367 r  Q3_i_1/O
                         net (fo=1, routed)           0.000     0.367    q3
    SLICE_X0Y1           FDRE                                         r  Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.311%)  route 0.184ns (49.689%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  Q1_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q1_reg/Q
                         net (fo=4, routed)           0.184     0.325    Q1
    SLICE_X0Y1           LUT4 (Prop_lut4_I3_O)        0.045     0.370 r  Q1_i_1/O
                         net (fo=1, routed)           0.000     0.370    q1
    SLICE_X0Y1           FDRE                                         r  Q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.335ns (71.808%)  route 0.524ns (28.192%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  Q1_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Q1_reg/Q
                         net (fo=4, routed)           0.173     0.314    Q1
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.045     0.359 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.351     0.710    z_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.149     1.859 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     1.859    z
    T10                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------





