{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410485927220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410485927221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 12 11:38:47 2014 " "Processing started: Fri Sep 12 11:38:47 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410485927221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410485927221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410485927221 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410485927263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410485927385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410485927414 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410485927414 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410485927585 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410485927640 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1410485927640 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1410485927640 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1410485927640 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410485927646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410485927656 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410485927676 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410485927686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 58.347 " "Worst-case setup slack is 58.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.347         0.000 clock1  " "   58.347         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410485927708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 clock1  " "    0.499         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410485927715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410485927717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410485927719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.933 " "Worst-case minimum pulse width slack is 36.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.933         0.000 clock1  " "   36.933         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.223         0.000 altera_reserved_tck  " "   97.223         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485927722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410485927722 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410485927896 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 58.347 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 58.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927908 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 58.347  " "Path #1: Setup slack is 58.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\] " "From Node    : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\] " "To Node      : EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      3.318  R        clock network delay " "     3.318      3.318  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.304     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\] " "     3.622      0.304     uTco  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.000 FF  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]\|regout " "     3.622      0.000 FF  CELL  EX_MEM_Pipeline_Stage\|Instruction_MEM\[11\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|Instruction_MEM[11] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.775      1.153 FF    IC  Hazard_Handling_Unit\|Equal6~0\|dataa " "     4.775      1.153 FF    IC  Hazard_Handling_Unit\|Equal6~0\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|Equal6~0 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.426      0.651 FF  CELL  Hazard_Handling_Unit\|Equal6~0\|combout " "     5.426      0.651 FF  CELL  Hazard_Handling_Unit\|Equal6~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|Equal6~0 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.818      0.392 FF    IC  Hazard_Handling_Unit\|Equal6~2\|dataa " "     5.818      0.392 FF    IC  Hazard_Handling_Unit\|Equal6~2\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|Equal6~2 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.432      0.614 FF  CELL  Hazard_Handling_Unit\|Equal6~2\|combout " "     6.432      0.614 FF  CELL  Hazard_Handling_Unit\|Equal6~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|Equal6~2 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.807      0.375 FF    IC  Hazard_Handling_Unit\|ForwardB_EX\[1\]~8\|datab " "     6.807      0.375 FF    IC  Hazard_Handling_Unit\|ForwardB_EX\[1\]~8\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX[1]~8 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.431      0.624 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX\[1\]~8\|combout " "     7.431      0.624 FF  CELL  Hazard_Handling_Unit\|ForwardB_EX\[1\]~8\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hazard_Handling_Unit:Hazard_Handling_Unit|ForwardB_EX[1]~8 } "NODE_NAME" } } { "Hazard_Handling_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/Hazard_Handling_Unit.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.843      0.412 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~1\|dataa " "     7.843      0.412 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~1\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.490      0.647 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~1\|combout " "     8.490      0.647 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[3\]~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[3]~1 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.667      1.177 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~10\|datab " "     9.667      1.177 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~10\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~10 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.291      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~10\|combout " "    10.291      0.624 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~10\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~10 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.654      0.363 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~11\|datad " "    10.654      0.363 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~11\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~11 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.860      0.206 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~11\|combout " "    10.860      0.206 FF  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[4\]~11\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[4]~11 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.403      1.543 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataa\[4\] " "    12.403      1.543 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataa\[4\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.115      4.712 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[9\] " "    17.115      4.712 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_mult5\|dataout\[9\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_mult5~DATAOUT5 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 57 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.115      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[9\] " "    17.115      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataa\[9\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.511      0.396 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[9\] " "    17.511      0.396 FF  CELL  EX_ALU\|Mult0\|auto_generated\|mac_out6\|dataout\[9\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|mac_out6~DATAOUT5 } "NODE_NAME" } } { "db/mult_i1t.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mult_i1t.tdf" 85 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.337      1.826 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|datab " "    19.337      1.826 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~10\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~10 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.043      0.706 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cout " "    20.043      0.706 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~10\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~11 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.043      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cin " "    20.043      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~12 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.129      0.086 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cout " "    20.129      0.086 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~12\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~13 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.129      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cin " "    20.129      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~14 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.215      0.086 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cout " "    20.215      0.086 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~14\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~15 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.215      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cin " "    20.215      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~16 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.301      0.086 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cout " "    20.301      0.086 RF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~16\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~17 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.301      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~18\|cin " "    20.301      0.000 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_2~18\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.807      0.506 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~18\|combout " "    20.807      0.506 FF  CELL  EX_ALU\|Mult0\|auto_generated\|op_2~18\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_2~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.837      1.030 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~18\|datab " "    21.837      1.030 FF    IC  EX_ALU\|Mult0\|auto_generated\|op_1~18\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~18 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.433      0.596 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cout " "    22.433      0.596 FR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~18\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~19 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.433      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cin " "    22.433      0.000 RR    IC  EX_ALU\|Mult0\|auto_generated\|op_1~20\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~20 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.939      0.506 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~20\|combout " "    22.939      0.506 RR  CELL  EX_ALU\|Mult0\|auto_generated\|op_1~20\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|lpm_mult:Mult0|mult_i1t:auto_generated|op_1~20 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.002      1.063 RR    IC  EX_ALU\|Mux3~2\|datad " "    24.002      1.063 RR    IC  EX_ALU\|Mux3~2\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux3~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.208      0.206 RR  CELL  EX_ALU\|Mux3~2\|combout " "    24.208      0.206 RR  CELL  EX_ALU\|Mux3~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux3~2 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 32 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.585      0.377 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\]\|sdata " "    24.585      0.377 RR    IC  EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\]\|sdata" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.045      0.460 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\] " "    25.045      0.460 RR  CELL  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.352      3.352  R        clock network delay " "    83.352      3.352  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.392      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\] " "    83.392      0.040     uTsu  EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|ALU_Result_MEM\[28\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] } "NODE_NAME" } } { "EX_MEM_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v" 37 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.045 " "Data Arrival Time  :    25.045" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    83.392 " "Data Required Time :    83.392" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    58.347  " "Slack              :    58.347 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927909 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.499  " "Path #1: Hold slack is 0.499 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.351      3.351  R        clock network delay " "     3.351      3.351  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.655      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     3.655      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.655      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     3.655      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.048      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     4.048      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.048      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     4.048      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.156      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     4.156      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.351      3.351  R        clock network delay " "     3.351      3.351  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.657      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.657      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.156 " "Data Arrival Time  :     4.156" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.657 " "Data Required Time :     3.657" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.499  " "Slack              :     0.499 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485927929 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927936 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927936 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927936 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 36.933  " "Path #1: slack is 36.933 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.100      1.100 RR  CELL  Clk\|combout " "     1.100      1.100 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.581      1.346 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.581      1.346 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.416      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.416      0.835 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.100      1.100 FF  CELL  Clk\|combout " "    41.100      1.100 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.581      1.346 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.581      1.346 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.416      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    43.416      0.835 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     3.067 " "Required Width   :     3.067" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    36.933 " "Slack            :    36.933" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927937 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.223 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.223" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.223  " "Path #1: slack is 97.223 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.777 " "Required Width   :     2.777" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.223 " "Slack            :    97.223" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485927938 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410485927938 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410485928024 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 73.800 " "Worst-case setup slack is 73.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   73.800         0.000 clock1  " "   73.800         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410485928052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 clock1  " "    0.203         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410485928062 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410485928065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410485928068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 clock1  " "   37.873         0.000 clock1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410485928071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410485928071 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410485928219 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 73.800 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 73.800" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 73.800  " "Path #1: Setup slack is 73.800 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0 " "From Node    : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[25\] " "To Node      : IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.766      1.766  R        clock network delay " "     1.766      1.766  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.883      0.117     uTco  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0 " "     1.883      0.117     uTco  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_1\|altsyncram_boi1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 38 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.706      1.823 FF  CELL  ID_Registers\|Register_File_rtl_1\|auto_generated\|ram_block1a0\|portbdataout\[26\] " "     3.706      1.823 FF  CELL  ID_Registers\|Register_File_rtl_1\|auto_generated\|ram_block1a0\|portbdataout\[26\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_boi1:auto_generated|ram_block1a26 } "NODE_NAME" } } { "db/altsyncram_boi1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_boi1.tdf" 870 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.018      0.312 FF    IC  ID_Registers\|Read_Data_2_ID\[26\]~54\|datad " "     4.018      0.312 FF    IC  ID_Registers\|Read_Data_2_ID\[26\]~54\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[26]~54 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.075      0.057 FF  CELL  ID_Registers\|Read_Data_2_ID\[26\]~54\|combout " "     4.075      0.057 FF  CELL  ID_Registers\|Read_Data_2_ID\[26\]~54\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[26]~54 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.654      0.579 FF    IC  ID_Registers\|Read_Data_2_ID\[26\]~55\|datad " "     4.654      0.579 FF    IC  ID_Registers\|Read_Data_2_ID\[26\]~55\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[26]~55 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.711      0.057 FF  CELL  ID_Registers\|Read_Data_2_ID\[26\]~55\|combout " "     4.711      0.057 FF  CELL  ID_Registers\|Read_Data_2_ID\[26\]~55\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Registers:ID_Registers|Read_Data_2_ID[26]~55 } "NODE_NAME" } } { "ID_Registers.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v" 13 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.062      0.351 FF    IC  ID_Read_data_Mux\|Read_Data_2_MUX_ID\[26\]~27\|datad " "     5.062      0.351 FF    IC  ID_Read_data_Mux\|Read_Data_2_MUX_ID\[26\]~27\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.119      0.057 FF  CELL  ID_Read_data_Mux\|Read_Data_2_MUX_ID\[26\]~27\|combout " "     5.119      0.057 FF  CELL  ID_Read_data_Mux\|Read_Data_2_MUX_ID\[26\]~27\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Read_Data_2_MUX_ID[26]~27 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 17 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.231      0.112 FF    IC  ID_Read_data_Mux\|Equal0~16\|dataa " "     5.231      0.112 FF    IC  ID_Read_data_Mux\|Equal0~16\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~16 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      0.179 FF  CELL  ID_Read_data_Mux\|Equal0~16\|combout " "     5.410      0.179 FF  CELL  ID_Read_data_Mux\|Equal0~16\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~16 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.718      0.308 FF    IC  ID_Read_data_Mux\|Equal0~19\|dataa " "     5.718      0.308 FF    IC  ID_Read_data_Mux\|Equal0~19\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~19 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.897      0.179 FF  CELL  ID_Read_data_Mux\|Equal0~19\|combout " "     5.897      0.179 FF  CELL  ID_Read_data_Mux\|Equal0~19\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~19 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.200      0.303 FF    IC  ID_Read_data_Mux\|Equal0~20\|datad " "     6.200      0.303 FF    IC  ID_Read_data_Mux\|Equal0~20\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~20 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.257      0.057 FF  CELL  ID_Read_data_Mux\|Equal0~20\|combout " "     6.257      0.057 FF  CELL  ID_Read_data_Mux\|Equal0~20\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_Read_data_Mux:ID_Read_data_Mux|Equal0~20 } "NODE_NAME" } } { "ID_Read_data_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Read_data_Mux.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.450      0.193 FF    IC  IF_Instruction_Memory\|Instruction_IF\[0\]~8\|datad " "     6.450      0.193 FF    IC  IF_Instruction_Memory\|Instruction_IF\[0\]~8\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[0]~8 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.507      0.057 FR  CELL  IF_Instruction_Memory\|Instruction_IF\[0\]~8\|combout " "     6.507      0.057 FR  CELL  IF_Instruction_Memory\|Instruction_IF\[0\]~8\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[0]~8 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.929      0.422 RR    IC  IF_Instruction_Memory\|Instruction_IF\[25\]~52\|datad " "     6.929      0.422 RR    IC  IF_Instruction_Memory\|Instruction_IF\[25\]~52\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[25]~52 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.986      0.057 RR  CELL  IF_Instruction_Memory\|Instruction_IF\[25\]~52\|combout " "     6.986      0.057 RR  CELL  IF_Instruction_Memory\|Instruction_IF\[25\]~52\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_Instruction_Memory:IF_Instruction_Memory|Instruction_IF[25]~52 } "NODE_NAME" } } { "IF_Instruction_Memory.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.779      0.793 RR    IC  IF_ID_Pipeline_Stage\|Instruction_ID\[25\]\|sdata " "     7.779      0.793 RR    IC  IF_ID_Pipeline_Stage\|Instruction_ID\[25\]\|sdata" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] } "NODE_NAME" } } { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.956      0.177 RR  CELL  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[25\] " "     7.956      0.177 RR  CELL  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[25\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] } "NODE_NAME" } } { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.726      1.726  R        clock network delay " "    81.726      1.726  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.756      0.030     uTsu  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[25\] " "    81.756      0.030     uTsu  IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage\|Instruction_ID\[25\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID_Pipeline_Stage:IF_ID_Pipeline_Stage|Instruction_ID[25] } "NODE_NAME" } } { "IF_ID_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v" 18 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.956 " "Data Arrival Time  :     7.956" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.756 " "Data Required Time :    81.756" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    73.800  " "Slack              :    73.800 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928230 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clock1\}\] " "-to_clock \[get_clocks \{clock1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.203  " "Path #1: Hold slack is 0.203 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clock1 " "Launch Clock : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clock1 " "Latch Clock  : clock1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.727      1.727  R        clock network delay " "     1.727      1.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.862      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.862      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.862      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.862      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.862      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     1.862      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     2.038      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.038      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     2.038      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.078      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.078      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.727      1.727  R        clock network delay " "     1.727      1.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.875      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.875      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.078 " "Data Arrival Time  :     2.078" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.875 " "Data Required Time :     1.875" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.203  " "Slack              :     0.203 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410485928243 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{clock1\}\] " "Targets: \[get_clocks \{clock1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : clock1 " "Clock            : clock1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.548      0.548 RR  CELL  Clk\|combout " "     0.548      0.548 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.351      0.737 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.351      0.737 RR    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.758      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.758      0.407 RR  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.548      0.548 FF  CELL  Clk\|combout " "    40.548      0.548 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.351      0.737 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.351      0.737 FF    IC  ID_Registers\|Register_File_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.758      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.758      0.407 FF  CELL  ID_Registers:ID_Registers\|altsyncram:Register_File_rtl_0\|altsyncram_boi1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928250 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410485928251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410485928353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410485928391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410485928505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 12 11:38:48 2014 " "Processing ended: Fri Sep 12 11:38:48 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410485928505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410485928505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410485928505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410485928505 ""}
