{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674636645079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674636645080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:50:44 2023 " "Processing started: Wed Jan 25 16:50:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674636645080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674636645080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection " "Command: quartus_map --read_settings_files=on --write_settings_files=off edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674636645080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1674636645615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/sobel_algorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/sobel_algorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_algorithm " "Found entity 1: sobel_algorithm" {  } { { "../Rtl/sobel_algorithm.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../Rtl/uart_rs232/uart_tx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/uart_rs232/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../Rtl/vga_display/vga_pic.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/vga_display/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/sel_seg_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/sel_seg_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sel_seg_ctrl " "Found entity 1: sel_seg_ctrl" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/hc595_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/hc595_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc595_ctrl " "Found entity 1: hc595_ctrl" {  } { { "../Rtl/dynamic_display_rtl/hc595_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/hc595_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/dynamic_scanning_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/dynamic_scanning_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_scanning_display " "Found entity 1: dynamic_scanning_display" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/binary_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/dynamic_display_rtl/binary_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "../Rtl/dynamic_display_rtl/binary_bcd.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/binary_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/key_filter/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /haoguojun/myproject/fpgaproject/altera_quartus/verilog_project/edge_detection_pro/rtl/key_filter/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../Rtl/key_filter/key_filter.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/key_filter/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ip " "Found entity 1: fifo_ip" {  } { { "ip_core/fifo/fifo_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/ram/ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/ram/ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ip_core/ram/ram_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll/pll_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip " "Found entity 1: pll_ip" {  } { { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "edge_detection " "Elaborating entity \"edge_detection\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674636645829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip pll_ip:u0 " "Elaborating entity \"pll_ip\" for hierarchy \"pll_ip:u0\"" {  } { { "../Rtl/edge_detection.v" "u0" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_ip:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_ip:u0\|altpll:altpll_component\"" {  } { { "ip_core/pll/pll_ip.v" "altpll_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645875 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_ip:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_ip:u0\|altpll:altpll_component\"" {  } { { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674636645877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_ip:u0\|altpll:altpll_component " "Instantiated megafunction \"pll_ip:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645878 ""}  } { { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674636645878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_ip_altpll " "Found entity 1: pll_ip_altpll" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636645940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636645940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_ip_altpll pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated " "Elaborating entity \"pll_ip_altpll\" for hierarchy \"pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u1 " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u1\"" {  } { { "../Rtl/edge_detection.v" "u1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_algorithm sobel_algorithm:u2 " "Elaborating entity \"sobel_algorithm\" for hierarchy \"sobel_algorithm:u2\"" {  } { { "../Rtl/edge_detection.v" "u2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ip sobel_algorithm:u2\|fifo_ip:fifo_1 " "Elaborating entity \"fifo_ip\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\"" {  } { { "../Rtl/sobel_algorithm.v" "fifo_1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636645953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo/fifo_ip.v" "scfifo_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\"" {  } { { "ip_core/fifo/fifo_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674636646009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component " "Instantiated megafunction \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646010 ""}  } { { "ip_core/fifo/fifo_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/fifo/fifo_ip.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674636646010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m521.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m521.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m521 " "Found entity 1: scfifo_m521" {  } { { "db/scfifo_m521.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/scfifo_m521.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m521 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated " "Elaborating entity \"scfifo_m521\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tb21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tb21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tb21 " "Found entity 1: a_dpfifo_tb21" {  } { { "db/a_dpfifo_tb21.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tb21 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo " "Elaborating entity \"a_dpfifo_tb21\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\"" {  } { { "db/scfifo_m521.tdf" "dpfifo" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/scfifo_m521.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_kae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_kae " "Found entity 1: a_fefifo_kae" {  } { { "db/a_fefifo_kae.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_fefifo_kae.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_kae sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state " "Elaborating entity \"a_fefifo_kae\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state\"" {  } { { "db/a_dpfifo_tb21.tdf" "fifo_state" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|a_fefifo_kae:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_kae.tdf" "count_usedw" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_fefifo_kae.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d811 " "Found entity 1: dpram_d811" {  } { { "db/dpram_d811.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/dpram_d811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d811 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram " "Elaborating entity \"dpram_d811\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram\"" {  } { { "db/a_dpfifo_tb21.tdf" "FIFOram" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3k1 " "Found entity 1: altsyncram_c3k1" {  } { { "db/altsyncram_c3k1.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_c3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3k1 sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram\|altsyncram_c3k1:altsyncram1 " "Elaborating entity \"altsyncram_c3k1\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|dpram_d811:FIFOram\|altsyncram_c3k1:altsyncram1\"" {  } { { "db/dpram_d811.tdf" "altsyncram1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/dpram_d811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"sobel_algorithm:u2\|fifo_ip:fifo_1\|scfifo:scfifo_component\|scfifo_m521:auto_generated\|a_dpfifo_tb21:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_tb21.tdf" "rd_ptr_count" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/a_dpfifo_tb21.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter sobel_algorithm:u2\|key_filter:key1 " "Elaborating entity \"key_filter\" for hierarchy \"sobel_algorithm:u2\|key_filter:key1\"" {  } { { "../Rtl/sobel_algorithm.v" "key1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/sobel_algorithm.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:u3 " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:u3\"" {  } { { "../Rtl/edge_detection.v" "u3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646366 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[0\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[0\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[1\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[1\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[2\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[2\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[3\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[3\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[4\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[4\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[5\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[5\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[6\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[6\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[7\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[7\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[8\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[8\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646368 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_y\[9\] vga_ctrl.v(63) " "Inferred latch for \"pix_y\[9\]\" at vga_ctrl.v(63)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[0\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[0\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[1\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[1\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[2\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[2\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[3\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[3\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[4\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[4\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[5\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[5\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[6\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[6\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[7\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[7\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[8\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[8\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pix_x\[9\] vga_ctrl.v(61) " "Inferred latch for \"pix_x\[9\]\" at vga_ctrl.v(61)" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674636646369 "|edge_detection|vga_ctrl:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic vga_pic:u4 " "Elaborating entity \"vga_pic\" for hierarchy \"vga_pic:u4\"" {  } { { "../Rtl/edge_detection.v" "u4" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip vga_pic:u4\|ram_ip:u0 " "Elaborating entity \"ram_ip\" for hierarchy \"vga_pic:u4\|ram_ip:u0\"" {  } { { "../Rtl/vga_display/vga_pic.v" "u0" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_pic.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram/ram_ip.v" "altsyncram_component" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\"" {  } { { "ip_core/ram/ram_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646419 ""}  } { { "ip_core/ram/ram_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/ram/ram_ip.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674636646419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ico1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ico1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ico1 " "Found entity 1: altsyncram_ico1" {  } { { "db/altsyncram_ico1.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ico1 vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated " "Elaborating entity \"altsyncram_ico1\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|decode_msa:decode2 " "Elaborating entity \"decode_msa\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_ico1.tdf" "decode2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674636646590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674636646590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|mux_6nb:mux3 " "Elaborating entity \"mux_6nb\" for hierarchy \"vga_pic:u4\|ram_ip:u0\|altsyncram:altsyncram_component\|altsyncram_ico1:auto_generated\|mux_6nb:mux3\"" {  } { { "db/altsyncram_ico1.tdf" "mux3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/altsyncram_ico1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:u5 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:u5\"" {  } { { "../Rtl/edge_detection.v" "u5" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_scanning_display dynamic_scanning_display:u6 " "Elaborating entity \"dynamic_scanning_display\" for hierarchy \"dynamic_scanning_display:u6\"" {  } { { "../Rtl/edge_detection.v" "u6" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd dynamic_scanning_display:u6\|binary_bcd:u1 " "Elaborating entity \"binary_bcd\" for hierarchy \"dynamic_scanning_display:u6\|binary_bcd:u1\"" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "u1" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_seg_ctrl dynamic_scanning_display:u6\|sel_seg_ctrl:u2 " "Elaborating entity \"sel_seg_ctrl\" for hierarchy \"dynamic_scanning_display:u6\|sel_seg_ctrl:u2\"" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "u2" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 sel_seg_ctrl.v(35) " "Verilog HDL assignment warning at sel_seg_ctrl.v(35): truncated value with size 16 to match size of target (1)" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674636646603 "|edge_detection|dynamic_scanning_display:u6|sel_seg_ctrl:u2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sel_seg_ctrl.v(56) " "Verilog HDL Case Statement information at sel_seg_ctrl.v(56): all case item expressions in this case statement are onehot" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1674636646604 "|edge_detection|dynamic_scanning_display:u6|sel_seg_ctrl:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc595_ctrl dynamic_scanning_display:u6\|hc595_ctrl:u3 " "Elaborating entity \"hc595_ctrl\" for hierarchy \"dynamic_scanning_display:u6\|hc595_ctrl:u3\"" {  } { { "../Rtl/dynamic_display_rtl/dynamic_scanning_display.v" "u3" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/dynamic_scanning_display.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674636646606 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1674636647540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "vga_ctrl:u3\|pix_y\[0\] " "Latch vga_ctrl:u3\|pix_y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vga_ctrl:u3\|v_cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal vga_ctrl:u3\|v_cnt\[0\]" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1674636647558 ""}  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 63 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1674636647558 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Rtl/uart_rs232/uart_tx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_tx.v" 12 -1 0 } } { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 74 -1 0 } } { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 45 -1 0 } } { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 14 -1 0 } } { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 13 -1 0 } } { "../Rtl/uart_rs232/uart_rx.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/uart_rs232/uart_rx.v" 12 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1674636647561 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1674636647561 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_red\[0\] GND " "Pin \"rgb_red\[0\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_red\[1\] GND " "Pin \"rgb_red\[1\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_green\[0\] GND " "Pin \"rgb_green\[0\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_green\[1\] GND " "Pin \"rgb_green\[1\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_green\[2\] GND " "Pin \"rgb_green\[2\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_blue\[0\] GND " "Pin \"rgb_blue\[0\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_blue\[1\] GND " "Pin \"rgb_blue\[1\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb_blue\[2\] GND " "Pin \"rgb_blue\[2\]\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|rgb_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oe GND " "Pin \"oe\" is stuck at GND" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674636648058 "|edge_detection|oe"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674636648058 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674636648191 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674636648872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674636648872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1043 " "Implemented 1043 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674636649049 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674636649049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "964 " "Implemented 964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674636649049 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1674636649049 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1674636649049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674636649049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674636649077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:50:49 2023 " "Processing ended: Wed Jan 25 16:50:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674636649077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674636649077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674636649077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674636649077 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674636650710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674636650711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:50:50 2023 " "Processing started: Wed Jan 25 16:50:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674636650711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674636650711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off edge_detection -c edge_detection " "Command: quartus_fit --read_settings_files=off --write_settings_files=off edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674636650711 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674636650848 ""}
{ "Info" "0" "" "Project  = edge_detection" {  } {  } 0 0 "Project  = edge_detection" 0 0 "Fitter" 0 0 1674636650849 ""}
{ "Info" "0" "" "Revision = edge_detection" {  } {  } 0 0 "Revision = edge_detection" 0 0 "Fitter" 0 0 1674636650849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1674636650947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "edge_detection EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"edge_detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674636650975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674636651015 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674636651015 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1674636651064 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 807 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1674636651064 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1674636651064 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674636651136 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1674636651492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1674636651492 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1674636651492 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1674636651492 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3515 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674636651494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3517 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674636651494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3519 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674636651494 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3521 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1674636651494 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1674636651494 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674636651496 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1674636651498 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1674636652101 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "edge_detection.sdc " "Synopsys Design Constraints File file not found: 'edge_detection.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1674636652103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1674636652103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1674636652107 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|vga_blk~1  from: datad  to: combout " "Cell: u3\|vga_blk~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1674636652112 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1674636652112 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1674636652116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674636652117 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1674636652117 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674636652155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""}  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 77 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_ip:u0|altpll:altpll_component|pll_ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 806 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674636652155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_ctrl:u3\|vga_blk~3  " "Automatically promoted node vga_ctrl:u3\|vga_blk~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[5\]~0 " "Destination node vga_ctrl:u3\|vga_rgb\[5\]~0" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1017 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[6\]~1 " "Destination node vga_ctrl:u3\|vga_rgb\[6\]~1" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1020 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[7\]~2 " "Destination node vga_ctrl:u3\|vga_rgb\[7\]~2" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1023 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[2\]~3 " "Destination node vga_ctrl:u3\|vga_rgb\[2\]~3" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1026 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[3\]~4 " "Destination node vga_ctrl:u3\|vga_rgb\[3\]~4" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1029 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[4\]~5 " "Destination node vga_ctrl:u3\|vga_rgb\[4\]~5" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[4]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1032 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[0\]~6 " "Destination node vga_ctrl:u3\|vga_rgb\[0\]~6" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[0]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1035 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_ctrl:u3\|vga_rgb\[1\]~7 " "Destination node vga_ctrl:u3\|vga_rgb\[1\]~7" {  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 11 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_rgb[1]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1038 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rgb_blk~output " "Destination node rgb_blk~output" {  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 19 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rgb_blk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3500 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652155 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1674636652155 ""}  } { { "../Rtl/vga_display/vga_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/vga_display/vga_ctrl.v" 13 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_ctrl:u3|vga_blk~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1014 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674636652155 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "Automatically promoted node dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674636652157 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk~0 " "Destination node dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk~0" {  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 14 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 1461 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1674636652157 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1674636652157 ""}  } { { "../Rtl/dynamic_display_rtl/sel_seg_ctrl.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/dynamic_display_rtl/sel_seg_ctrl.v" 14 -1 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_scanning_display:u6|sel_seg_ctrl:u2|vision_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674636652157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node sys_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1674636652157 ""}  } { { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 4 0 0 } } { "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 0 { 0 ""} 0 3505 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1674636652157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674636652496 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674636652497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1674636652497 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674636652499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674636652501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674636652503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674636652503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674636652504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674636652837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1674636652839 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674636652839 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1 clk\[0\] vga_driver_clk~output " "PLL \"pll_ip:u0\|altpll:altpll_component\|pll_ip_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"vga_driver_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_ip_altpll.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/db/pll_ip_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "d:/software/fpga_development_environment/quartusii_13.0/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ip_core/pll/pll_ip.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/ip_core/pll/pll_ip.v" 94 0 0 } } { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 63 0 0 } } { "../Rtl/edge_detection.v" "" { Text "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Rtl/edge_detection.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1674636652865 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674636652924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674636653494 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674636653770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1674636653781 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1674636655277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674636655277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1674636655638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1674636656582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1674636656582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674636657571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1674636657572 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1674636657572 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.06 " "Total time spent on timing analysis during the Fitter is 1.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1674636657604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674636657655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674636657854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1674636657899 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1674636658153 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674636658637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/output_files/edge_detection.fit.smsg " "Generated suppressed messages file D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/output_files/edge_detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674636659114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5380 " "Peak virtual memory: 5380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674636659627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:50:59 2023 " "Processing ended: Wed Jan 25 16:50:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674636659627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674636659627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674636659627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674636659627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1674636660995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674636660995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:51:00 2023 " "Processing started: Wed Jan 25 16:51:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674636660995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1674636660995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off edge_detection -c edge_detection " "Command: quartus_asm --read_settings_files=off --write_settings_files=off edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1674636660995 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1674636661645 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1674636661698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674636662106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:51:02 2023 " "Processing ended: Wed Jan 25 16:51:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674636662106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674636662106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674636662106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1674636662106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1674636662694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1674636663764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674636663765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:51:03 2023 " "Processing started: Wed Jan 25 16:51:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674636663765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674636663765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta edge_detection -c edge_detection " "Command: quartus_sta edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674636663765 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1674636663913 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1674636664220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1674636664262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1674636664262 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1674636664450 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "edge_detection.sdc " "Synopsys Design Constraints File file not found: 'edge_detection.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1674636664508 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1674636664508 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name board_clk board_clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name board_clk board_clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664511 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664511 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1674636664511 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_ctrl:u3\|h_cnt\[4\] vga_ctrl:u3\|h_cnt\[4\] " "create_clock -period 1.000 -name vga_ctrl:u3\|h_cnt\[4\] vga_ctrl:u3\|h_cnt\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664512 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " "create_clock -period 1.000 -name dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664512 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664512 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|vga_blk~1  from: datac  to: combout " "Cell: u3\|vga_blk~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664590 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1674636664590 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1674636664593 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664594 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1674636664595 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1674636664603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1674636664634 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1674636664634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.319 " "Worst-case setup slack is -9.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.319            -170.404 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.319            -170.404 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.766             -37.285 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.766             -37.285 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.147              -3.103 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "   -1.147              -3.103 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 vga_ctrl:u3\|h_cnt\[4\]  " "    0.038               0.000 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636664637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.254 " "Worst-case hold slack is -3.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.254             -44.065 vga_ctrl:u3\|h_cnt\[4\]  " "   -3.254             -44.065 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.233              -0.233 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.233              -0.233 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.094               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "    0.706               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636664644 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1674636664648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1674636664650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "   -1.487             -11.896 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 vga_ctrl:u3\|h_cnt\[4\]  " "    0.372               0.000 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.698               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.934               0.000 board_clk  " "    9.934               0.000 board_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.700               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636664654 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1674636664775 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1674636664795 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1674636665118 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|vga_blk~1  from: datac  to: combout " "Cell: u3\|vga_blk~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665223 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1674636665223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1674636665239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1674636665239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.357 " "Worst-case setup slack is -8.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.357            -149.679 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.357            -149.679 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.247             -32.924 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -4.247             -32.924 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.932              -2.218 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "   -0.932              -2.218 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -1.654 vga_ctrl:u3\|h_cnt\[4\]  " "   -0.342              -1.654 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636665242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.930 " "Worst-case hold slack is -2.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.930             -37.378 vga_ctrl:u3\|h_cnt\[4\]  " "   -2.930             -37.378 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344              -0.344 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.344              -0.344 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031              -0.031 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.031              -0.031 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "    0.629               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636665251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1674636665255 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1674636665259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.487 " "Worst-case minimum pulse width slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "   -1.487             -11.896 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 vga_ctrl:u3\|h_cnt\[4\]  " "    0.136               0.000 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.668               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.668               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.943               0.000 board_clk  " "    9.943               0.000 board_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.667               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.667               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636665263 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1674636665402 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u3\|vga_blk~1  from: datac  to: combout " "Cell: u3\|vga_blk~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1674636665584 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665585 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1674636665589 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1674636665589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.046 " "Worst-case setup slack is -4.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.046             -72.245 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.046             -72.245 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706             -12.915 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.706             -12.915 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "    0.061               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 vga_ctrl:u3\|h_cnt\[4\]  " "    0.487               0.000 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636665595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.577 " "Worst-case hold slack is -1.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.577             -21.237 vga_ctrl:u3\|h_cnt\[4\]  " "   -1.577             -21.237 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.068 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.068              -0.068 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.068               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "    0.269               0.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636665606 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1674636665612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1674636665618 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk  " "   -1.000              -8.000 dynamic_scanning_display:u6\|sel_seg_ctrl:u2\|vision_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 vga_ctrl:u3\|h_cnt\[4\]  " "    0.249               0.000 vga_ctrl:u3\|h_cnt\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.594               0.000 board_clk  " "    9.594               0.000 board_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.733               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.733               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.735               0.000 u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1674636665624 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1674636666082 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1674636666083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674636666193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:51:06 2023 " "Processing ended: Wed Jan 25 16:51:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674636666193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674636666193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674636666193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674636666193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674636667665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674636667665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:51:07 2023 " "Processing started: Wed Jan 25 16:51:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674636667665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674636667665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off edge_detection -c edge_detection " "Command: quartus_eda --read_settings_files=off --write_settings_files=off edge_detection -c edge_detection" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674636667665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_8_1200mv_85c_slow.vo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_8_1200mv_85c_slow.vo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636668349 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_8_1200mv_0c_slow.vo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_8_1200mv_0c_slow.vo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636668504 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_min_1200mv_0c_fast.vo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_min_1200mv_0c_fast.vo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636668655 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection.vo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection.vo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636668816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_8_1200mv_85c_v_slow.sdo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_8_1200mv_85c_v_slow.sdo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636668926 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_8_1200mv_0c_v_slow.sdo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_8_1200mv_0c_v_slow.sdo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636669038 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_min_1200mv_0c_v_fast.sdo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_min_1200mv_0c_v_fast.sdo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636669149 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "edge_detection_v.sdo D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/ simulation " "Generated file edge_detection_v.sdo in folder \"D:/HaoGuojun/MyProject/FPGAProject/Altera_Quartus/Verilog_Project/edge_detection_pro/Prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1674636669276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674636669328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:51:09 2023 " "Processing ended: Wed Jan 25 16:51:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674636669328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674636669328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674636669328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674636669328 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674636669930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674636671976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674636671976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 25 16:51:11 2023 " "Processing started: Wed Jan 25 16:51:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674636671976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1674636671976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp edge_detection -c edge_detection --netlist_type=sgate " "Command: quartus_npp edge_detection -c edge_detection --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1674636671977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4462 " "Peak virtual memory: 4462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674636672107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 25 16:51:12 2023 " "Processing ended: Wed Jan 25 16:51:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674636672107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674636672107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674636672107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1674636672107 ""}
