
*** Running vivado
    with args -log Main_module.vdi -applog -m64 -messageDb vivado.pb -mode batch -source Main_module.tcl -notrace


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source Main_module.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /eeesoft/xilinx/Vivado/2014.4/data/boards/board_parts/zynq/ZED/revD/board_part.xml, failed to parse board part file. Board Fpga file does not have valid entry for family/vendor/board_name/board_revision.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /eeesoft/xilinx/Vivado/2014.4/data/boards/board_parts/zynq/ZED/1_0/board.xml, failed to parse board part file. Board Fpga file does not have valid entry for family/vendor/board_name/board_revision.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.runs/vio_0_synth_1/vio_0.dcp' for cell 'vio1'
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /eeesoft/xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /eeesoft/xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /eeesoft/xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /eeesoft/xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /eeesoft/xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /eeesoft/xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio1'
Finished Parsing XDC File [/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'vio1'
Parsing XDC File [/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.srcs/constrs_1/new/Obj_distance_measurement.xdc]
Finished Parsing XDC File [/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.srcs/constrs_1/new/Obj_distance_measurement.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.runs/vio_0_synth_1/vio_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.113 ; gain = 248.984 ; free physical = 18830 ; free virtual = 69402
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.03' and will expire in -1699 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1190.141 ; gain = 9.027 ; free physical = 18827 ; free virtual = 69398
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/xilinx/Vivado/2014.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.0", from Vivado IP cache entry "7dfff3d8".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1646.656 ; gain = 0.000 ; free physical = 18476 ; free virtual = 69049
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1cc553c8a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1646.656 ; gain = 26.000 ; free physical = 18476 ; free virtual = 69049
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 196b40453

Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1646.656 ; gain = 26.000 ; free physical = 18474 ; free virtual = 69048

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 142 cells.
Phase 3 Constant Propagation | Checksum: 1074be160

Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.656 ; gain = 26.000 ; free physical = 18472 ; free virtual = 69046

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 428 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 4 unconnected cells.
Phase 4 Sweep | Checksum: 29039e63e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.656 ; gain = 26.000 ; free physical = 18470 ; free virtual = 69043
Ending Logic Optimization Task | Checksum: 29039e63e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1646.656 ; gain = 26.000 ; free physical = 18471 ; free virtual = 69044
Implement Debug Cores | Checksum: 196b40453
Logic Optimization | Checksum: 27e115621

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 29039e63e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1646.656 ; gain = 0.000 ; free physical = 18470 ; free virtual = 69043
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 1646.656 ; gain = 467.543 ; free physical = 18470 ; free virtual = 69043
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1666.664 ; gain = 0.000 ; free physical = 18468 ; free virtual = 69042
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.runs/impl_1/Main_module_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.03' and will expire in -1699 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1d7b8295a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1668.664 ; gain = 0.000 ; free physical = 18455 ; free virtual = 69028

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1668.664 ; gain = 0.000 ; free physical = 18455 ; free virtual = 69028
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1668.664 ; gain = 0.000 ; free physical = 18455 ; free virtual = 69028

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: 6c165fe0

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1668.664 ; gain = 0.000 ; free physical = 18454 ; free virtual = 69028
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: 6c165fe0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18440 ; free virtual = 69013

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: 6c165fe0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18439 ; free virtual = 69013

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 25e8cf12

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18439 ; free virtual = 69013
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc2afaed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18439 ; free virtual = 69013

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 18ad4b7e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18439 ; free virtual = 69012
Phase 2.1.2.1 Place Init Design | Checksum: fbcf83b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18434 ; free virtual = 69008
Phase 2.1.2 Build Placer Netlist Model | Checksum: fbcf83b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18434 ; free virtual = 69008

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: fbcf83b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18433 ; free virtual = 69007
Phase 2.1.3 Constrain Clocks/Macros | Checksum: fbcf83b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18433 ; free virtual = 69007
Phase 2.1 Placer Initialization Core | Checksum: fbcf83b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18433 ; free virtual = 69007
Phase 2 Placer Initialization | Checksum: fbcf83b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1816.723 ; gain = 148.059 ; free physical = 18433 ; free virtual = 69007

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 27f29788c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18434 ; free virtual = 69007

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 27f29788c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18434 ; free virtual = 69007

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 139cbc4f2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18434 ; free virtual = 69008

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 111d549c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18435 ; free virtual = 69009

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 111d549c2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18434 ; free virtual = 69008

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1e8892d5d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18434 ; free virtual = 69009

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 1e5c1edb0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18434 ; free virtual = 69008

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18429 ; free virtual = 69003
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18428 ; free virtual = 69002

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18429 ; free virtual = 69002

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18430 ; free virtual = 69003
Phase 4.6 Small Shape Detail Placement | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18430 ; free virtual = 69004

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18429 ; free virtual = 69003
Phase 4 Detail Placement | Checksum: 114c58a48

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18429 ; free virtual = 69003

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1e7e3eaf8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18429 ; free virtual = 69002

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1e7e3eaf8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18429 ; free virtual = 69002

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.315. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18419 ; free virtual = 68993
Phase 5.2.2 Post Placement Optimization | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18419 ; free virtual = 68993
Phase 5.2 Post Commit Optimization | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18419 ; free virtual = 68993

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18418 ; free virtual = 68992

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18419 ; free virtual = 68993

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18419 ; free virtual = 68992
Phase 5.5 Placer Reporting | Checksum: 124fc3d93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18419 ; free virtual = 68992

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: f602aa09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18418 ; free virtual = 68992
Phase 5 Post Placement Optimization and Clean-Up | Checksum: f602aa09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18418 ; free virtual = 68992
Ending Placer Task | Checksum: d505704b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 218.074 ; free physical = 18418 ; free virtual = 68992
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1886.738 ; gain = 219.074 ; free physical = 18418 ; free virtual = 68992
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.31 . Memory (MB): peak = 1886.738 ; gain = 0.000 ; free physical = 18412 ; free virtual = 68989
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1886.738 ; gain = 0.000 ; free physical = 18413 ; free virtual = 68988
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1886.738 ; gain = 0.000 ; free physical = 18416 ; free virtual = 68990
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1886.738 ; gain = 0.000 ; free physical = 18415 ; free virtual = 68989
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.03' and will expire in -1699 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f02c41fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1950.188 ; gain = 63.449 ; free physical = 18074 ; free virtual = 68649

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f02c41fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1950.188 ; gain = 63.449 ; free physical = 18074 ; free virtual = 68649

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f02c41fa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1950.188 ; gain = 63.449 ; free physical = 18045 ; free virtual = 68620
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ae9d984c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18080 ; free virtual = 68655
INFO: [Route 35-57] Estimated Timing Summary | WNS=24.4   | TNS=0      | WHS=-0.204 | THS=-28.3  |

Phase 2 Router Initialization | Checksum: 10637dca9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18080 ; free virtual = 68655

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c5073ed2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18081 ; free virtual = 68655

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: cbedbffb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18054 ; free virtual = 68629
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.5   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 24af4cae7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18052 ; free virtual = 68627
Phase 4 Rip-up And Reroute | Checksum: 24af4cae7

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18052 ; free virtual = 68627

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1faa6fa77

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.6   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 1faa6fa77

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1faa6fa77

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 25553b9f0

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.6   | TNS=0      | WHS=0.047  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 188ac113c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.16211 %
  Global Horizontal Routing Utilization  = 0.255832 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 16f45175b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 16f45175b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:32 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18053 ; free virtual = 68627

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a6451f31

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18049 ; free virtual = 68623

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.6   | TNS=0      | WHS=0.047  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1a6451f31

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18048 ; free virtual = 68622
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:00:42 ; elapsed = 00:00:33 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18048 ; free virtual = 68622
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 8 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 1961.227 ; gain = 74.488 ; free physical = 18048 ; free virtual = 68622
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1961.227 ; gain = 0.000 ; free physical = 18051 ; free virtual = 68630
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/2019H1400080H/Documents/Object_Distance_Measurement/Object_Distance_Measurement.runs/impl_1/Main_module_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.03' and will expire in -1699 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (DPIP-1) Input pipelining - DSP sg90/PWM2 input A B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [Drc 23-20] Rule violation (DPOP-1) Output pipelining - DSP sg90/PWM2 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [Drc 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Main_module.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2272.754 ; gain = 249.391 ; free physical = 17716 ; free virtual = 68297
INFO: [Common 17-206] Exiting Vivado at Sun Nov 24 15:48:36 2019...
