{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732065177023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2024  Intel Corporation. All rights reserved. " "Copyright (C) 2024  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 19 19:12:56 2024 " "Processing started: Tue Nov 19 19:12:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732065177024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732065177024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732065177024 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732065177048 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732065177453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732065177453 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732065177477 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732065177478 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732065179075 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732065179548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732065179569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.629 " "Worst-case setup slack is 3.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.629               0.000 iCLK  " "    3.629               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065180265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180402 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 iCLK  " "    0.332               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180402 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065180402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.989 " "Worst-case recovery slack is 3.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.989               0.000 iCLK  " "    3.989               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065180447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.526 " "Worst-case removal slack is 2.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.526               0.000 iCLK  " "    2.526               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065180490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.628 " "Worst-case minimum pulse width slack is 9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.628               0.000 iCLK  " "    9.628               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065180506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065180506 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065181564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065181564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065181564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065181564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.393 ns " "Worst Case Available Settling Time: 23.393 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065181564 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065181564 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181564 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.629 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.629" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181752 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.629  " "Path #1: Setup slack is 3.629 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_logic:fetch_component\|s_PC\[7\] " "From Node    : fetch_logic:fetch_component\|s_PC\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[15\] " "To Node      : fetch_logic:fetch_component\|s_PC\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.079      3.079  R        clock network delay " "     3.079      3.079  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.232     uTco  fetch_logic:fetch_component\|s_PC\[7\] " "     3.311      0.232     uTco  fetch_logic:fetch_component\|s_PC\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.311      0.000 FF  CELL  fetch_component\|s_PC\[7\]\|q " "     3.311      0.000 FF  CELL  fetch_component\|s_PC\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.171      1.860 FF    IC  s_IMemAddr\[7\]~5\|datad " "     5.171      1.860 FF    IC  s_IMemAddr\[7\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.296      0.125 FF  CELL  s_IMemAddr\[7\]~5\|combout " "     5.296      0.125 FF  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.990      2.694 FF    IC  IMem\|ram~49573\|dataa " "     7.990      2.694 FF    IC  IMem\|ram~49573\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.414      0.424 FF  CELL  IMem\|ram~49573\|combout " "     8.414      0.424 FF  CELL  IMem\|ram~49573\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.693      0.279 FF    IC  IMem\|ram~49574\|dataa " "     8.693      0.279 FF    IC  IMem\|ram~49574\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.117      0.424 FF  CELL  IMem\|ram~49574\|combout " "     9.117      0.424 FF  CELL  IMem\|ram~49574\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.067      0.950 FF    IC  IMem\|ram~49577\|datac " "    10.067      0.950 FF    IC  IMem\|ram~49577\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.348      0.281 FF  CELL  IMem\|ram~49577\|combout " "    10.348      0.281 FF  CELL  IMem\|ram~49577\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.617      0.269 FF    IC  IMem\|ram~49580\|datab " "    10.617      0.269 FF    IC  IMem\|ram~49580\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.042      0.425 FF  CELL  IMem\|ram~49580\|combout " "    11.042      0.425 FF  CELL  IMem\|ram~49580\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.788      0.746 FF    IC  IMem\|ram~49591\|dataa " "    11.788      0.746 FF    IC  IMem\|ram~49591\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.212      0.424 FF  CELL  IMem\|ram~49591\|combout " "    12.212      0.424 FF  CELL  IMem\|ram~49591\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.921      1.709 FF    IC  IMem\|ram~49602\|datad " "    13.921      1.709 FF    IC  IMem\|ram~49602\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.071      0.150 FR  CELL  IMem\|ram~49602\|combout " "    14.071      0.150 FR  CELL  IMem\|ram~49602\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.274      0.203 RR    IC  IMem\|ram~49645\|datad " "    14.274      0.203 RR    IC  IMem\|ram~49645\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.429      0.155 RR  CELL  IMem\|ram~49645\|combout " "    14.429      0.155 RR  CELL  IMem\|ram~49645\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.664      0.235 RR    IC  IMem\|ram~49688\|dataa " "    14.664      0.235 RR    IC  IMem\|ram~49688\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.092      0.428 RF  CELL  IMem\|ram~49688\|combout " "    15.092      0.428 RF  CELL  IMem\|ram~49688\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.150      2.058 FF    IC  IMem\|ram~49689\|datad " "    17.150      2.058 FF    IC  IMem\|ram~49689\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.275      0.125 FF  CELL  IMem\|ram~49689\|combout " "    17.275      0.125 FF  CELL  IMem\|ram~49689\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.501      0.226 FF    IC  IMem\|ram~49860\|datad " "    17.501      0.226 FF    IC  IMem\|ram~49860\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.651      0.150 FR  CELL  IMem\|ram~49860\|combout " "    17.651      0.150 FR  CELL  IMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.105      1.454 RR    IC  fetch_component\|s_next_PC\[15\]~49\|datad " "    19.105      1.454 RR    IC  fetch_component\|s_next_PC\[15\]~49\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.260      0.155 RR  CELL  fetch_component\|s_next_PC\[15\]~49\|combout " "    19.260      0.155 RR  CELL  fetch_component\|s_next_PC\[15\]~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.260      0.000 RR    IC  fetch_component\|s_PC\[15\]\|d " "    19.260      0.000 RR    IC  fetch_component\|s_PC\[15\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.347      0.087 RR  CELL  fetch_logic:fetch_component\|s_PC\[15\] " "    19.347      0.087 RR  CELL  fetch_logic:fetch_component\|s_PC\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.946      2.946  R        clock network delay " "    22.946      2.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.978      0.032           clock pessimism removed " "    22.978      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.958     -0.020           clock uncertainty " "    22.958     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.976      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[15\] " "    22.976      0.018     uTsu  fetch_logic:fetch_component\|s_PC\[15\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.347 " "Data Arrival Time  :    19.347" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.976 " "Data Required Time :    22.976" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.629  " "Slack              :     3.629 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181753 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181753 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.332  " "Path #1: Hold slack is 0.332 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      2.935  R        clock network delay " "     2.935      2.935  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q " "     3.167      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.167      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:11:REGI\|s_Q\|q " "     3.167      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:11:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.857      0.690 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[5\] " "     3.857      0.690 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.929      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.929      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      3.407  R        clock network delay " "     3.407      3.407  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.375     -0.032           clock pessimism removed " "     3.375     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.375      0.000           clock uncertainty " "     3.375      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.597      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.597      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.929 " "Data Arrival Time  :     3.929" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.597 " "Data Required Time :     3.597" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.332  " "Slack              :     0.332 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181889 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181889 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.989 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.989" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.989  " "Path #1: Recovery slack is 3.989 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:21:REGI\|s_Q " "From Node    : IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:29:REGI\|s_Q " "To Node      : IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      3.084  R        clock network delay " "     3.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.232     uTco  IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:21:REGI\|s_Q " "     3.316      0.232     uTco  IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:21:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.316      0.000 FF  CELL  IF_ID_Reg_Inst\|reg_Inst\|\\G_n_reg:21:REGI\|s_Q\|q " "     3.316      0.000 FF  CELL  IF_ID_Reg_Inst\|reg_Inst\|\\G_n_reg:21:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.557      2.241 FF    IC  regFile\|Mux1\|Mux29~15\|datac " "     5.557      2.241 FF    IC  regFile\|Mux1\|Mux29~15\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.838      0.281 FF  CELL  regFile\|Mux1\|Mux29~15\|combout " "     5.838      0.281 FF  CELL  regFile\|Mux1\|Mux29~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.885      1.047 FF    IC  regFile\|Mux1\|Mux29~16\|datad " "     6.885      1.047 FF    IC  regFile\|Mux1\|Mux29~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.010      0.125 FF  CELL  regFile\|Mux1\|Mux29~16\|combout " "     7.010      0.125 FF  CELL  regFile\|Mux1\|Mux29~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.426      0.416 FF    IC  regFile\|Mux1\|Mux29~17\|datab " "     7.426      0.416 FF    IC  regFile\|Mux1\|Mux29~17\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.830      0.404 FF  CELL  regFile\|Mux1\|Mux29~17\|combout " "     7.830      0.404 FF  CELL  regFile\|Mux1\|Mux29~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.471      0.641 FF    IC  regFile\|Mux1\|Mux29~18\|datab " "     8.471      0.641 FF    IC  regFile\|Mux1\|Mux29~18\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.896      0.425 FF  CELL  regFile\|Mux1\|Mux29~18\|combout " "     8.896      0.425 FF  CELL  regFile\|Mux1\|Mux29~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.123      0.227 FF    IC  regFile\|Mux1\|Mux29~22\|datad " "     9.123      0.227 FF    IC  regFile\|Mux1\|Mux29~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.248      0.125 FF  CELL  regFile\|Mux1\|Mux29~22\|combout " "     9.248      0.125 FF  CELL  regFile\|Mux1\|Mux29~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.953      1.705 FF    IC  regFile\|Mux1\|Mux29~25\|datab " "    10.953      1.705 FF    IC  regFile\|Mux1\|Mux29~25\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.378      0.425 FF  CELL  regFile\|Mux1\|Mux29~25\|combout " "    11.378      0.425 FF  CELL  regFile\|Mux1\|Mux29~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.069      1.691 FF    IC  branch_logic_inst\|Equal0~1\|datac " "    13.069      1.691 FF    IC  branch_logic_inst\|Equal0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.350      0.281 FF  CELL  branch_logic_inst\|Equal0~1\|combout " "    13.350      0.281 FF  CELL  branch_logic_inst\|Equal0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.582      0.232 FF    IC  branch_logic_inst\|Equal0~4\|datac " "    13.582      0.232 FF    IC  branch_logic_inst\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.863      0.281 FF  CELL  branch_logic_inst\|Equal0~4\|combout " "    13.863      0.281 FF  CELL  branch_logic_inst\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.135      0.272 FF    IC  branch_logic_inst\|Equal0~20\|datab " "    14.135      0.272 FF    IC  branch_logic_inst\|Equal0~20\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.485      0.350 FF  CELL  branch_logic_inst\|Equal0~20\|combout " "    14.485      0.350 FF  CELL  branch_logic_inst\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.711      0.226 FF    IC  IF_ID_Reg_Inst\|s_RST~1\|datad " "    14.711      0.226 FF    IC  IF_ID_Reg_Inst\|s_RST~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.836      0.125 FF  CELL  IF_ID_Reg_Inst\|s_RST~1\|combout " "    14.836      0.125 FF  CELL  IF_ID_Reg_Inst\|s_RST~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.474      0.638 FF    IC  IF_ID_Reg_Inst\|s_RST~2\|datac " "    15.474      0.638 FF    IC  IF_ID_Reg_Inst\|s_RST~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.754      0.280 FF  CELL  IF_ID_Reg_Inst\|s_RST~2\|combout " "    15.754      0.280 FF  CELL  IF_ID_Reg_Inst\|s_RST~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.198      2.444 FF    IC  IF_ID_Reg_Inst\|reg_Inst\|\\G_n_reg:29:REGI\|s_Q\|clrn " "    18.198      2.444 FF    IC  IF_ID_Reg_Inst\|reg_Inst\|\\G_n_reg:29:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.979      0.781 FR  CELL  IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:29:REGI\|s_Q " "    18.979      0.781 FR  CELL  IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.962      2.962  R        clock network delay " "    22.962      2.962  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.970      0.008           clock pessimism removed " "    22.970      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.950     -0.020           clock uncertainty " "    22.950     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.968      0.018     uTsu  IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:29:REGI\|s_Q " "    22.968      0.018     uTsu  IF_ID_Reg:IF_ID_Reg_Inst\|n_reg:reg_Inst\|dffg:\\G_n_reg:29:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.979 " "Data Arrival Time  :    18.979" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.968 " "Data Required Time :    22.968" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.989  " "Slack              :     3.989 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.526 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.526" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.526  " "Path #1: Removal slack is 2.526 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[25\] " "To Node      : fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.730      0.730 RR  CELL  iCLK~input\|o " "     0.730      0.730 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.302      3.572 RR    IC  fetch_component\|process_0~0\|datab " "     4.302      3.572 RR    IC  fetch_component\|process_0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.649      0.347 RF  CELL  fetch_component\|process_0~0\|combout " "     4.649      0.347 RF  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.053      0.404 FF    IC  fetch_component\|s_PC\[25\]\|clrn " "     5.053      0.404 FF    IC  fetch_component\|s_PC\[25\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.792      0.739 FR  CELL  fetch_logic:fetch_component\|s_PC\[25\] " "     5.792      0.739 FR  CELL  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      0.000           clock uncertainty " "     3.080      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.266      0.186      uTh  fetch_logic:fetch_component\|s_PC\[25\] " "     3.266      0.186      uTh  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.792 " "Data Arrival Time  :     5.792" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.266 " "Data Required Time :     3.266" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.526  " "Slack              :     2.526 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065181954 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065181953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732065181954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732065182007 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732065183845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.832 " "Worst-case setup slack is 4.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.832               0.000 iCLK  " "    4.832               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065185181 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 iCLK  " "    0.343               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065185313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.917 " "Worst-case recovery slack is 4.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.917               0.000 iCLK  " "    4.917               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065185348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.314 " "Worst-case removal slack is 2.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.314               0.000 iCLK  " "    2.314               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065185381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.648 " "Worst-case minimum pulse width slack is 9.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.648               0.000 iCLK  " "    9.648               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065185398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065185398 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065186474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065186474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065186474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065186474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.805 ns " "Worst Case Available Settling Time: 24.805 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065186474 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065186474 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186474 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.832 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.832" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186664 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.832  " "Path #1: Setup slack is 4.832 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_logic:fetch_component\|s_PC\[7\] " "From Node    : fetch_logic:fetch_component\|s_PC\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[25\] " "To Node      : fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.794      2.794  R        clock network delay " "     2.794      2.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.213     uTco  fetch_logic:fetch_component\|s_PC\[7\] " "     3.007      0.213     uTco  fetch_logic:fetch_component\|s_PC\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.000 RR  CELL  fetch_component\|s_PC\[7\]\|q " "     3.007      0.000 RR  CELL  fetch_component\|s_PC\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.744      1.737 RR    IC  s_IMemAddr\[7\]~5\|datad " "     4.744      1.737 RR    IC  s_IMemAddr\[7\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.888      0.144 RR  CELL  s_IMemAddr\[7\]~5\|combout " "     4.888      0.144 RR  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.897      2.009 RR    IC  IMem\|ram~46161\|datad " "     6.897      2.009 RR    IC  IMem\|ram~46161\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.041      0.144 RR  CELL  IMem\|ram~46161\|combout " "     7.041      0.144 RR  CELL  IMem\|ram~46161\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.301      1.260 RR    IC  IMem\|ram~46162\|dataa " "     8.301      1.260 RR    IC  IMem\|ram~46162\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.681      0.380 RR  CELL  IMem\|ram~46162\|combout " "     8.681      0.380 RR  CELL  IMem\|ram~46162\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.717      1.036 RR    IC  IMem\|ram~46170\|datab " "     9.717      1.036 RR    IC  IMem\|ram~46170\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.081      0.364 RR  CELL  IMem\|ram~46170\|combout " "    10.081      0.364 RR  CELL  IMem\|ram~46170\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.575      1.494 RR    IC  IMem\|ram~46181\|datac " "    11.575      1.494 RR    IC  IMem\|ram~46181\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.840      0.265 RR  CELL  IMem\|ram~46181\|combout " "    11.840      0.265 RR  CELL  IMem\|ram~46181\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.030      0.190 RR    IC  IMem\|ram~46192\|datad " "    12.030      0.190 RR    IC  IMem\|ram~46192\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.174      0.144 RR  CELL  IMem\|ram~46192\|combout " "    12.174      0.144 RR  CELL  IMem\|ram~46192\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.393      0.219 RR    IC  IMem\|ram~46235\|dataa " "    12.393      0.219 RR    IC  IMem\|ram~46235\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.760      0.367 RR  CELL  IMem\|ram~46235\|combout " "    12.760      0.367 RR  CELL  IMem\|ram~46235\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.980      0.220 RR    IC  IMem\|ram~46278\|dataa " "    12.980      0.220 RR    IC  IMem\|ram~46278\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.360      0.380 RR  CELL  IMem\|ram~46278\|combout " "    13.360      0.380 RR  CELL  IMem\|ram~46278\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.332      1.972 RR    IC  IMem\|ram~46279\|datad " "    15.332      1.972 RR    IC  IMem\|ram~46279\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.476      0.144 RR  CELL  IMem\|ram~46279\|combout " "    15.476      0.144 RR  CELL  IMem\|ram~46279\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.664      0.188 RR    IC  IMem\|ram~46450\|datad " "    15.664      0.188 RR    IC  IMem\|ram~46450\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.808      0.144 RR  CELL  IMem\|ram~46450\|combout " "    15.808      0.144 RR  CELL  IMem\|ram~46450\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.139      1.331 RR    IC  fetch_component\|s_next_PC\[25\]~28\|datad " "    17.139      1.331 RR    IC  fetch_component\|s_next_PC\[25\]~28\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.283      0.144 RR  CELL  fetch_component\|s_next_PC\[25\]~28\|combout " "    17.283      0.144 RR  CELL  fetch_component\|s_next_PC\[25\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.666      0.383 RR    IC  fetch_component\|s_next_PC\[25\]~29\|datad " "    17.666      0.383 RR    IC  fetch_component\|s_next_PC\[25\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.810      0.144 RR  CELL  fetch_component\|s_next_PC\[25\]~29\|combout " "    17.810      0.144 RR  CELL  fetch_component\|s_next_PC\[25\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.810      0.000 RR    IC  fetch_component\|s_PC\[25\]\|d " "    17.810      0.000 RR    IC  fetch_component\|s_PC\[25\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.890      0.080 RR  CELL  fetch_logic:fetch_component\|s_PC\[25\] " "    17.890      0.080 RR  CELL  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.695      2.695  R        clock network delay " "    22.695      2.695  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.723      0.028           clock pessimism removed " "    22.723      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.703     -0.020           clock uncertainty " "    22.703     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.722      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[25\] " "    22.722      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.890 " "Data Arrival Time  :    17.890" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.722 " "Data Required Time :    22.722" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.832  " "Slack              :     4.832 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186665 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186665 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186809 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.343  " "Path #1: Hold slack is 0.343 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.662      2.662  R        clock network delay " "     2.662      2.662  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q " "     2.875      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.875      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:11:REGI\|s_Q\|q " "     2.875      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:11:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.525      0.650 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[5\] " "     3.525      0.650 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.598      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.598      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054     -0.028           clock pessimism removed " "     3.054     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000           clock uncertainty " "     3.054      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.598 " "Data Arrival Time  :     3.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.255 " "Data Required Time :     3.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.343  " "Slack              :     0.343 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186809 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186809 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.917 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.917" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186842 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186842 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186842 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.917  " "Path #1: Recovery slack is 4.917 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[8\] " "To Node      : fetch_logic:fetch_component\|s_PC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.798      0.798 FF  CELL  iCLK~input\|o " "    10.798      0.798 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.183      3.385 FF    IC  fetch_component\|process_0~0\|datab " "    14.183      3.385 FF    IC  fetch_component\|process_0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.526      0.343 FR  CELL  fetch_component\|process_0~0\|combout " "    14.526      0.343 FR  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.098      2.572 RR    IC  fetch_component\|s_PC\[8\]\|clrn " "    17.098      2.572 RR    IC  fetch_component\|s_PC\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.788      0.690 RF  CELL  fetch_logic:fetch_component\|s_PC\[8\] " "    17.788      0.690 RF  CELL  fetch_logic:fetch_component\|s_PC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.706      2.706  R        clock network delay " "    22.706      2.706  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.686     -0.020           clock uncertainty " "    22.686     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.705      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[8\] " "    22.705      0.019     uTsu  fetch_logic:fetch_component\|s_PC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.788 " "Data Arrival Time  :    17.788" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.705 " "Data Required Time :    22.705" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.917  " "Slack              :     4.917 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186843 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186843 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.314 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.314" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186873 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.314  " "Path #1: Removal slack is 2.314 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[25\] " "To Node      : fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.714      0.714 RR  CELL  iCLK~input\|o " "     0.714      0.714 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.936      3.222 RR    IC  fetch_component\|process_0~0\|datab " "     3.936      3.222 RR    IC  fetch_component\|process_0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.254      0.318 RF  CELL  fetch_component\|process_0~0\|combout " "     4.254      0.318 RF  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.617      0.363 FF    IC  fetch_component\|s_PC\[25\]\|clrn " "     4.617      0.363 FF    IC  fetch_component\|s_PC\[25\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.280      0.663 FR  CELL  fetch_logic:fetch_component\|s_PC\[25\] " "     5.280      0.663 FR  CELL  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      2.795  R        clock network delay " "     2.795      2.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      0.000           clock uncertainty " "     2.795      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.966      0.171      uTh  fetch_logic:fetch_component\|s_PC\[25\] " "     2.966      0.171      uTh  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.280 " "Data Arrival Time  :     5.280" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.966 " "Data Required Time :     2.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.314  " "Slack              :     2.314 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065186873 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065186873 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732065186874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.261 " "Worst-case setup slack is 11.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187637 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.261               0.000 iCLK  " "   11.261               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187637 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065187637 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 iCLK  " "    0.134               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065187767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.047 " "Worst-case recovery slack is 7.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.047               0.000 iCLK  " "    7.047               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065187808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.433 " "Worst-case removal slack is 1.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433               0.000 iCLK  " "    1.433               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065187843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.373 " "Worst-case minimum pulse width slack is 9.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 iCLK  " "    9.373               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732065187860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732065187860 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 11 synchronizer chains. " "Report Metastability: Found 11 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065188941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 11 " "Number of Synchronizer Chains Found: 11" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065188941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065188941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065188941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.289 ns " "Worst Case Available Settling Time: 31.289 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065188941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732065188941 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065188941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.261 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.261  " "Path #1: Setup slack is 11.261 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_logic:fetch_component\|s_PC\[7\] " "From Node    : fetch_logic:fetch_component\|s_PC\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[14\] " "To Node      : fetch_logic:fetch_component\|s_PC\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.641      1.641  R        clock network delay " "     1.641      1.641  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.746      0.105     uTco  fetch_logic:fetch_component\|s_PC\[7\] " "     1.746      0.105     uTco  fetch_logic:fetch_component\|s_PC\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.746      0.000 FF  CELL  fetch_component\|s_PC\[7\]\|q " "     1.746      0.000 FF  CELL  fetch_component\|s_PC\[7\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      0.996 FF    IC  s_IMemAddr\[7\]~5\|datad " "     2.742      0.996 FF    IC  s_IMemAddr\[7\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.805      0.063 FF  CELL  s_IMemAddr\[7\]~5\|combout " "     2.805      0.063 FF  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.245      1.440 FF    IC  IMem\|ram~50058\|dataa " "     4.245      1.440 FF    IC  IMem\|ram~50058\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.449      0.204 FF  CELL  IMem\|ram~50058\|combout " "     4.449      0.204 FF  CELL  IMem\|ram~50058\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.985      0.536 FF    IC  IMem\|ram~50059\|dataa " "     4.985      0.536 FF    IC  IMem\|ram~50059\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.189      0.204 FF  CELL  IMem\|ram~50059\|combout " "     5.189      0.204 FF  CELL  IMem\|ram~50059\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.896      0.707 FF    IC  IMem\|ram~50060\|datab " "     5.896      0.707 FF    IC  IMem\|ram~50060\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.070      0.174 FF  CELL  IMem\|ram~50060\|combout " "     6.070      0.174 FF  CELL  IMem\|ram~50060\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.206      0.136 FF    IC  IMem\|ram~50061\|dataa " "     6.206      0.136 FF    IC  IMem\|ram~50061\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.399      0.193 FF  CELL  IMem\|ram~50061\|combout " "     6.399      0.193 FF  CELL  IMem\|ram~50061\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.181      0.782 FF    IC  IMem\|ram~50072\|datad " "     7.181      0.782 FF    IC  IMem\|ram~50072\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.244      0.063 FF  CELL  IMem\|ram~50072\|combout " "     7.244      0.063 FF  CELL  IMem\|ram~50072\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.625      0.381 FF    IC  IMem\|ram~50200\|datad " "     7.625      0.381 FF    IC  IMem\|ram~50200\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.688      0.063 FF  CELL  IMem\|ram~50200\|combout " "     7.688      0.063 FF  CELL  IMem\|ram~50200\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.577      0.889 FF    IC  IMem\|ram~50371\|datad " "     8.577      0.889 FF    IC  IMem\|ram~50371\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.640      0.063 FF  CELL  IMem\|ram~50371\|combout " "     8.640      0.063 FF  CELL  IMem\|ram~50371\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.748      0.108 FF    IC  IMem\|ram~50542\|datad " "     8.748      0.108 FF    IC  IMem\|ram~50542\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.811      0.063 FF  CELL  IMem\|ram~50542\|combout " "     8.811      0.063 FF  CELL  IMem\|ram~50542\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.925      1.114 FF    IC  fetch_component\|s_next_PC\[14\]~50\|datac " "     9.925      1.114 FF    IC  fetch_component\|s_next_PC\[14\]~50\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.058      0.133 FF  CELL  fetch_component\|s_next_PC\[14\]~50\|combout " "    10.058      0.133 FF  CELL  fetch_component\|s_next_PC\[14\]~50\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.167      0.109 FF    IC  fetch_component\|s_next_PC\[14\]~51\|datad " "    10.167      0.109 FF    IC  fetch_component\|s_next_PC\[14\]~51\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.230      0.063 FF  CELL  fetch_component\|s_next_PC\[14\]~51\|combout " "    10.230      0.063 FF  CELL  fetch_component\|s_next_PC\[14\]~51\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.230      0.000 FF    IC  fetch_component\|s_PC\[14\]\|d " "    10.230      0.000 FF    IC  fetch_component\|s_PC\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.280      0.050 FF  CELL  fetch_logic:fetch_component\|s_PC\[14\] " "    10.280      0.050 FF  CELL  fetch_logic:fetch_component\|s_PC\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.549      1.549  R        clock network delay " "    21.549      1.549  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.554      0.005           clock pessimism removed " "    21.554      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.534     -0.020           clock uncertainty " "    21.534     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.541      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[14\] " "    21.541      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.280 " "Data Arrival Time  :    10.280" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.541 " "Data Required Time :    21.541" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.261  " "Slack              :    11.261 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189151 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189300 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189300 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189300 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.134  " "Path #1: Hold slack is 0.134 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q " "From Node    : EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.548      1.548  R        clock network delay " "     1.548      1.548  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q " "     1.653      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst\|n_reg:MemWrData_Reg\|dffg:\\G_n_reg:11:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.653      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:11:REGI\|s_Q\|q " "     1.653      0.000 RR  CELL  EX_MEM_Reg_inst\|MemWrData_Reg\|\\G_n_reg:11:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.321 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[5\] " "     1.974      0.321 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.010      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     2.010      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.792      1.792  R        clock network delay " "     1.792      1.792  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772     -0.020           clock pessimism removed " "     1.772     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.772      0.000           clock uncertainty " "     1.772      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.876      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     1.876      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.010 " "Data Arrival Time  :     2.010" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.876 " "Data Required Time :     1.876" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.134  " "Slack              :     0.134 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189301 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.047 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.047" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189336 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.047  " "Path #1: Recovery slack is 7.047 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[8\] " "To Node      : fetch_logic:fetch_component\|s_PC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        iCLK " "    10.000      0.000  F        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  iCLK~input\|i " "    10.000      0.000 FF    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.748 FF  CELL  iCLK~input\|o " "    10.748      0.748 FF  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.597      1.849 FF    IC  fetch_component\|process_0~0\|datab " "    12.597      1.849 FF    IC  fetch_component\|process_0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.789      0.192 FR  CELL  fetch_component\|process_0~0\|combout " "    12.789      0.192 FR  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.150      1.361 RR    IC  fetch_component\|s_PC\[8\]\|clrn " "    14.150      1.361 RR    IC  fetch_component\|s_PC\[8\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.536      0.386 RF  CELL  fetch_logic:fetch_component\|s_PC\[8\] " "    14.536      0.386 RF  CELL  fetch_logic:fetch_component\|s_PC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.596      1.596  R        clock network delay " "    21.596      1.596  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576     -0.020           clock uncertainty " "    21.576     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[8\] " "    21.583      0.007     uTsu  fetch_logic:fetch_component\|s_PC\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.536 " "Data Arrival Time  :    14.536" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.583 " "Data Required Time :    21.583" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.047  " "Slack              :     7.047 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189337 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189337 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.433 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.433" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189372 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.433  " "Path #1: Removal slack is 1.433 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : iCLK " "From Node    : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch_logic:fetch_component\|s_PC\[25\] " "To Node      : fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        iCLK " "     0.000      0.000  R        iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  iCLK~input\|i " "     0.000      0.000 RR    IC  iCLK~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.368      0.368 RR  CELL  iCLK~input\|o " "     0.368      0.368 RR  CELL  iCLK~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.425      2.057 RR    IC  fetch_component\|process_0~0\|datab " "     2.425      2.057 RR    IC  fetch_component\|process_0~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      0.161 RF  CELL  fetch_component\|process_0~0\|combout " "     2.586      0.161 RF  CELL  fetch_component\|process_0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.788      0.202 FF    IC  fetch_component\|s_PC\[25\]\|clrn " "     2.788      0.202 FF    IC  fetch_component\|s_PC\[25\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.154      0.366 FR  CELL  fetch_logic:fetch_component\|s_PC\[25\] " "     3.154      0.366 FR  CELL  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      1.637  R        clock network delay " "     1.637      1.637  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.637      0.000           clock uncertainty " "     1.637      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.721      0.084      uTh  fetch_logic:fetch_component\|s_PC\[25\] " "     1.721      0.084      uTh  fetch_logic:fetch_component\|s_PC\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.154 " "Data Arrival Time  :     3.154" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.721 " "Data Required Time :     1.721" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.433  " "Slack              :     1.433 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732065189372 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732065189372 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732065190991 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732065192268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1128 " "Peak virtual memory: 1128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732065192467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 19 19:13:12 2024 " "Processing ended: Tue Nov 19 19:13:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732065192467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732065192467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732065192467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732065192467 ""}
