# do Aff7SegDec.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:31 on Sep 27,2021
# vlog -work work Aff7SegDec.vo 
# -- Compiling module Aff7SegDec
# 
# Top level modules:
# 	Aff7SegDec
# End time: 15:38:31 on Sep 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:31 on Sep 27,2021
# vlog -work work TestAff7SegDec.vwf.vt 
# -- Compiling module Aff7SegDec_vlg_vec_tst
# 
# Top level modules:
# 	Aff7SegDec_vlg_vec_tst
# End time: 15:38:31 on Sep 27,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Aff7SegDec_vlg_vec_tst 
# Start time: 15:38:31 on Sep 27,2021
# Loading work.Aff7SegDec_vlg_vec_tst
# Loading work.Aff7SegDec
# after#23
# ** Note: $finish    : TestAff7SegDec.vwf.vt(44)
#    Time: 1 us  Iteration: 0  Instance: /Aff7SegDec_vlg_vec_tst
# End time: 15:38:33 on Sep 27,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
