// Seed: 1894781775
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output tri id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  assign module_1.id_1 = 0;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  final $signed(18);
  ;
  assign id_9 = !id_5 - id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd57
) (
    input wire _id_0,
    output wor id_1,
    input supply0 id_2
);
  logic [1 : -1  +  1 'b0] id_4;
  ;
  logic [1 : 1] id_5;
  assign id_4[id_0] = (1);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
