vendor_name = ModelSim
source_file = 1, D:/probe/test_module/test_module.v
source_file = 1, D:/probe/test_module/db/test_module.cbx.xml
design_name = test_module
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test_module, 1
instance = comp, \out_0[0]~output , out_0[0]~output, test_module, 1
instance = comp, \out_0[1]~output , out_0[1]~output, test_module, 1
instance = comp, \out_0[2]~output , out_0[2]~output, test_module, 1
instance = comp, \out_0[3]~output , out_0[3]~output, test_module, 1
instance = comp, \out_0[4]~output , out_0[4]~output, test_module, 1
instance = comp, \out_0[5]~output , out_0[5]~output, test_module, 1
instance = comp, \out_0[6]~output , out_0[6]~output, test_module, 1
instance = comp, \out_0[7]~output , out_0[7]~output, test_module, 1
instance = comp, \out_valid_0~output , out_valid_0~output, test_module, 1
instance = comp, \out_1[0]~output , out_1[0]~output, test_module, 1
instance = comp, \out_1[1]~output , out_1[1]~output, test_module, 1
instance = comp, \out_1[2]~output , out_1[2]~output, test_module, 1
instance = comp, \out_1[3]~output , out_1[3]~output, test_module, 1
instance = comp, \out_1[4]~output , out_1[4]~output, test_module, 1
instance = comp, \out_1[5]~output , out_1[5]~output, test_module, 1
instance = comp, \out_1[6]~output , out_1[6]~output, test_module, 1
instance = comp, \out_1[7]~output , out_1[7]~output, test_module, 1
instance = comp, \out_valid_1~output , out_valid_1~output, test_module, 1
instance = comp, \out_2[0]~output , out_2[0]~output, test_module, 1
instance = comp, \out_2[1]~output , out_2[1]~output, test_module, 1
instance = comp, \out_2[2]~output , out_2[2]~output, test_module, 1
instance = comp, \out_2[3]~output , out_2[3]~output, test_module, 1
instance = comp, \out_2[4]~output , out_2[4]~output, test_module, 1
instance = comp, \out_2[5]~output , out_2[5]~output, test_module, 1
instance = comp, \out_2[6]~output , out_2[6]~output, test_module, 1
instance = comp, \out_2[7]~output , out_2[7]~output, test_module, 1
instance = comp, \out_valid_2~output , out_valid_2~output, test_module, 1
instance = comp, \out_3[0]~output , out_3[0]~output, test_module, 1
instance = comp, \out_3[1]~output , out_3[1]~output, test_module, 1
instance = comp, \out_3[2]~output , out_3[2]~output, test_module, 1
instance = comp, \out_3[3]~output , out_3[3]~output, test_module, 1
instance = comp, \out_3[4]~output , out_3[4]~output, test_module, 1
instance = comp, \out_3[5]~output , out_3[5]~output, test_module, 1
instance = comp, \out_3[6]~output , out_3[6]~output, test_module, 1
instance = comp, \out_3[7]~output , out_3[7]~output, test_module, 1
instance = comp, \out_valid_3~output , out_valid_3~output, test_module, 1
instance = comp, \clk_in~input , clk_in~input, test_module, 1
instance = comp, \clk_in~inputclkctrl , clk_in~inputclkctrl, test_module, 1
instance = comp, \data_in[1]~input , data_in[1]~input, test_module, 1
instance = comp, \reset_in~input , reset_in~input, test_module, 1
instance = comp, \temp~1 , temp~1, test_module, 1
instance = comp, \temp[1] , temp[1], test_module, 1
instance = comp, \data_in[0]~input , data_in[0]~input, test_module, 1
instance = comp, \temp~0 , temp~0, test_module, 1
instance = comp, \temp[0] , temp[0], test_module, 1
instance = comp, \Equal0~0 , Equal0~0, test_module, 1
instance = comp, \out_1~2 , out_1~2, test_module, 1
instance = comp, \out_0[6]~4 , out_0[6]~4, test_module, 1
instance = comp, \out_1[2]~reg0 , out_1[2]~reg0, test_module, 1
instance = comp, \out_2~3 , out_2~3, test_module, 1
instance = comp, \out_1~0 , out_1~0, test_module, 1
instance = comp, \out_1[0]~reg0 , out_1[0]~reg0, test_module, 1
instance = comp, \Equal1~0 , Equal1~0, test_module, 1
instance = comp, \data_in[2]~input , data_in[2]~input, test_module, 1
instance = comp, \temp~3 , temp~3, test_module, 1
instance = comp, \temp[2] , temp[2], test_module, 1
instance = comp, \data_in[3]~input , data_in[3]~input, test_module, 1
instance = comp, \temp~2 , temp~2, test_module, 1
instance = comp, \temp[3] , temp[3], test_module, 1
instance = comp, \out_2~4 , out_2~4, test_module, 1
instance = comp, \out_2[3]~reg0 , out_2[3]~reg0, test_module, 1
instance = comp, \out_3~4 , out_3~4, test_module, 1
instance = comp, \Equal2~1 , Equal2~1, test_module, 1
instance = comp, \data_in[7]~input , data_in[7]~input, test_module, 1
instance = comp, \temp~6 , temp~6, test_module, 1
instance = comp, \temp[7] , temp[7], test_module, 1
instance = comp, \data_in[6]~input , data_in[6]~input, test_module, 1
instance = comp, \temp~7 , temp~7, test_module, 1
instance = comp, \temp[6] , temp[6], test_module, 1
instance = comp, \out_3~7 , out_3~7, test_module, 1
instance = comp, \out_3[6]~reg0 , out_3[6]~reg0, test_module, 1
instance = comp, \out_0~15 , out_0~15, test_module, 1
instance = comp, \out_0~16 , out_0~16, test_module, 1
instance = comp, \out_0[6]~reg0 , out_0[6]~reg0, test_module, 1
instance = comp, \out_1~6 , out_1~6, test_module, 1
instance = comp, \out_1[6]~reg0 , out_1[6]~reg0, test_module, 1
instance = comp, \out_2~7 , out_2~7, test_module, 1
instance = comp, \out_2[6]~reg0 , out_2[6]~reg0, test_module, 1
instance = comp, \out_3~8 , out_3~8, test_module, 1
instance = comp, \out_3[7]~reg0 , out_3[7]~reg0, test_module, 1
instance = comp, \out_0~17 , out_0~17, test_module, 1
instance = comp, \out_0~18 , out_0~18, test_module, 1
instance = comp, \out_0[7]~reg0 , out_0[7]~reg0, test_module, 1
instance = comp, \out_1~7 , out_1~7, test_module, 1
instance = comp, \out_1[7]~reg0 , out_1[7]~reg0, test_module, 1
instance = comp, \out_2~8 , out_2~8, test_module, 1
instance = comp, \out_2[7]~reg0 , out_2[7]~reg0, test_module, 1
instance = comp, \Equal2~3 , Equal2~3, test_module, 1
instance = comp, \data_in[4]~input , data_in[4]~input, test_module, 1
instance = comp, \temp~5 , temp~5, test_module, 1
instance = comp, \temp[4] , temp[4], test_module, 1
instance = comp, \data_in[5]~input , data_in[5]~input, test_module, 1
instance = comp, \temp~4 , temp~4, test_module, 1
instance = comp, \temp[5] , temp[5], test_module, 1
instance = comp, \out_3~6 , out_3~6, test_module, 1
instance = comp, \out_3[5]~reg0 , out_3[5]~reg0, test_module, 1
instance = comp, \out_0~13 , out_0~13, test_module, 1
instance = comp, \out_0~14 , out_0~14, test_module, 1
instance = comp, \out_0[5]~reg0 , out_0[5]~reg0, test_module, 1
instance = comp, \out_1~5 , out_1~5, test_module, 1
instance = comp, \out_1[5]~reg0 , out_1[5]~reg0, test_module, 1
instance = comp, \out_2~6 , out_2~6, test_module, 1
instance = comp, \out_2[5]~reg0 , out_2[5]~reg0, test_module, 1
instance = comp, \out_3~5 , out_3~5, test_module, 1
instance = comp, \out_3[4]~reg0 , out_3[4]~reg0, test_module, 1
instance = comp, \out_0~11 , out_0~11, test_module, 1
instance = comp, \out_0~12 , out_0~12, test_module, 1
instance = comp, \out_0[4]~reg0 , out_0[4]~reg0, test_module, 1
instance = comp, \out_1~4 , out_1~4, test_module, 1
instance = comp, \out_1[4]~reg0 , out_1[4]~reg0, test_module, 1
instance = comp, \out_2~5 , out_2~5, test_module, 1
instance = comp, \out_2[4]~reg0 , out_2[4]~reg0, test_module, 1
instance = comp, \Equal2~2 , Equal2~2, test_module, 1
instance = comp, \out_2~0 , out_2~0, test_module, 1
instance = comp, \out_2[0]~reg0 , out_2[0]~reg0, test_module, 1
instance = comp, \Equal2~0 , Equal2~0, test_module, 1
instance = comp, \Equal2~4 , Equal2~4, test_module, 1
instance = comp, \out_3[2]~1 , out_3[2]~1, test_module, 1
instance = comp, \out_3[3]~reg0 , out_3[3]~reg0, test_module, 1
instance = comp, \out_0~9 , out_0~9, test_module, 1
instance = comp, \out_0~10 , out_0~10, test_module, 1
instance = comp, \out_0[3]~reg0 , out_0[3]~reg0, test_module, 1
instance = comp, \out_1~3 , out_1~3, test_module, 1
instance = comp, \out_1[3]~reg0 , out_1[3]~reg0, test_module, 1
instance = comp, \Equal1~1 , Equal1~1, test_module, 1
instance = comp, \Equal1~3 , Equal1~3, test_module, 1
instance = comp, \Equal1~2 , Equal1~2, test_module, 1
instance = comp, \Equal1~4 , Equal1~4, test_module, 1
instance = comp, \out_2[7]~1 , out_2[7]~1, test_module, 1
instance = comp, \out_2[2]~reg0 , out_2[2]~reg0, test_module, 1
instance = comp, \out_3~3 , out_3~3, test_module, 1
instance = comp, \out_3[2]~reg0 , out_3[2]~reg0, test_module, 1
instance = comp, \out_0~7 , out_0~7, test_module, 1
instance = comp, \out_0~8 , out_0~8, test_module, 1
instance = comp, \out_0[2]~reg0 , out_0[2]~reg0, test_module, 1
instance = comp, \Equal0~1 , Equal0~1, test_module, 1
instance = comp, \Equal0~2 , Equal0~2, test_module, 1
instance = comp, \Equal0~3 , Equal0~3, test_module, 1
instance = comp, \Equal0~4 , Equal0~4, test_module, 1
instance = comp, \out_0[6]~1 , out_0[6]~1, test_module, 1
instance = comp, \out_0~5 , out_0~5, test_module, 1
instance = comp, \out_0~6 , out_0~6, test_module, 1
instance = comp, \out_0[1]~reg0 , out_0[1]~reg0, test_module, 1
instance = comp, \out_1~1 , out_1~1, test_module, 1
instance = comp, \out_1[1]~reg0 , out_1[1]~reg0, test_module, 1
instance = comp, \out_2~2 , out_2~2, test_module, 1
instance = comp, \out_2[1]~reg0 , out_2[1]~reg0, test_module, 1
instance = comp, \out_3~2 , out_3~2, test_module, 1
instance = comp, \out_3[1]~reg0 , out_3[1]~reg0, test_module, 1
instance = comp, \out_3~0 , out_3~0, test_module, 1
instance = comp, \out_3[0]~reg0 , out_3[0]~reg0, test_module, 1
instance = comp, \Equal3~0 , Equal3~0, test_module, 1
instance = comp, \Equal3~3 , Equal3~3, test_module, 1
instance = comp, \Equal3~2 , Equal3~2, test_module, 1
instance = comp, \Equal3~1 , Equal3~1, test_module, 1
instance = comp, \Equal3~4 , Equal3~4, test_module, 1
instance = comp, \out_0[6]~0 , out_0[6]~0, test_module, 1
instance = comp, \out_0~2 , out_0~2, test_module, 1
instance = comp, \out_0~3 , out_0~3, test_module, 1
instance = comp, \out_0[0]~reg0 , out_0[0]~reg0, test_module, 1
instance = comp, \out_valid_0~0 , out_valid_0~0, test_module, 1
instance = comp, \out_valid_0~reg0 , out_valid_0~reg0, test_module, 1
instance = comp, \out_valid_1~0 , out_valid_1~0, test_module, 1
instance = comp, \out_valid_1~1 , out_valid_1~1, test_module, 1
instance = comp, \out_valid_1~reg0 , out_valid_1~reg0, test_module, 1
instance = comp, \out_valid_2~0 , out_valid_2~0, test_module, 1
instance = comp, \out_valid_2~reg0 , out_valid_2~reg0, test_module, 1
instance = comp, \out_valid_3~0 , out_valid_3~0, test_module, 1
instance = comp, \out_valid_3~reg0 , out_valid_3~reg0, test_module, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, test_module, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, test_module, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
