
---------- Begin Simulation Statistics ----------
host_inst_rate                                 239448                       # Simulator instruction rate (inst/s)
host_mem_usage                                 380376                       # Number of bytes of host memory used
host_seconds                                    83.53                       # Real time elapsed on the host
host_tick_rate                              266607316                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.022269                       # Number of seconds simulated
sim_ticks                                 22268527000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4691822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 28083.273678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 23378.640168                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4269954                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    11847434500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.089916                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               421868                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            286262                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   3170260500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.028902                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          135605                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2287638                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 57238.150886                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 59830.941468                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2087725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   11442650458                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.087388                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              199913                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           127713                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   4319793974                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.031561                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          72200                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 29437.636642                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  38.006488                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91937                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2706408000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6979460                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 37457.054748                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 36043.668218                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6357679                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     23290084958                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.089087                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                621781                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             413975                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   7490054474                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.029774                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           207805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997063                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000250                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.992319                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.255979                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6979460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 37457.054748                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 36043.668218                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6357679                       # number of overall hits
system.cpu.dcache.overall_miss_latency    23290084958                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.089087                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               621781                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            413975                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   7490054474                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.029774                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          207805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 167911                       # number of replacements
system.cpu.dcache.sampled_refs                 168935                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.864336                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6420626                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           525050944000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    72161                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13159983                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 69271.043771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 68708.695652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13159686                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       20573500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  297                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     15803000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             230                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        52250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               56968.337662                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       209000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13159983                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 69271.043771                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 68708.695652                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13159686                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        20573500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000023                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   297                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     15803000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              230                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.207041                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            106.004778                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13159983                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 69271.043771                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 68708.695652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13159686                       # number of overall hits
system.cpu.icache.overall_miss_latency       20573500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000023                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  297                       # number of overall misses
system.cpu.icache.overall_mshr_hits                66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     15803000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                     12                       # number of replacements
system.cpu.icache.sampled_refs                    231                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                106.004778                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13159686                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53879.661380                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      3295280090                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 61160                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    33329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     62231.821736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 63940.087146                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         3912                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1830673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.882625                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      29417                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   12893                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1056546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.495784                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16524                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     135837                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       66354.477486                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  68652.444703                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         106278                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             1961372000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.217606                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        29559                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12377                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        1179449000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.126475                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   17180                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   38871                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    60527.616809                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 44622.160480                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          2352768993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     38871                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     1734508000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                38871                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    72161                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        72161                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.692897                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      169166                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        64298.112792                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   66342.125564                       # average overall mshr miss latency
system.l2.demand_hits                          110190                       # number of demand (read+write) hits
system.l2.demand_miss_latency              3792045500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.348628                       # miss rate for demand accesses
system.l2.demand_misses                         58976                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      25270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         2235995000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.199236                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    33704                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.167663                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.302753                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   2746.998614                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4960.302090                       # Average occupied blocks per context
system.l2.overall_accesses                     169166                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       64298.112792                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  58307.419991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         110190                       # number of overall hits
system.l2.overall_miss_latency             3792045500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.348628                       # miss rate for overall accesses
system.l2.overall_misses                        58976                       # number of overall misses
system.l2.overall_mshr_hits                     25270                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5531275090                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.560775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   94864                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.467070                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         28566                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        42500                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       127274                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            62509                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        22265                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          76426                       # number of replacements
system.l2.sampled_refs                          85945                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       7707.300704                       # Cycle average of tags in use
system.l2.total_refs                           145496                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            42538                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3466591                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3462053                       # DTB hits
system.switch_cpus.dtb.data_misses               4538                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2343921                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2339392                       # DTB read hits
system.switch_cpus.dtb.read_misses               4529                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1122670                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1122661                       # DTB write hits
system.switch_cpus.dtb.write_misses                 9                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10004545                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10004539                       # ITB hits
system.switch_cpus.itb.fetch_misses                 6                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 31174120                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4468027                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1689830                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1771267                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        51239                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1777882                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1793369                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           7528                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       749135                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       221220                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11854476                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.846771                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.872281                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8932024     75.35%     75.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       736088      6.21%     81.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       572659      4.83%     86.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       483217      4.08%     90.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       392500      3.31%     93.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        85917      0.72%     94.50% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        78335      0.66%     95.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       352516      2.97%     98.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       221220      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11854476                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10038024                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2943885                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4240268                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        51132                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10038024                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      6846452                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.336293                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.336293                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      1026946                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          115                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         7582                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21864352                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7043662                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3728848                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1202779                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          448                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        55019                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4742625                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4553835                       # DTB hits
system.switch_cpus_1.dtb.data_misses           188790                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3542848                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3356645                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           186203                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1199777                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1197190                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2587                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1793369                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3155443                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7559965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42314                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             26772805                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        722089                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.134205                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3155462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1697358                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.003513                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     13057255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.050416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.198336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8652757     66.27%     66.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         580708      4.45%     70.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          47952      0.37%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          37298      0.29%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         467669      3.58%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          43361      0.33%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         538004      4.12%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         847254      6.49%     85.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1842252     14.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     13057255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                305678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1027302                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               73141                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.162485                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6029740                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1336425                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7674409                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14278749                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.812594                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6236180                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.068534                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14480889                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        61992                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        358925                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      4917568                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       107088                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1852387                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     17024278                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4693315                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       286220                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15534208                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents          813                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1202779                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         9541                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1027088                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1603                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        64173                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1973675                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       556000                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        64173                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         4878                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        57114                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.748339                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.748339                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      7809534     49.36%     49.36% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         4017      0.03%     49.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     49.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       865372      5.47%     54.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         3374      0.02%     54.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt           81      0.00%     54.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1018438      6.44%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv          673      0.00%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4768165     30.14%     91.46% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1350776      8.54%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15820430                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        56664                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.003582                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu          770      1.36%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      1.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          112      0.20%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.56% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        42950     75.80%     77.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            9      0.02%     77.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     77.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        12153     21.45%     98.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          670      1.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     13057255                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.211620                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.847268                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7769864     59.51%     59.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1556754     11.92%     71.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       711420      5.45%     76.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1104901      8.46%     85.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       902578      6.91%     92.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       253987      1.95%     94.20% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       666602      5.11%     99.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        82918      0.64%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         8231      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     13057255                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.183904                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         16951137                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15820430                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      6872662                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         9900                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      3374542                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3155471                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3155443                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              28                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       984907                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       991939                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      4917568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1852387                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13362933                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       766467                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7039443                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        21306                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7135926                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       241005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4539                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     30258898                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     21383101                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     14843190                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3690197                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1202779                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       261885                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7803727                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       439215                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  5643                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
