---- NAME: Owen Bailey
---- COURSE AND SECTION: CE 1901 031
---- FILE: ORBCLA4.vhd
---- DESCRIPTION: Implementation of an N-bit-wide ripple carry adder/subtractor

-- include IEEE standard logic signal library
library ieee;
use ieee.std_logic_1164.all;

-- describe N-bit RCAS symbol
-- INPUT: A, B: N-bit-wide data
-- 		 SUB: subtraction flag
-- OUTPUT: S: sum
--         C: carry out/unsigned overflow
--			  OV: signed overflow
entity ORBRCASN is
	generic ( N : natural := 8);
	port(
		A : in std_logic_vector(N-1 downto 0);		-- operand 1
		B : in std_logic_vector(N-1 downto 0);		-- operand 2
		SUB : in std_logic;								-- subtracts when active
		S : out std_logic_vector(N-1 downto 0);	-- sum
		C : out std_logic; 								-- carry out/unsigned overflow
		OV : out std_logic								-- signed overflow
	);
end entity ORBRCASN;

-- structural implementation of RCASN using for/generate
architecture STRUCT of ALUN is
	-- full adder component
	component ORBFA is
	port(
		A: in std_logic;
		B: in std_logic;
		CIN: in std_logic;
		S: out std_logic; -- sum
		COUT: out std_logic -- carry out
	);
	end component ORBFA;
	
	-- carry bus
	signal CARRY : std_logic_vector(N-1 downto 0);
	
	begin
		-- first full adder
		fa0 : ORBFA port map(
									A => A(0),
									B => B(0) when (SUB = '0') else (not B(0)),
									CIN => SUB,
									S => S(0),
									COUT => CARRY(0)
									);
		
		-- subsequent full adders
		bitslice_fa : for I in 1 to N-1 generate
			faN: ORBFA port map(
									  A => A(I),
									  B => B(I) when (SUB = '0') else (not B(I)),
									  CIN => CARRY(I-1),
									  S => S(I),
									  COUT => CARRY(I)
									 );
		end generate bitslice_fa;
		
		C <= CARRY(N-1);
		OV <= CARRY(N-1) xor CARRY(N-2);
		
	end architecture STRUCT;
									
