<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r30049 - in haiku/trunk: headers/os/drivers/bus	headers/private/drivers src/add-ons/kernel/bus_managers/ata
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-April/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r30049%20-%20in%20haiku/trunk%3A%20headers/os/drivers/bus%0A%09headers/private/drivers%20src/add-ons/kernel/bus_managers/ata&In-Reply-To=%3C200904082354.n38Nsxpj013126%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="015620.html">
   <LINK REL="Next"  HREF="015622.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r30049 - in haiku/trunk: headers/os/drivers/bus	headers/private/drivers src/add-ons/kernel/bus_managers/ata</H1>
    <B>mmlr at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r30049%20-%20in%20haiku/trunk%3A%20headers/os/drivers/bus%0A%09headers/private/drivers%20src/add-ons/kernel/bus_managers/ata&In-Reply-To=%3C200904082354.n38Nsxpj013126%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r30049 - in haiku/trunk: headers/os/drivers/bus	headers/private/drivers src/add-ons/kernel/bus_managers/ata">mmlr at mail.berlios.de
       </A><BR>
    <I>Thu Apr  9 01:54:59 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="015620.html">[Haiku-commits] r30048 - haiku/trunk/src/kits/interface
</A></li>
        <LI>Next message: <A HREF="015622.html">[Haiku-commits] r30050 - in haiku/trunk/src/kits/opengl: . mesa	mesa/glapi
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#15621">[ date ]</a>
              <a href="thread.html#15621">[ thread ]</a>
              <a href="subject.html#15621">[ subject ]</a>
              <a href="author.html#15621">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: mmlr
Date: 2009-04-09 01:54:52 +0200 (Thu, 09 Apr 2009)
New Revision: 30049
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=30049&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=30049&amp;view=rev</A>

Added:
   haiku/trunk/headers/os/drivers/bus/ATA.h
   haiku/trunk/headers/private/drivers/ata_types.h
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAChannel.cpp
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATACommands.h
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATADevice.cpp
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAHelper.cpp
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAModule.cpp
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAPIDevice.cpp
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAPrivate.h
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATARequest.cpp
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATATracing.h
   haiku/trunk/src/add-ons/kernel/bus_managers/ata/ata_device_infoblock.h
Log:
* Work in progress commit of a reworked ATA bus_manager. It's now object based,
  but doesn't really do anything more than before.
* It also replaces everything IDE with ATA counterparts and cleans up a lot
  of the definitions.
* Cleaning up the old ATA bus_manager as well as some license headers missing.


Added: haiku/trunk/headers/os/drivers/bus/ATA.h
===================================================================
--- haiku/trunk/headers/os/drivers/bus/ATA.h	2009-04-08 22:50:35 UTC (rev 30048)
+++ haiku/trunk/headers/os/drivers/bus/ATA.h	2009-04-08 23:54:52 UTC (rev 30049)
@@ -0,0 +1,70 @@
+/*
+ * Copyright 2002/03, Thomas Kurschel. All rights reserved.
+ * Distributed under the terms of the MIT License.
+ */
+#ifndef __ATA_H__
+#define __ATA_H__
+
+#include &lt;device_manager.h&gt;
+#include &lt;KernelExport.h&gt;
+
+// Controller Driver Node
+
+// attributes:
+
+// node type
+#define ATA_BUS_TYPE_NAME &quot;bus/ide/v1&quot;
+// maximum number of devices connected to controller (uint8, optional, default:2)
+#define ATA_CONTROLLER_MAX_DEVICES_ITEM &quot;ide/max_devices&quot;
+// set to not-0 if DMA is supported (uint8, optional, default:0)
+#define ATA_CONTROLLER_CAN_DMA_ITEM &quot;ide/can_dma&quot;
+// name of controller (string, required)
+#define ATA_CONTROLLER_CONTROLLER_NAME_ITEM &quot;ide/controller_name&quot;
+
+union ata_task_file;
+typedef unsigned int ata_reg_mask;
+
+// channel cookie, issued by ata bus manager
+typedef void *ata_channel;
+
+// interface of controller driver
+typedef struct {
+	driver_module_info info;
+
+	void (*set_channel)(void *cookie, ata_channel channel);
+
+	status_t (*write_command_block_regs)(void *channelCookie,
+		union ata_task_file *file, ata_reg_mask mask);
+	status_t (*read_command_block_regs)(void *channelCookie,
+		union ata_task_file *file, ata_reg_mask mask);
+
+	uint8 (*get_altstatus)(void *channelCookie);
+	status_t (*write_device_control)(void *channelCookie, uint8 val);
+
+	status_t (*write_pio)(void *channelCookie, uint16 *data, int count,
+		bool force16Bit);
+	status_t (*read_pio)(void *channelCookie, uint16 *data, int count,
+		bool force16Bit);
+
+	status_t (*prepare_dma)(void *channelCookie, const physical_entry *sg_list,
+		size_t sg_list_count, bool write);
+	status_t (*start_dma)(void *channelCookie);
+	status_t (*finish_dma)(void *channelCookie);
+} ata_controller_interface;
+
+
+// Interface for Controller Driver
+
+// interface of bus manager as seen from controller driver
+// use this interface as the fixed consumer of your controller driver
+typedef struct {
+	driver_module_info info;
+
+	// status - status read from controller (_not_ alt_status, as reading
+	//          normal status acknowledges IRQ request of device)
+	status_t	(*interrupt_handler)(ata_channel channel, uint8 status);
+} ata_for_controller_interface;
+
+#define ATA_FOR_CONTROLLER_MODULE_NAME &quot;bus_managers/ide/controller/driver_v1&quot;
+
+#endif	/* __ATA_H__ */

Added: haiku/trunk/headers/private/drivers/ata_types.h
===================================================================
--- haiku/trunk/headers/private/drivers/ata_types.h	2009-04-08 22:50:35 UTC (rev 30048)
+++ haiku/trunk/headers/private/drivers/ata_types.h	2009-04-08 23:54:52 UTC (rev 30049)
@@ -0,0 +1,284 @@
+/*
+ * Copyright 2002/03, Thomas Kurschel. All rights reserved.
+ * Distributed under the terms of the MIT License.
+ */
+#ifndef __ATA_TYPES_H__
+#define __ATA_TYPES_H__
+
+#include &lt;iovec.h&gt;
+#include &lt;lendian_bitfield.h&gt;
+
+// ATA task file.
+// contains the command block interpreted under different conditions with
+// first byte being first command register, second byte second command register
+// etc.; for lba48, registers must be written twice, therefore there
+// are twice as many bytes as registers - the first eight bytes are those
+// that must be written first, the second eight bytes are those that
+// must be written second.
+union ata_task_file {
+	struct {
+		uint8	features;
+		uint8	sector_count;
+		uint8	sector_number;
+		uint8	cylinder_0_7;
+		uint8	cylinder_8_15;
+		LBITFIELD8_3(
+			head				: 4,
+			device				: 1,
+			mode				: 3
+		);
+		uint8	command;
+	} chs;
+	struct {
+		uint8	features;
+		uint8	sector_count;
+		uint8	lba_0_7;
+		uint8	lba_8_15;
+		uint8	lba_16_23;
+		LBITFIELD8_3(
+			lba_24_27			: 4,
+			device				: 1,
+			mode				: 3
+		);
+		uint8	command;
+	} lba;
+	struct {
+		LBITFIELD8_3(
+			dma					: 1,
+			ovl					: 1,
+			_0_res2				: 6
+		);
+		LBITFIELD8_2(
+			_1_res0				: 3,
+			tag					: 5
+		);
+		uint8	_2_res;
+		uint8	byte_count_0_7;
+		uint8	byte_count_8_15;
+		LBITFIELD8_6(
+			lun					: 3,
+			_5_res3				: 1,
+			device				: 1,
+			_5_one5				: 1,
+			_5_res6				: 1,
+			_5_one7				: 1
+		);
+		uint8	command;
+	} packet;
+	struct {
+		LBITFIELD8_5(
+			ili					: 1,
+			eom					: 1,
+			abrt				: 1,
+			_0_res3				: 1,
+			sense_key			: 4
+		);
+		LBITFIELD8_4(
+			cmd_or_data			: 1,	// 1 - cmd, 0 - data
+			input_or_output	 	: 1,	// 0 - input (to device), 1 - output
+			release				: 1,
+			tag					: 5
+		);
+		uint8	_2_res;
+		uint8	byte_count_0_7;
+		uint8	byte_count_8_15;
+		LBITFIELD8_5(
+			_4_res0				: 4,
+			device				: 1,
+			_4_obs5				: 1,
+			_4_res6				: 1,
+			_4_obs7				: 1
+		);
+		LBITFIELD8_7(
+			chk					: 1,
+			_7_res1 			: 2,
+			drq					: 1,
+			serv				: 1,
+			dmrd				: 1,
+			drdy				: 1,
+			bsy					: 1
+		);
+	} packet_res;
+	struct {
+		uint8	sector_count;
+		LBITFIELD8_4(					// only &lt;tag&gt; is defined for write
+			cmd_or_data			: 1,	// 1 - cmd, 0 - data
+			input_or_output		: 1,	// 0 - input (to device), 1 - output
+			release				: 1,
+			tag					: 5
+		);
+		uint8	lba_0_7;
+		uint8	lba_8_15;
+		uint8	lba_16_23;
+		LBITFIELD8_3(
+			lba_24_27			: 4,
+			device				: 1,
+			mode				: 3
+		);
+		uint8	command;
+	} queued;
+	struct {
+		// low order bytes
+		uint8	features;
+		uint8	sector_count_0_7;
+		uint8	lba_0_7;
+		uint8	lba_8_15;
+		uint8	lba_16_23;
+		LBITFIELD8_3(
+			_5low_res0			: 4,
+			device				: 1,
+			mode				: 3
+		);
+		uint8	command;
+
+		// high order bytes
+		uint8	_0high_res;
+		uint8	sector_count_8_15;
+		uint8	lba_24_31;
+		uint8	lba_32_39;
+		uint8	lba_40_47;
+	} lba48;
+	struct {
+		// low order bytes
+		uint8	sector_count_0_7;
+		LBITFIELD8_4(
+			cmd_or_data			: 1,	// 1 - cmd, 0 - data
+			input_or_output	 	: 1,	// 0 - input (to device), 1 - output
+			release				: 1,
+			tag					: 5
+		);
+		uint8	lba_0_7;
+		uint8	lba_8_15;
+		uint8	lba_16_23;
+		LBITFIELD8_3(
+			_5low_res0			: 4,
+			device				: 1,
+			mode				: 3
+		);
+		uint8	command;
+
+		// high order bytes
+		uint8	sector_count_8_15;
+		uint8	_1high_res;
+		uint8	lba_24_31;
+		uint8	lba_32_39;
+		uint8	lba_40_47;
+	} queued48;
+	struct {
+		uint8	r[7+5];
+	} raw;
+	struct {
+		uint8	features;
+		uint8	sector_count;
+		uint8	sector_number;
+		uint8	cylinder_low;
+		uint8	cylinder_high;
+		uint8	device_head;
+		uint8	command;
+	} write;
+	struct {
+		uint8	error;
+		uint8	sector_count;
+		uint8	sector_number;
+		uint8	cylinder_low;
+		uint8	cylinder_high;
+		uint8	device_head;
+		uint8	status;
+	} read;
+};
+
+typedef union ata_task_file ata_task_file;
+
+// content of &quot;mode&quot; field
+enum {
+	ATA_MODE_CHS = 5,
+	ATA_MODE_LBA = 7
+};
+
+// mask for ata_task_file fields to be written
+enum {
+	ATA_MASK_FEATURES	 				= 0x01,
+	ATA_MASK_SECTOR_COUNT				= 0x02,
+
+	// CHS
+	ATA_MASK_SECTOR_NUMBER				= 0x04,
+	ATA_MASK_CYLINDER_LOW				= 0x08,
+	ATA_MASK_CYLINDER_HIGH				= 0x10,
+
+	// LBA
+	ATA_MASK_LBA_LOW					= 0x04,
+	ATA_MASK_LBA_MID					= 0x08,
+	ATA_MASK_LBA_HIGH					= 0x10,
+
+	// packet
+	ATA_MASK_BYTE_COUNT					= 0x18,
+	
+	// packet and dma queued result
+	ATA_MASK_ERROR						= 0x01,
+	ATA_MASK_IREASON					= 0x02,
+
+	ATA_MASK_DEVICE_HEAD				= 0x20,
+	ATA_MASK_COMMAND					= 0x40,
+	
+	ATA_MASK_STATUS						= 0x40,
+
+	// for 48 bits, the following flags tell which registers to load twice
+	ATA_MASK_FEATURES_48				= 0x80 | ATA_MASK_FEATURES,
+	ATA_MASK_SECTOR_COUNT_48			= 0x100 | ATA_MASK_SECTOR_COUNT,
+	ATA_MASK_LBA_LOW_48					= 0x200 | ATA_MASK_LBA_LOW,
+	ATA_MASK_LBA_MID_48					= 0x400 | ATA_MASK_LBA_MID,
+	ATA_MASK_LBA_HIGH_48				= 0x800 | ATA_MASK_LBA_HIGH,
+	
+	ATA_MASK_HOB						= 0xf80
+};
+
+// status register
+enum {
+	ATA_STATUS_ERROR					= 0x01,		// error
+	ATA_STATUS_INDEX					= 0x02,		// obsolete
+	ATA_STATUS_CORR						= 0x04,		// obsolete
+	ATA_STATUS_DATA_REQUEST				= 0x08,		// data request
+	ATA_STATUS_DSC						= 0x10,		// reserved
+	ATA_STATUS_SERVICE					= 0x10,		// ready to service device
+	ATA_STATUS_DWF						= 0x20,		// reserved
+	ATA_STATUS_DMA						= 0x20,		// reserved
+	ATA_STATUS_DMA_READY				= 0x20,		// packet: DMA ready
+	ATA_STATUS_DISK_FAILURE				= 0x20,		// packet: disk failure
+	ATA_STATUS_DEVICE_READY				= 0x40,		// device ready
+	ATA_STATUS_BUSY						= 0x80		// busy
+};
+
+// device control register
+enum {
+												// bit 0 must be zero
+	ATA_DEVICE_CONTROL_DISABLE_INTS		= 0x02,	// disable INTRQ
+	ATA_DEVICE_CONTROL_SOFT_RESET		= 0x04,	// software device reset
+	ATA_DEVICE_CONTROL_BIT3				= 0x08,	// don't know, but must be set
+												// bits inbetween are reserved
+	ATA_DEVICE_CONTROL_HIGH_ORDER_BYTE	= 0x80	// read high order byte
+												// (for 48-bit lba)
+};
+
+// error register - most bits are command specific
+enum {
+	// always used
+	ATA_ERROR_ABORTED					= 0x04,		// command aborted
+
+	// used for Ultra DMA modes
+	ATA_ERROR_INTERFACE_CRC				= 0x80,		// interface CRC error
+
+	// used by reading data transfers
+	ATA_ERROR_UNCORRECTABLE				= 0x40,		// uncorrectable data error
+	// used by writing data transfers
+	ATA_ERROR_WRITE_PROTECTED			= 0x40,		// media write protect
+
+	// used by all data transfer commands
+	ATA_ERROR_MEDIUM_CHANGED			= 0x20,		// medium changed
+	ATA_ERROR_INVALID_ADDRESS			= 0x10,		// invalid CHS address
+	ATA_ERROR_MEDIA_CHANGE_REQUESTED	= 0x08,		// media change requested
+	ATA_ERROR_NO_MEDIA					= 0x02,		// no media
+};
+
+typedef struct ata_channel_info *ata_channel_cookie;
+
+#endif	/* __ATA_TYPES_H__ */

Added: haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAChannel.cpp
===================================================================
--- haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAChannel.cpp	2009-04-08 22:50:35 UTC (rev 30048)
+++ haiku/trunk/src/add-ons/kernel/bus_managers/ata/ATAChannel.cpp	2009-04-08 23:54:52 UTC (rev 30049)
@@ -0,0 +1,888 @@
+#include &quot;ATAPrivate.h&quot;
+
+ATAChannel::ATAChannel(device_node *node)
+	:	fNode(node),
+		fChannelID(0),
+		fController(NULL),
+		fCookie(NULL),
+		fStatus(B_NO_INIT),
+		fSCSIBus(NULL),
+		fDeviceCount(0),
+		fDevices(NULL),
+		fUseDMA(false),
+		fRequest(NULL)
+{
+	mutex_init(&amp;fLock, &quot;ata channel&quot;);
+
+	if (fUseDMA) {
+		void *settings = load_driver_settings(B_SAFEMODE_DRIVER_SETTINGS);
+		if (settings != NULL) {
+			if (get_driver_boolean_parameter(settings,
+				B_SAFEMODE_DISABLE_IDE_DMA, false, false)) {
+				TRACE(&quot;disabling dma because of safemode setting\n&quot;);
+				fUseDMA = false;
+			}
+
+			unload_driver_settings(settings);
+		}
+	}
+
+	if (fUseDMA) {
+		uint8 canDMA;
+		if (gDeviceManager-&gt;get_attr_uint8(node, ATA_CONTROLLER_CAN_DMA_ITEM,
+			&amp;canDMA, true) != B_OK || canDMA == 0) {
+			fUseDMA = false;
+		}
+	}
+
+	fRequest = new(std::nothrow) ATARequest();
+	if (fRequest == NULL) {
+		fStatus = B_NO_MEMORY;
+		return;
+	}
+
+	uint8 maxDevices = 2;
+	if (gDeviceManager-&gt;get_attr_uint8(node, ATA_CONTROLLER_MAX_DEVICES_ITEM,
+		&amp;maxDevices, true) != B_OK) {
+		maxDevices = 2;
+	}
+
+	fDeviceCount = MIN(maxDevices, 2);
+	fDevices = new(std::nothrow) ATADevice *[fDeviceCount];
+	if (fDevices == NULL) {
+		fStatus = B_NO_MEMORY;
+		return;
+	}
+
+	for (uint8 i = 0; i &lt; fDeviceCount; i++)
+		fDevices[i] = NULL;
+
+
+	gDeviceManager-&gt;get_attr_uint32(node, ATA_CHANNEL_ID_ITEM, &amp;fChannelID,
+		true);
+	snprintf(fDebugContext, sizeof(fDebugContext), &quot; %lu&quot;, fChannelID);
+
+	device_node *parent = gDeviceManager-&gt;get_parent_node(node);
+	fStatus = gDeviceManager-&gt;get_driver(parent,
+		(driver_module_info **)&amp;fController, &amp;fCookie);
+	gDeviceManager-&gt;put_node(parent);
+}
+
+
+ATAChannel::~ATAChannel()
+{
+	mutex_lock(&amp;fLock);
+
+	if (fDevices) {
+		for (uint8 i = 0; i &lt; fDeviceCount; i++)
+			delete fDevices[i];
+		delete [] fDevices;
+	}
+
+	delete fRequest;
+	mutex_destroy(&amp;fLock);
+}
+
+
+status_t
+ATAChannel::InitCheck()
+{
+	return fStatus;
+}
+
+
+void
+ATAChannel::SetBus(scsi_bus bus)
+{
+	fSCSIBus = bus;
+}
+
+
+status_t
+ATAChannel::ScanBus()
+{
+	bool devicePresent[fDeviceCount];
+	uint32 deviceSignature[fDeviceCount];
+	status_t result = Reset(devicePresent, deviceSignature);
+	if (result != B_OK) {
+		TRACE_ERROR(&quot;resetting the channel failed\n&quot;);
+		return result;
+	}
+
+	for (uint8 i = 0; i &lt; fDeviceCount; i++) {
+		if (!devicePresent[i])
+			continue;
+
+		ATADevice *device = NULL;
+		if (deviceSignature[i] == ATA_SIGNATURE_ATAPI)
+			device = new(std::nothrow) ATAPIDevice(this, i);
+		else
+			device = new(std::nothrow) ATADevice(this, i);
+
+		if (device == NULL)
+			return B_NO_MEMORY;
+
+		TRACE(&quot;trying ATA%s device %u\n&quot;, device-&gt;IsATAPI() ? &quot;PI&quot; : &quot;&quot;, i);
+
+		bool identified = device-&gt;Identify() == B_OK;
+		if (!identified &amp;&amp; !device-&gt;IsATAPI()) {
+			// retry as atapi
+			delete device;
+			device = new(std::nothrow) ATAPIDevice(this, i);
+			if (device == NULL)
+				return B_NO_MEMORY;
+
+			identified = device-&gt;Identify() == B_OK;
+		}
+
+		if (!identified) {
+			delete device;
+			continue;
+		}
+
+		TRACE_ALWAYS(&quot;identified ATA%s device %u\n&quot;, device-&gt;IsATAPI()
+			? &quot;PI&quot; : &quot;&quot;, i);
+
+		if (device-&gt;Configure() != B_OK) {
+			TRACE_ERROR(&quot;failed to configure device\n&quot;);
+			delete device;
+			continue;
+		}
+
+		fDevices[i] = device;
+	}
+
+	return B_OK;
+}
+
+
+void
+ATAChannel::PathInquiry(scsi_path_inquiry *info)
+{
+	info-&gt;hba_inquiry = SCSI_PI_TAG_ABLE | SCSI_PI_WIDE_16;
+	info-&gt;hba_misc = 0;
+	info-&gt;sim_priv = 0;
+	info-&gt;initiator_id = 2;
+	info-&gt;hba_queue_size = 1;
+	memset(info-&gt;vuhba_flags, 0, sizeof(info-&gt;vuhba_flags));
+
+	strlcpy(info-&gt;sim_vid, &quot;Haiku&quot;, SCSI_SIM_ID);
+
+	const char *controllerName = NULL;
+	if (gDeviceManager-&gt;get_attr_string(fNode,
+		SCSI_DESCRIPTION_CONTROLLER_NAME, &amp;controllerName, true) == B_OK)
+		strlcpy(info-&gt;hba_vid, controllerName, SCSI_HBA_ID);
+	else
+		strlcpy(info-&gt;hba_vid, &quot;unknown&quot;, SCSI_HBA_ID);
+
+	strlcpy(info-&gt;sim_version, &quot;1.0&quot;, SCSI_VERS);
+	strlcpy(info-&gt;hba_version, &quot;1.0&quot;, SCSI_VERS);
+	strlcpy(info-&gt;controller_family, &quot;ATA&quot;, SCSI_FAM_ID);
+	strlcpy(info-&gt;controller_type, &quot;ATA&quot;, SCSI_TYPE_ID);
+}
+
+
+void
+ATAChannel::GetRestrictions(uint8 targetID, bool *isATAPI, bool *noAutoSense,
+	uint32 *maxBlocks)
+{
+	// we always indicate ATAPI so we have to emulate fewer commands
+	*isATAPI = true;
+	*noAutoSense = false;
+
+	if (targetID &lt; fDeviceCount &amp;&amp; fDevices[targetID] != NULL
+		&amp;&amp; fDevices[targetID]-&gt;IsATAPI()) {
+		*noAutoSense = true;
+	}
+
+	*maxBlocks = 255;
+}
+
+
+status_t
+ATAChannel::ExecuteIO(scsi_ccb *ccb)
+{
+	TRACE_FUNCTION(&quot;%p\n&quot;, ccb);
+	if (mutex_trylock(&amp;fLock) != B_OK)
+		return B_BUSY;
+
+	MutexLocker _(&amp;fLock, true);
+
+	fRequest-&gt;SetCCB(ccb);
+	if (ccb-&gt;cdb[0] == SCSI_OP_REQUEST_SENSE) {
+		fRequest-&gt;RequestSense();
+		fRequest-&gt;Finish(false);
+		return B_OK;
+	}
+
+	if (ccb-&gt;target_id &gt;= fDeviceCount) {
+		TRACE_ERROR(&quot;invalid target device\n&quot;);
+		fRequest-&gt;SetStatus(SCSI_SEL_TIMEOUT);
+		fRequest-&gt;Finish(false);
+		return B_BAD_INDEX;
+	}
+
+	ATADevice *device = fDevices[ccb-&gt;target_id];
+	if (device == NULL) {
+		TRACE_ERROR(&quot;target device not present\n&quot;);
+		fRequest-&gt;SetStatus(SCSI_SEL_TIMEOUT);
+		fRequest-&gt;Finish(false);
+		return B_BAD_INDEX;
+	}
+
+	fRequest-&gt;SetTimeout(ccb-&gt;timeout &gt; 0 ? ccb-&gt;timeout * 1000 * 1000
+		: ATA_STANDARD_TIMEOUT);
+
+	status_t result = device-&gt;ExecuteIO(fRequest);
+	fRequest-&gt;Finish(false);
+	return result;
+}
+
+
+status_t
+ATAChannel::SelectDevice(uint8 device)
+{
+	TRACE_FUNCTION(&quot;device: %u\n&quot;, device);
+
+	if (device &gt; 1)
+		return B_BAD_INDEX;
+
+	ata_task_file taskFile;
+	taskFile.chs.head = 0;
+	taskFile.chs.mode = ATA_MODE_LBA;
+	taskFile.chs.device = device;
+
+	_WriteRegs(&amp;taskFile, ATA_MASK_DEVICE_HEAD);
+	_FlushAndWait(1);
+
+#if KDEBUG &gt; 0
+	// for debugging only
+	_ReadRegs(&amp;taskFile, ATA_MASK_DEVICE_HEAD);
+	if (taskFile.chs.device != device) {
+		TRACE_ERROR(&quot;device %d not selected! head 0x%x, mode 0x%x, device %d\n&quot;,
+			device, taskFile.chs.head, taskFile.chs.mode, taskFile.chs.device);
+		return B_ERROR;
+	}
+#endif
+
+	return B_OK;
+}
+
+
+bool
+ATAChannel::IsDevicePresent(uint8 device)
+{
+	if (SelectDevice(device) != B_OK)
+		return false;
+
+	ata_task_file taskFile;
+	taskFile.chs.device = device;
+	taskFile.chs.mode = ATA_MODE_LBA;
+	taskFile.chs.command = ATA_COMMAND_NOP;
+	_WriteRegs(&amp;taskFile, ATA_MASK_DEVICE_HEAD);
+
+	_FlushAndWait(10);
+
+	_ReadRegs(&amp;taskFile, ATA_MASK_STATUS | ATA_MASK_ERROR);
+	TRACE(&quot;status: 0x%02x; error: 0x%02x\n&quot;, taskFile.read.status,
+		taskFile.read.error);
+	return (taskFile.read.status &amp; 0xf8) != 0xf8
+		&amp;&amp; taskFile.read.status != 0xa5;
+}
+
+
+status_t
+ATAChannel::Reset(bool *presence, uint32 *signatures)
+{
+	TRACE_FUNCTION(&quot;%p, %p\n&quot;, presence, signatures);
+
+	bool devicePresent[fDeviceCount];
+	for (uint8 i = 0; i &lt; fDeviceCount; i++) {
+		devicePresent[i] = IsDevicePresent(i);
+		TRACE(&quot;device %d: %s present\n&quot;, i, devicePresent[i] ? &quot;might be&quot; : &quot;is not&quot;);
+	}
+
+	SelectDevice(0);
+
+	// disable interrupts and assert SRST for at least 5 usec
+	if (_WriteControl(ATA_DEVICE_CONTROL_DISABLE_INTS
+		| ATA_DEVICE_CONTROL_SOFT_RESET) != B_OK) {
+		TRACE_ERROR(&quot;failed to set reset signaling\n&quot;);
+		return B_ERROR;
+	}
+
+	_FlushAndWait(20);
+
+	// clear reset and wait for at least 2 ms (wait 150ms like everyone else)
+	if (_WriteControl(ATA_DEVICE_CONTROL_DISABLE_INTS) != B_OK) {
+		TRACE_ERROR(&quot;failed to clear reset signaling\n&quot;);
+		return B_ERROR;
+	}
+
+	_FlushAndWait(150 * 1000);
+
+	for (uint8 i = 0; i &lt; fDeviceCount; i++) {
+		if (presence != NULL)
+			presence[i] = devicePresent[i];
+
+		if (!devicePresent[i])
+			continue;
+
+		SelectDevice(i);
+
+		// wait up to 31 seconds for busy to clear
+		if (Wait(0, ATA_STATUS_BUSY, 0, 31 * 1000 * 1000) != B_OK) {
+			TRACE_ERROR(&quot;reset timeout\n&quot;);
+			return B_TIMED_OUT;
+		}
+
+		ata_task_file taskFile;
+		if (_ReadRegs(&amp;taskFile, ATA_MASK_SECTOR_COUNT | ATA_MASK_LBA_LOW
+			| ATA_MASK_LBA_MID | ATA_MASK_LBA_HIGH | ATA_MASK_ERROR) != B_OK) {
+			TRACE_ERROR(&quot;reading status failed\n&quot;);
+			return B_ERROR;
+		}
+
+		if (taskFile.read.error != 0x01
+			&amp;&amp; (i &gt; 0 || taskFile.read.error != 0x81)) {
+			TRACE_ERROR(&quot;device %d failed, error code is 0x%02x\n&quot;, i,
+				taskFile.read.error);
+		}
+
+		if (i == 0 &amp;&amp; taskFile.read.error &gt;= 0x80) {
+			TRACE_ERROR(&quot;device %d indicates that other device failed&quot;
+				&quot; with code 0x%02x\n&quot;, i, taskFile.read.error);
+		}
+
+		if (signatures != NULL) {
+			signatures[i] = taskFile.lba.sector_count
+				| (((uint32)taskFile.lba.lba_0_7) &lt;&lt; 8)
+				| (((uint32)taskFile.lba.lba_8_15) &lt;&lt; 16)
+				| (((uint32)taskFile.lba.lba_16_23) &lt;&lt; 24);
+		}
+	}
+
+	return B_OK;
+}
+
+
+status_t
+ATAChannel::Wait(uint8 setBits, uint8 clearedBits, uint32 flags,
+	bigtime_t timeout)
+{
+	bigtime_t startTime = system_time();
+	_FlushAndWait(1);
+
+	while (true) {
+		uint8 status = _AltStatus();
+		if ((flags &amp; ATA_CHECK_ERROR_BIT) != 0
+			&amp;&amp; (status &amp; ATA_STATUS_ERROR) != 0)
+			return B_ERROR;
+
+		if ((status &amp; setBits) == setBits &amp;&amp; (status &amp; clearedBits) == 0)
+			return B_OK;
+
+		bigtime_t elapsedTime = system_time() - startTime;
+		//TRACE(&quot;wait status after %lld: %u\n&quot;, elapsedTime, status);
+		if (elapsedTime &gt; timeout)
+			return B_TIMED_OUT;
+
+		// The device may be ready almost immediatelly. If it isn't,
+		// poll often during the first 20ms, otherwise poll lazyly.
+		if (elapsedTime &lt; 500)
+			spin(1);
+		else if (elapsedTime &lt; 20000)
+			snooze(1000);
+		else
+			snooze(50000);
+	}
+
+	return B_ERROR;
+}
+
+
+status_t
+ATAChannel::WaitDataRequest(bool high)
+{
+	return Wait(high ? ATA_STATUS_DATA_REQUEST : 0,
+		high ? 0 : ATA_STATUS_DATA_REQUEST,
+		ATA_CHECK_ERROR_BIT, (high ? 10 : 1) * 1000 * 1000);
+}
+
+
+status_t
+ATAChannel::WaitDeviceReady()
+{
+	return Wait(ATA_STATUS_DEVICE_READY, 0, 0, 5 * 1000 * 1000);
+}
+
+
+status_t
+ATAChannel::WaitForIdle()
+{
+	return Wait(0, ATA_STATUS_BUSY | ATA_STATUS_DATA_REQUEST, 0, 20 * 1000);
+}
+
+
+status_t
+ATAChannel::SendRequest(ATARequest *request, uint32 flags)
+{
+	ATADevice *device = request-&gt;Device();
+	if (device-&gt;Select() != B_OK || WaitForIdle() != B_OK) {
+		// resetting the device here will discard current configuration,
+		// it's better when the SCSI bus manager requests an external reset.
+		TRACE_ERROR(&quot;device selection timeout\n&quot;);
+		request-&gt;SetStatus(SCSI_SEL_TIMEOUT);
+		return B_TIMED_OUT;
+	}
+
+	if ((flags &amp; ATA_DEVICE_READY_REQUIRED) != 0
+		&amp;&amp; (_AltStatus() &amp; ATA_STATUS_DEVICE_READY) == 0) {
+		TRACE_ERROR(&quot;device ready not set\n&quot;);
+		request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+		return B_ERROR;
+	}
+
+	if (_WriteRegs(device-&gt;TaskFile(), device-&gt;RegisterMask()
+		| ATA_MASK_COMMAND) != B_OK) {
+		TRACE_ERROR(&quot;can't write command\n&quot;);
+		request-&gt;SetStatus(SCSI_HBA_ERR);
+		return B_ERROR;
+	}
+
+	return B_OK;
+}
+
+
+status_t
+ATAChannel::FinishRequest(ATARequest *request, uint32 flags, uint8 errorMask)
+{
+	if (flags &amp; ATA_WAIT_FINISH) {
+		// wait for the device to finish current command (device no longer busy)
+		status_t result = Wait(0, ATA_STATUS_BUSY, 0, request-&gt;Timeout());
+		if (result != B_OK) {
+			TRACE_ERROR(&quot;timeout\n&quot;);
+			request-&gt;SetStatus(SCSI_CMD_TIMEOUT);
+			return result;
+		}
+	}
+
+	ata_task_file *taskFile = request-&gt;Device()-&gt;TaskFile();
+
+	// read status, this also acknowledges pending interrupts
+	status_t result = _ReadRegs(taskFile, ATA_MASK_STATUS | ATA_MASK_ERROR);
+	if (result != B_OK) {
+		TRACE(&quot;reading status failed\n&quot;);
+		request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+		return result;
+	}
+
+	if (taskFile-&gt;read.status &amp; ATA_STATUS_BUSY) {
+		TRACE(&quot;command failed, device still busy\n&quot;);
+		request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+		return B_ERROR;
+	}
+
+	if ((flags &amp; ATA_DEVICE_READY_REQUIRED)
+		&amp;&amp; (taskFile-&gt;read.status &amp; ATA_STATUS_DEVICE_READY) == 0) {
+		TRACE(&quot;command failed, device ready required but not set\n&quot;);
+		request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+		return B_ERROR;
+	}
+
+	if ((taskFile-&gt;read.status &amp; ATA_STATUS_ERROR) == 0)
+		return B_OK;
+
+	request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+	TRACE_ERROR(&quot;command failed, error bit is set\n&quot;);
+	uint8 error = taskFile-&gt;read.error &amp; errorMask;
+	if (error &amp; ATA_ERROR_INTERFACE_CRC) {
+		TRACE_ERROR(&quot;interface crc error\n&quot;);
+		request-&gt;SetSense(SCSIS_KEY_HARDWARE_ERROR, SCSIS_ASC_LUN_COM_CRC);
+		return B_ERROR;
+	}
+
+	if (flags &amp; ATA_IS_WRITE) {
+		if (error &amp; ATA_ERROR_WRITE_PROTECTED) {
+			request-&gt;SetSense(SCSIS_KEY_DATA_PROTECT, SCSIS_ASC_WRITE_PROTECTED);
+			return B_ERROR;
+		}
+	} else {
+		if (error &amp; ATA_ERROR_UNCORRECTABLE) {
+			request-&gt;SetSense(SCSIS_KEY_MEDIUM_ERROR, SCSIS_ASC_UNREC_READ_ERR);
+			return B_ERROR;
+		}
+	}
+
+	if (error &amp; ATA_ERROR_MEDIUM_CHANGED) {
+		request-&gt;SetSense(SCSIS_KEY_UNIT_ATTENTION, SCSIS_ASC_MEDIUM_CHANGED);
+		return B_ERROR;
+	}
+
+	if (error &amp; ATA_ERROR_INVALID_ADDRESS) {
+		// XXX strange error code, don't really know what it means
+		request-&gt;SetSense(SCSIS_KEY_MEDIUM_ERROR, SCSIS_ASC_RANDOM_POS_ERROR);
+		return B_ERROR;
+	}
+
+	if (error &amp; ATA_ERROR_MEDIA_CHANGE_REQUESTED) {
+		request-&gt;SetSense(SCSIS_KEY_UNIT_ATTENTION, SCSIS_ASC_REMOVAL_REQUESTED);
+		return B_ERROR;
+	}
+
+	if (error &amp; ATA_ERROR_NO_MEDIA) {
+		request-&gt;SetSense(SCSIS_KEY_MEDIUM_ERROR, SCSIS_ASC_NO_MEDIUM);
+		return B_ERROR;
+	}
+
+	if (error &amp; ATA_ERROR_ABORTED) {
+		request-&gt;SetSense(SCSIS_KEY_ABORTED_COMMAND, SCSIS_ASC_NO_SENSE);
+		return B_ERROR;
+	}
+
+	// either there was no error bit set or it was masked out
+	request-&gt;SetSense(SCSIS_KEY_HARDWARE_ERROR, SCSIS_ASC_INTERNAL_FAILURE);
+	return B_ERROR;
+}
+
+
+status_t
+ATAChannel::ExecuteDMATransfer(ATARequest *request)
+{
+	TRACE_ERROR(&quot;dma transfers unimplemented\n&quot;);
+	request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+	return B_ERROR;
+}
+
+
+status_t
+ATAChannel::ExecutePIOTransfer(ATARequest *request)
+{
+	bigtime_t timeout = request-&gt;Timeout();
+	status_t result = B_OK;
+	uint32 *blocksLeft = request-&gt;BlocksLeft();
+	while (*blocksLeft &gt; 0) {
+		if (Wait(ATA_STATUS_DATA_REQUEST, ATA_STATUS_BUSY, 0, timeout) != B_OK) {
+			TRACE_ERROR(&quot;timeout waiting for device to request data\n&quot;);
+			result = B_TIMED_OUT;
+			break;
+		}
+
+		if (request-&gt;IsWrite()) {
+			result = _WritePIOBlock(request, 512);
+			if (result != B_OK) {
+				TRACE_ERROR(&quot;failed to write pio block\n&quot;);
+				break;
+			}
+		} else {
+			result = _ReadPIOBlock(request, 512);
+			if (result != B_OK) {
+				TRACE_ERROR(&quot;failed to read pio block\n&quot;);
+				break;
+			}
+		}
+
+		(*blocksLeft)--;
+
+		// wait 1 pio cycle
+		if (*blocksLeft &gt; 0)
+			_AltStatus();
+	}
+
+	if (result == B_OK &amp;&amp; WaitDataRequest(false) != B_OK) {
+		TRACE_ERROR(&quot;device still expects data transfer\n&quot;);
+		result = B_ERROR;
+	}
+
+	if (result == B_OK) {
+		result = FinishRequest(request, ATA_WAIT_FINISH
+			| ATA_DEVICE_READY_REQUIRED, ATA_ERROR_ABORTED);
+	}
+
+	if (result != B_OK)
+		request-&gt;SetStatus(SCSI_SEQUENCE_FAIL);
+
+	return result;
+}
+
+
+status_t
+ATAChannel::ReadPIO(uint8 *buffer, size_t length)
+{
+	return fController-&gt;read_pio(fCookie, (uint16 *)buffer,
+		length / sizeof(uint16), false);
+}
+
+
+status_t
+ATAChannel::_ReadRegs(ata_task_file *taskFile, ata_reg_mask mask)
+{
+	return fController-&gt;read_command_block_regs(fCookie, taskFile, mask);
+}
+
+
+status_t
+ATAChannel::_WriteRegs(ata_task_file *taskFile, ata_reg_mask mask)
+{
+	return fController-&gt;write_command_block_regs(fCookie, taskFile, mask);
+}
+

[... truncated: 2010 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="015620.html">[Haiku-commits] r30048 - haiku/trunk/src/kits/interface
</A></li>
	<LI>Next message: <A HREF="015622.html">[Haiku-commits] r30050 - in haiku/trunk/src/kits/opengl: . mesa	mesa/glapi
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#15621">[ date ]</a>
              <a href="thread.html#15621">[ thread ]</a>
              <a href="subject.html#15621">[ subject ]</a>
              <a href="author.html#15621">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
