// Seed: 1293527936
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = id_5;
  initial assume (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2[1] = 1 ? 1 : 1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_1
  );
endmodule
