
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v
# synth_design -part xc7z020clg484-3 -top PhotonCalculator -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top PhotonCalculator -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 113225 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1506.539 ; gain = 30.895 ; free physical = 244628 ; free virtual = 313021
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PhotonCalculator' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:54]
INFO: [Synth 8-6157] synthesizing module 'LogCalc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22520]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12573]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 6'b001010 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12573]
INFO: [Synth 8-6155] done synthesizing module 'LogCalc' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22520]
INFO: [Synth 8-6157] synthesizing module 'rng' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22462]
INFO: [Synth 8-6155] done synthesizing module 'rng' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22462]
INFO: [Synth 8-6157] synthesizing module 'Move' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22182]
INFO: [Synth 8-6155] done synthesizing module 'Move' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22182]
INFO: [Synth 8-6157] synthesizing module 'Boundary' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:15084]
INFO: [Synth 8-6157] synthesizing module 'signed_div_30' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22167]
INFO: [Synth 8-6157] synthesizing module 'Div_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:3757]
INFO: [Synth 8-6157] synthesizing module 'Div_64b_unsigned' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:3781]
WARNING: [Synth 8-3936] Found unconnected internal register 'numer_temp_reg' and it is trimmed from '95' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:4667]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b_unsigned' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:3781]
INFO: [Synth 8-6155] done synthesizing module 'Div_64b' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:3757]
INFO: [Synth 8-6155] done synthesizing module 'signed_div_30' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22167]
INFO: [Synth 8-6157] synthesizing module 'mult_signed_32_bc' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22121]
INFO: [Synth 8-6155] done synthesizing module 'mult_signed_32_bc' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22121]
WARNING: [Synth 8-6014] Unused sequential element r_diff__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19542]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19543]
WARNING: [Synth 8-6014] Unused sequential element r_numer__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19544]
WARNING: [Synth 8-6014] Unused sequential element r_z1__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19545]
WARNING: [Synth 8-6014] Unused sequential element r_z0__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19546]
WARNING: [Synth 8-6014] Unused sequential element r_mut__59_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19547]
WARNING: [Synth 8-6014] Unused sequential element r_diff__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19563]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19564]
WARNING: [Synth 8-6014] Unused sequential element r_numer__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19565]
WARNING: [Synth 8-6014] Unused sequential element r_z1__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19566]
WARNING: [Synth 8-6014] Unused sequential element r_z0__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19567]
WARNING: [Synth 8-6014] Unused sequential element r_mut__58_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19568]
WARNING: [Synth 8-6014] Unused sequential element r_diff__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19584]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19585]
WARNING: [Synth 8-6014] Unused sequential element r_numer__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19586]
WARNING: [Synth 8-6014] Unused sequential element r_z1__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19587]
WARNING: [Synth 8-6014] Unused sequential element r_z0__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19588]
WARNING: [Synth 8-6014] Unused sequential element r_mut__57_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19589]
WARNING: [Synth 8-6014] Unused sequential element r_diff__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19605]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19606]
WARNING: [Synth 8-6014] Unused sequential element r_numer__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19607]
WARNING: [Synth 8-6014] Unused sequential element r_z1__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19608]
WARNING: [Synth 8-6014] Unused sequential element r_z0__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19609]
WARNING: [Synth 8-6014] Unused sequential element r_mut__56_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19610]
WARNING: [Synth 8-6014] Unused sequential element r_diff__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19626]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19627]
WARNING: [Synth 8-6014] Unused sequential element r_numer__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19628]
WARNING: [Synth 8-6014] Unused sequential element r_z1__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19629]
WARNING: [Synth 8-6014] Unused sequential element r_z0__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19630]
WARNING: [Synth 8-6014] Unused sequential element r_mut__55_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19631]
WARNING: [Synth 8-6014] Unused sequential element r_diff__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19647]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19648]
WARNING: [Synth 8-6014] Unused sequential element r_numer__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19649]
WARNING: [Synth 8-6014] Unused sequential element r_z1__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19650]
WARNING: [Synth 8-6014] Unused sequential element r_z0__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19651]
WARNING: [Synth 8-6014] Unused sequential element r_mut__54_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19652]
WARNING: [Synth 8-6014] Unused sequential element r_diff__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19668]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19669]
WARNING: [Synth 8-6014] Unused sequential element r_numer__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19670]
WARNING: [Synth 8-6014] Unused sequential element r_z1__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19671]
WARNING: [Synth 8-6014] Unused sequential element r_z0__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19672]
WARNING: [Synth 8-6014] Unused sequential element r_mut__53_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19673]
WARNING: [Synth 8-6014] Unused sequential element r_diff__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19689]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19690]
WARNING: [Synth 8-6014] Unused sequential element r_numer__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19691]
WARNING: [Synth 8-6014] Unused sequential element r_z1__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19692]
WARNING: [Synth 8-6014] Unused sequential element r_z0__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19693]
WARNING: [Synth 8-6014] Unused sequential element r_mut__52_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19694]
WARNING: [Synth 8-6014] Unused sequential element r_diff__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19710]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19711]
WARNING: [Synth 8-6014] Unused sequential element r_numer__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19712]
WARNING: [Synth 8-6014] Unused sequential element r_z1__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19713]
WARNING: [Synth 8-6014] Unused sequential element r_z0__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19714]
WARNING: [Synth 8-6014] Unused sequential element r_mut__51_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19715]
WARNING: [Synth 8-6014] Unused sequential element r_diff__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19731]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19732]
WARNING: [Synth 8-6014] Unused sequential element r_numer__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19733]
WARNING: [Synth 8-6014] Unused sequential element r_z1__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19734]
WARNING: [Synth 8-6014] Unused sequential element r_z0__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19735]
WARNING: [Synth 8-6014] Unused sequential element r_mut__50_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19736]
WARNING: [Synth 8-6014] Unused sequential element r_diff__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19752]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19753]
WARNING: [Synth 8-6014] Unused sequential element r_numer__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19754]
WARNING: [Synth 8-6014] Unused sequential element r_z1__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19755]
WARNING: [Synth 8-6014] Unused sequential element r_z0__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19756]
WARNING: [Synth 8-6014] Unused sequential element r_mut__49_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19757]
WARNING: [Synth 8-6014] Unused sequential element r_diff__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19773]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19774]
WARNING: [Synth 8-6014] Unused sequential element r_numer__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19775]
WARNING: [Synth 8-6014] Unused sequential element r_z1__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19776]
WARNING: [Synth 8-6014] Unused sequential element r_z0__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19777]
WARNING: [Synth 8-6014] Unused sequential element r_mut__48_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19778]
WARNING: [Synth 8-6014] Unused sequential element r_diff__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19794]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19795]
WARNING: [Synth 8-6014] Unused sequential element r_numer__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19796]
WARNING: [Synth 8-6014] Unused sequential element r_z1__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19797]
WARNING: [Synth 8-6014] Unused sequential element r_z0__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19798]
WARNING: [Synth 8-6014] Unused sequential element r_mut__47_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19799]
WARNING: [Synth 8-6014] Unused sequential element r_diff__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19815]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19816]
WARNING: [Synth 8-6014] Unused sequential element r_numer__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19817]
WARNING: [Synth 8-6014] Unused sequential element r_z1__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19818]
WARNING: [Synth 8-6014] Unused sequential element r_z0__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19819]
WARNING: [Synth 8-6014] Unused sequential element r_mut__46_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19820]
WARNING: [Synth 8-6014] Unused sequential element r_diff__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19836]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19837]
WARNING: [Synth 8-6014] Unused sequential element r_numer__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19838]
WARNING: [Synth 8-6014] Unused sequential element r_z1__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19839]
WARNING: [Synth 8-6014] Unused sequential element r_z0__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19840]
WARNING: [Synth 8-6014] Unused sequential element r_mut__45_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19841]
WARNING: [Synth 8-6014] Unused sequential element r_diff__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19857]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19858]
WARNING: [Synth 8-6014] Unused sequential element r_numer__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19859]
WARNING: [Synth 8-6014] Unused sequential element r_z1__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19860]
WARNING: [Synth 8-6014] Unused sequential element r_z0__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19861]
WARNING: [Synth 8-6014] Unused sequential element r_mut__44_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19862]
WARNING: [Synth 8-6014] Unused sequential element r_diff__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19878]
WARNING: [Synth 8-6014] Unused sequential element r_dl_b__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19879]
WARNING: [Synth 8-6014] Unused sequential element r_numer__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19880]
WARNING: [Synth 8-6014] Unused sequential element r_z1__43_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:19881]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Boundary' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:15084]
INFO: [Synth 8-6157] synthesizing module 'Hop' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14813]
INFO: [Synth 8-6157] synthesizing module 'mult_signed_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:15036]
INFO: [Synth 8-6155] done synthesizing module 'mult_signed_32' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:15036]
INFO: [Synth 8-6155] done synthesizing module 'Hop' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14813]
INFO: [Synth 8-6157] synthesizing module 'Roulette' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14645]
INFO: [Synth 8-6155] done synthesizing module 'Roulette' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14645]
INFO: [Synth 8-6157] synthesizing module 'DropSpinWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:570]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock5' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14500]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock5' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14500]
INFO: [Synth 8-6157] synthesizing module 'Absorber' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12601]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14443]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock2' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14443]
INFO: [Synth 8-6157] synthesizing module 'PhotonBlock1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14386]
INFO: [Synth 8-6155] done synthesizing module 'PhotonBlock1' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14386]
INFO: [Synth 8-6157] synthesizing module 'Sqrt_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:4680]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__32_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5333]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__29_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5295]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__28_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5285]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__26_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5257]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__25_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5247]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__23_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5219]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__22_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5209]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__20_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5181]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__19_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5171]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__17_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5143]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__16_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5133]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__14_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5105]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__13_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5095]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__12_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5085]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__10_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5057]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__9_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5047]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__8_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5037]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__6_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5009]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__5_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:4999]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__4_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:4989]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__2_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:4961]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_64b' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:4680]
INFO: [Synth 8-6155] done synthesizing module 'Absorber' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12601]
INFO: [Synth 8-6157] synthesizing module 'ScattererReflectorWrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:2985]
INFO: [Synth 8-6157] synthesizing module 'Memory_Wrapper' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12538]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram__parameterized0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12573]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram__parameterized0' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12573]
INFO: [Synth 8-6155] done synthesizing module 'Memory_Wrapper' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12538]
INFO: [Synth 8-6157] synthesizing module 'Scatterer' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:7812]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12314]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12314]
INFO: [Synth 8-6157] synthesizing module 'sub_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:7716]
INFO: [Synth 8-6155] done synthesizing module 'sub_64b' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:7716]
INFO: [Synth 8-6157] synthesizing module 'sub_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12286]
INFO: [Synth 8-6155] done synthesizing module 'sub_32b' (21#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12286]
INFO: [Synth 8-6157] synthesizing module 'add_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12300]
INFO: [Synth 8-6155] done synthesizing module 'add_32b' (22#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12300]
INFO: [Synth 8-6155] done synthesizing module 'Scatterer' (23#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:7812]
INFO: [Synth 8-6157] synthesizing module 'Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5475]
INFO: [Synth 8-6157] synthesizing module 'InternalsBlock_Reflector' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:7725]
INFO: [Synth 8-6155] done synthesizing module 'InternalsBlock_Reflector' (24#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:7725]
INFO: [Synth 8-6155] done synthesizing module 'Reflector' (25#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5475]
INFO: [Synth 8-6157] synthesizing module 'Mult_32b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5416]
INFO: [Synth 8-6155] done synthesizing module 'Mult_32b' (26#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5416]
INFO: [Synth 8-6155] done synthesizing module 'ScattererReflectorWrapper' (27#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:2985]
INFO: [Synth 8-6155] done synthesizing module 'DropSpinWrapper' (28#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:570]
INFO: [Synth 8-6155] done synthesizing module 'PhotonCalculator' (29#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:54]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port i_uz3[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_1[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[27]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[26]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[25]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[24]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[23]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[22]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[21]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[20]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[19]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[18]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[17]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[16]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[15]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[14]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[13]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[12]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[11]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[10]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[9]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[8]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[7]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[6]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[5]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[4]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[3]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[2]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[1]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_2[0]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[62]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[30]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[29]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[28]
WARNING: [Synth 8-3331] design Reflector has unconnected port down_niOverNt_2_3[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1622.305 ; gain = 146.660 ; free physical = 244435 ; free virtual = 312827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1622.305 ; gain = 146.660 ; free physical = 244372 ; free virtual = 312767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1630.301 ; gain = 154.656 ; free physical = 244379 ; free virtual = 312774
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22765]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22396]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22395]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:22151]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:15071]
INFO: [Synth 8-5545] ROM "weight_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dead_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:5459]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1796.480 ; gain = 320.836 ; free physical = 244864 ; free virtual = 313257
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dropSpin/scattererReflector/memories/sinp_replace' (single_port_ram__parameterized0) to 'dropSpin/scattererReflector/memories/cosp_replace'

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           1|     20250|
|2     |Div_64b_unsigned__GB1           |           1|      5802|
|3     |Div_64b_unsigned__GB2           |           1|      8413|
|4     |Div_64b_unsigned__GB3           |           1|      9555|
|5     |Div_64b__GC0                    |           1|       479|
|6     |Boundary__GC0                   |           1|     28527|
|7     |Sqrt_64b__GBM0                  |           1|     27539|
|8     |Sqrt_64b__GBM1                  |           1|      7516|
|9     |Sqrt_64b__GBM2                  |           1|      9557|
|10    |Sqrt_64b__GBM3                  |           1|     15616|
|11    |Absorber__GC0                   |           1|      6810|
|12    |ScattererReflectorWrapper__GCB0 |           1|     33377|
|13    |ScattererReflectorWrapper__GCB1 |           1|      3365|
|14    |ScattererReflectorWrapper__GCB2 |           1|     18790|
|15    |ScattererReflectorWrapper__GCB3 |           1|      6863|
|16    |DropSpinWrapper__GC0            |           1|     13309|
|17    |PhotonCalculator__GC0           |           1|     12404|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 2     
	   3 Input     93 Bit       Adders := 2     
	   3 Input     92 Bit       Adders := 2     
	   3 Input     91 Bit       Adders := 2     
	   3 Input     90 Bit       Adders := 2     
	   3 Input     89 Bit       Adders := 2     
	   3 Input     88 Bit       Adders := 2     
	   3 Input     87 Bit       Adders := 2     
	   3 Input     86 Bit       Adders := 2     
	   3 Input     85 Bit       Adders := 2     
	   3 Input     84 Bit       Adders := 2     
	   3 Input     83 Bit       Adders := 2     
	   3 Input     82 Bit       Adders := 2     
	   3 Input     81 Bit       Adders := 2     
	   3 Input     80 Bit       Adders := 2     
	   3 Input     79 Bit       Adders := 2     
	   3 Input     78 Bit       Adders := 2     
	   3 Input     77 Bit       Adders := 2     
	   3 Input     76 Bit       Adders := 2     
	   3 Input     75 Bit       Adders := 2     
	   3 Input     74 Bit       Adders := 2     
	   3 Input     73 Bit       Adders := 2     
	   3 Input     72 Bit       Adders := 2     
	   3 Input     71 Bit       Adders := 2     
	   3 Input     70 Bit       Adders := 2     
	   3 Input     69 Bit       Adders := 2     
	   3 Input     68 Bit       Adders := 2     
	   3 Input     67 Bit       Adders := 2     
	   3 Input     66 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 7     
	   2 Input     64 Bit       Adders := 150   
	   4 Input     64 Bit       Adders := 60    
	   3 Input     63 Bit       Adders := 2     
	   3 Input     62 Bit       Adders := 2     
	   3 Input     61 Bit       Adders := 2     
	   3 Input     60 Bit       Adders := 2     
	   3 Input     59 Bit       Adders := 2     
	   2 Input     59 Bit       Adders := 2     
	   3 Input     58 Bit       Adders := 2     
	   3 Input     57 Bit       Adders := 2     
	   3 Input     56 Bit       Adders := 2     
	   3 Input     55 Bit       Adders := 2     
	   3 Input     54 Bit       Adders := 2     
	   3 Input     53 Bit       Adders := 2     
	   3 Input     52 Bit       Adders := 2     
	   3 Input     51 Bit       Adders := 2     
	   3 Input     50 Bit       Adders := 2     
	   3 Input     49 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 2     
	   3 Input     47 Bit       Adders := 2     
	   3 Input     46 Bit       Adders := 2     
	   3 Input     45 Bit       Adders := 2     
	   3 Input     44 Bit       Adders := 2     
	   3 Input     43 Bit       Adders := 2     
	   3 Input     42 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 2     
	   3 Input     40 Bit       Adders := 2     
	   3 Input     39 Bit       Adders := 2     
	   3 Input     38 Bit       Adders := 2     
	   3 Input     37 Bit       Adders := 2     
	   3 Input     36 Bit       Adders := 2     
	   3 Input     35 Bit       Adders := 2     
	   3 Input     34 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     33 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 8     
	   2 Input     32 Bit       Adders := 49    
	   2 Input     16 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 25    
	   3 Input     32 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               95 Bit    Registers := 38    
	               64 Bit    Registers := 326   
	               32 Bit    Registers := 2330  
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 101   
	                1 Bit    Registers := 277   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	              320 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     95 Bit        Muxes := 126   
	   2 Input     64 Bit        Muxes := 131   
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 122   
	   5 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PhotonCalculator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Div_64b_unsigned 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     94 Bit       Adders := 1     
	   3 Input     93 Bit       Adders := 1     
	   3 Input     92 Bit       Adders := 1     
	   3 Input     91 Bit       Adders := 1     
	   3 Input     90 Bit       Adders := 1     
	   3 Input     89 Bit       Adders := 1     
	   3 Input     88 Bit       Adders := 1     
	   3 Input     87 Bit       Adders := 1     
	   3 Input     86 Bit       Adders := 1     
	   3 Input     85 Bit       Adders := 1     
	   3 Input     84 Bit       Adders := 1     
	   3 Input     83 Bit       Adders := 1     
	   3 Input     82 Bit       Adders := 1     
	   3 Input     81 Bit       Adders := 1     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     79 Bit       Adders := 1     
	   3 Input     78 Bit       Adders := 1     
	   3 Input     77 Bit       Adders := 1     
	   3 Input     76 Bit       Adders := 1     
	   3 Input     75 Bit       Adders := 1     
	   3 Input     74 Bit       Adders := 1     
	   3 Input     73 Bit       Adders := 1     
	   3 Input     72 Bit       Adders := 1     
	   3 Input     71 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   3 Input     69 Bit       Adders := 1     
	   3 Input     68 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   3 Input     65 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     63 Bit       Adders := 1     
	   3 Input     62 Bit       Adders := 1     
	   3 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     59 Bit       Adders := 1     
	   3 Input     58 Bit       Adders := 1     
	   3 Input     57 Bit       Adders := 1     
	   3 Input     56 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   3 Input     54 Bit       Adders := 1     
	   3 Input     53 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   3 Input     51 Bit       Adders := 1     
	   3 Input     50 Bit       Adders := 1     
	   3 Input     49 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 1     
	   3 Input     47 Bit       Adders := 1     
	   3 Input     46 Bit       Adders := 1     
	   3 Input     45 Bit       Adders := 1     
	   3 Input     44 Bit       Adders := 1     
	   3 Input     43 Bit       Adders := 1     
	   3 Input     42 Bit       Adders := 1     
	   3 Input     41 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   3 Input     38 Bit       Adders := 1     
	   3 Input     37 Bit       Adders := 1     
	   3 Input     36 Bit       Adders := 1     
	   3 Input     35 Bit       Adders := 1     
	   3 Input     34 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               95 Bit    Registers := 19    
	               64 Bit    Registers := 20    
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input     95 Bit        Muxes := 63    
	   2 Input     32 Bit        Muxes := 1     
Module Div_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module mult_signed_32_bc__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32_bc__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32_bc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Boundary 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 753   
	                3 Bit    Registers := 60    
	                1 Bit    Registers := 120   
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module Sqrt_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
Module PhotonBlock2__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module PhotonBlock1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module Absorber 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 4     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Mult_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module InternalsBlock__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module InternalsBlock 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 22    
Module sub_64b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module add_32b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module add_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
Module sub_32b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module Scatterer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
Module Mult_32b__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module single_port_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module InternalsBlock_Reflector__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__32 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__33 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__34 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__35 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector__36 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module InternalsBlock_Reflector 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
Module sub_64b__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module sub_64b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
Module Reflector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module Mult_32b__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Mult_32b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module ScattererReflectorWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 8     
	   6 Input      3 Bit        Muxes := 1     
Module PhotonBlock5__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PhotonBlock5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module DropSpinWrapper 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              320 Bit         RAMs := 1     
Module LogCalc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module rng__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module rng 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 5     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module Move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     59 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module mult_signed_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module mult_signed_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module Hop 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Roulette 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 11    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'photon1q/o_y_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon1q/o_z_reg[31:0]' into 'photon1q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14436]
INFO: [Synth 8-4471] merging register 'photon2q/o_y_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon2q/o_z_reg[31:0]' into 'photon2q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14436]
INFO: [Synth 8-4471] merging register 'photon3q/o_y_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon3q/o_z_reg[31:0]' into 'photon3q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14436]
INFO: [Synth 8-4471] merging register 'photon4q/o_y_reg[31:0]' into 'photon4q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon5q/o_y_reg[31:0]' into 'photon5q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon6q/o_y_reg[31:0]' into 'photon6q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon7q/o_y_reg[31:0]' into 'photon7q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon8q/o_y_reg[31:0]' into 'photon8q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon9q/o_y_reg[31:0]' into 'photon9q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon10q/o_y_reg[31:0]' into 'photon10q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon11q/o_y_reg[31:0]' into 'photon11q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon12q/o_y_reg[31:0]' into 'photon12q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-4471] merging register 'photon13q/o_y_reg[31:0]' into 'photon13q/o_x_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14435]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14205]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14170]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:14169]
DSP Report: Generating DSP dwa_temp0, operation Mode is: A*B''.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: register B is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP dwa_temp0, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: register A is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: operator dwa_temp0 is absorbed into DSP dwa_temp0.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP y2_P0, operation Mode is: A*B.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: operator y2_P0 is absorbed into DSP y2_P0.
DSP Report: Generating DSP y2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register y2_P_reg is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: operator y2_P0 is absorbed into DSP y2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP x2_P0, operation Mode is: A*B.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: operator x2_P0 is absorbed into DSP x2_P0.
DSP Report: Generating DSP x2_P_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register x2_P_reg is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: operator x2_P0 is absorbed into DSP x2_P_reg.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier3_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: operator multiplier3_34/c_tmp1 is absorbed into DSP multiplier3_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier2_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: operator multiplier2_34/c_tmp1 is absorbed into DSP multiplier2_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier1_34/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: operator multiplier1_34/c_tmp1 is absorbed into DSP multiplier1_34/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP multiplier3_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: operator multiplier3_33/c_tmp1 is absorbed into DSP multiplier3_33/c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: Generating DSP c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
DSP Report: operator c_tmp1 is absorbed into DSP c_tmp1.
warning: Removed RAM memories/sinp_replace/ram_reg due to inactive write enable
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[52]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[53]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[53]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[54]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[55]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[56]'
INFO: [Synth 8-3886] merging instance 'Sqrt_64b__GBM1:/one__30_q_reg[56]' (FD) to 'Sqrt_64b__GBM1:/one__30_q_reg[57]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Sqrt_64b__GBM1:/\one__30_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_x_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon17q/o_y_reg[31] )
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[0]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[1]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[1]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[2]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[2]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[3]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[3]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[4]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[4]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[5]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[5]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[6]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[6]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[7]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[7]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[8]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[8]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[9]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[9]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[10]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[10]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[11]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[11]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[12]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[12]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[13]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[13]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[14]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[14]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[15]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[15]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[16]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[16]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[17]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[17]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[18]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[18]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[19]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[19]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[20]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[20]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[21]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[21]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[22]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[22]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[23]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[23]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[24]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[24]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[25]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[25]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[26]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[26]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[27]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[27]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[28]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[28]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[29]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[29]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[30]'
INFO: [Synth 8-3886] merging instance 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[30]' (FD) to 'scattererReflectori_22/i_0/memories/sinp_replace/out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\memories/sinp_replace/out_reg[31] )
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[0]' (FD) to 'div_tempi_4/numer_reg[1]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[1]' (FD) to 'div_tempi_4/numer_reg[2]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[2]' (FD) to 'div_tempi_4/numer_reg[3]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[3]' (FD) to 'div_tempi_4/numer_reg[4]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[4]' (FD) to 'div_tempi_4/numer_reg[5]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[5]' (FD) to 'div_tempi_4/numer_reg[6]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[6]' (FD) to 'div_tempi_4/numer_reg[7]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[7]' (FD) to 'div_tempi_4/numer_reg[8]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[8]' (FD) to 'div_tempi_4/numer_reg[9]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[9]' (FD) to 'div_tempi_4/numer_reg[10]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[10]' (FD) to 'div_tempi_4/numer_reg[11]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[11]' (FD) to 'div_tempi_4/numer_reg[12]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[12]' (FD) to 'div_tempi_4/numer_reg[13]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[13]' (FD) to 'div_tempi_4/numer_reg[14]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[14]' (FD) to 'div_tempi_4/numer_reg[15]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[15]' (FD) to 'div_tempi_4/numer_reg[16]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[16]' (FD) to 'div_tempi_4/numer_reg[17]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[17]' (FD) to 'div_tempi_4/numer_reg[18]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[18]' (FD) to 'div_tempi_4/numer_reg[19]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[19]' (FD) to 'div_tempi_4/numer_reg[20]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[20]' (FD) to 'div_tempi_4/numer_reg[21]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[21]' (FD) to 'div_tempi_4/numer_reg[22]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[22]' (FD) to 'div_tempi_4/numer_reg[23]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[23]' (FD) to 'div_tempi_4/numer_reg[24]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[24]' (FD) to 'div_tempi_4/numer_reg[25]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[25]' (FD) to 'div_tempi_4/numer_reg[26]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[26]' (FD) to 'div_tempi_4/numer_reg[27]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[27]' (FD) to 'div_tempi_4/numer_reg[28]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[28]' (FD) to 'div_tempi_4/numer_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[29]' (FD) to 'div_tempi_4/numer_reg[30]'
INFO: [Synth 8-3886] merging instance 'div_tempi_4/numer_reg[30]' (FD) to 'div_tempi_4/numer_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\numer_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_x_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon15q/o_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_y_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\photon18q/o_x_reg[9] )
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: Generating DSP prelim_result, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
DSP Report: operator prelim_result is absorbed into DSP prelim_result.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r_hit__0_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[63] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[62] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[61] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[60] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM0 has port one__11_q[56] driven by constant 0
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[53]' (FD) to 'one__11_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[55]' (FD) to 'one__11_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[54]' (FD) to 'one__11_q_reg[52]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[52]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[50]' (FD) to 'one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[51]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[48]' (FD) to 'one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'one__11_q_reg[49]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[1]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[62]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'res__3_q_reg[63]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[3]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[5]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[7]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[9]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[11]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[13]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[15]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[17]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[19]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[21]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[23]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[25]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[27]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[29]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[31]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[33]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[35]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[37]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[39]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[41]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[43]' (FD) to 'one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'one__3_q_reg[45]' (FD) to 'one__3_q_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[59] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[58] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[57] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[56] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[55] driven by constant 0
WARNING: [Synth 8-3917] design Sqrt_64b__GBM3 has port O18[54] driven by constant 0
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12488]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12489]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12490]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12491]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12492]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12494]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12495]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12496]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12498]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12499]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12500]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12501]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12502]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12503]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12504]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12505]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12506]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12507]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12508]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12509]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg1/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg1/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12510]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12488]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12489]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12490]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12491]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12492]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12494]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12495]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12496]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12498]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12499]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12500]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12501]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12502]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12503]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12504]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12505]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12506]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12507]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12508]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12509]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg2/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg2/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12510]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12488]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12489]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12490]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12491]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12492]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12495]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12496]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12498]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12499]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12500]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12501]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12502]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12503]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12504]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12505]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12506]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12507]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12508]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12509]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg3/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg3/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12510]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12488]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12489]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_cosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12490]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12491]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12492]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUz_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12495]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uySintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12496]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12498]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxUzSintCosp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12499]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxSintSinp_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12500]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12501]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sintCospSqrtOneMinusUz2_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12502]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12503]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uzCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12504]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_sqrtOneMinusUz2_inv_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12505]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12506]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyNumerator_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12507]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyCost_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12508]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uxQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12509]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg4/o_uyQuotient_reg[31:0]' into 'scatterer_0/pipeReg4/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12510]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_cost_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12488]
INFO: [Synth 8-4471] merging register 'scatterer_0/pipeReg5/o_sinp_reg[31:0]' into 'scatterer_0/pipeReg5/o_sint_reg[31:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator.v:12489]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: Generating DSP multiplier2_33/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
DSP Report: operator multiplier2_33/c_tmp1 is absorbed into DSP multiplier2_33/c_tmp1.
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[63] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[62] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[61] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[60] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[59] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[58] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[57] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[56] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[55] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[54] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[53] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[52] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[51] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[50] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[49] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[48] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[47] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[46] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[45] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[44] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[43] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[42] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[41] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[40] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[39] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[38] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[37] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[36] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[35] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[34] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[33] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[32] driven by constant 1
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[31] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[30] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[29] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[28] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[27] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[26] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[25] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[24] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[23] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[22] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[21] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[20] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[19] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[18] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[17] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[16] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[15] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[14] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[13] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[12] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[11] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[10] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[9] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[8] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[7] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[6] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[5] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[4] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[3] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[2] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[1] driven by constant 0
WARNING: [Synth 8-3917] design ScattererReflectorWrapper__GCB0 has port divNumerator1_16[0] driven by constant 1
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier1_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: operator multiplier1_36/c_tmp1 is absorbed into DSP multiplier1_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: Generating DSP multiplier2_36/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
DSP Report: operator multiplier2_36/c_tmp1 is absorbed into DSP multiplier2_36/c_tmp1.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP c_log_x1, operation Mode is: (A:0x8b90bf)*B2.
DSP Report: register B is absorbed into DSP c_log_x1.
DSP Report: operator c_log_x1 is absorbed into DSP c_log_x1.
DSP Report: operator c_log_x1 is absorbed into DSP c_log_x1.
DSP Report: Generating DSP c_sz0, operation Mode is: A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sz0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sz0, operation Mode is: A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sz0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: operator c_sz0 is absorbed into DSP c_sz0.
DSP Report: Generating DSP c_sr0, operation Mode is: A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP c_sr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP c_sr0, operation Mode is: A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP c_sr0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: operator c_sr0 is absorbed into DSP c_sr0.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u1/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: operator u1/c_tmp1 is absorbed into DSP u1/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u2/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: operator u2/c_tmp1 is absorbed into DSP u2/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: Generating DSP u3/c_tmp1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
DSP Report: operator u3/c_tmp1 is absorbed into DSP u3/c_tmp1.
INFO: [Synth 8-5545] ROM "weight_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "dead_roulette" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
warning: Removed RAM sram_replace0/ram_reg due to inactive write enable
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:33 . Memory (MB): peak = 1942.539 ; gain = 466.895 ; free physical = 241879 ; free virtual = 310343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PhotonCalculator  | A*B''            | 18     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | (PCIN>>17)+A''*B | 16     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | A''*B            | 18     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | (PCIN>>17)+A''*B | 18     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PhotonCalculator  | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PhotonCalculator  | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|PhotonCalculator  | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|PhotonCalculator  | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32_bc | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Mult_32b          | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LogCalc           | (A:0x8b90bf)*B2  | 25     | 7      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Move              | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 42     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mult_signed_32    | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 46     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           2|     13228|
|2     |Div_64b_unsigned__GB1           |           2|      3699|
|3     |Div_64b_unsigned__GB2           |           2|      5108|
|4     |Div_64b_unsigned__GB3           |           1|      5627|
|5     |Div_64b__GC0                    |           1|       272|
|6     |Boundary__GC0                   |           1|     27152|
|7     |Sqrt_64b__GBM0                  |           2|     12140|
|8     |Sqrt_64b__GBM1                  |           2|      6013|
|9     |Sqrt_64b__GBM2                  |           2|      9266|
|10    |Sqrt_64b__GBM3                  |           2|     13136|
|11    |Absorber__GC0                   |           1|      3098|
|12    |ScattererReflectorWrapper__GCB0 |           1|      3960|
|13    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|14    |ScattererReflectorWrapper__GCB2 |           1|      5406|
|15    |ScattererReflectorWrapper__GCB3 |           1|      3831|
|16    |DropSpinWrapper__GC0            |           1|     12221|
|17    |PhotonCalculator__GC0           |           1|      6821|
|18    |Div_64b__GC0__1                 |           1|       270|
|19    |Div_64b_unsigned__GB3__1        |           1|      5595|
+------+--------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:48 . Memory (MB): peak = 1942.539 ; gain = 466.895 ; free physical = 242889 ; free virtual = 311349
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           1|     12845|
|2     |Div_64b_unsigned__GB1           |           1|      3583|
|3     |Div_64b_unsigned__GB2           |           1|      4991|
|4     |Div_64b_unsigned__GB3           |           1|      5473|
|5     |Div_64b__GC0                    |           1|       225|
|6     |Boundary__GC0                   |           1|     26069|
|7     |Sqrt_64b__GBM0                  |           1|     10005|
|8     |Sqrt_64b__GBM1                  |           1|      3609|
|9     |Sqrt_64b__GBM2                  |           1|      7431|
|10    |Sqrt_64b__GBM3                  |           1|      8724|
|11    |Absorber__GC0                   |           1|      3098|
|12    |ScattererReflectorWrapper__GCB0 |           1|      3888|
|13    |ScattererReflectorWrapper__GCB1 |           1|      1528|
|14    |ScattererReflectorWrapper__GCB2 |           1|      5373|
|15    |ScattererReflectorWrapper__GCB3 |           1|      3632|
|16    |DropSpinWrapper__GC0            |           1|      9853|
|17    |PhotonCalculator__GC0           |           1|      6385|
|18    |Div_64b__GC0__1                 |           1|       270|
|19    |Div_64b_unsigned__GB3__1        |           1|      5506|
|20    |Sqrt_64b__GBM0__1               |           1|     11517|
|21    |Sqrt_64b__GBM2__1               |           1|      7431|
|22    |Div_64b_unsigned__GB0__1        |           1|     12535|
|23    |Sqrt_64b__GBM3__1               |           1|      8724|
|24    |Sqrt_64b__GBM1__1               |           1|      3609|
|25    |Div_64b_unsigned__GB1__1        |           1|      3583|
|26    |Div_64b_unsigned__GB2__1        |           1|      4991|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:59 . Memory (MB): peak = 1954.457 ; gain = 478.812 ; free physical = 243514 ; free virtual = 311982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------------+------------+----------+
|      |RTL Partition                   |Replication |Instances |
+------+--------------------------------+------------+----------+
|1     |Div_64b_unsigned__GB0           |           1|      7467|
|2     |Div_64b_unsigned__GB1           |           1|      2253|
|3     |Div_64b_unsigned__GB2           |           1|      3496|
|4     |Div_64b_unsigned__GB3           |           1|      3591|
|5     |Div_64b__GC0                    |           1|       128|
|6     |Boundary__GC0                   |           1|     24935|
|7     |Sqrt_64b__GBM0                  |           1|      4984|
|8     |Sqrt_64b__GBM1                  |           1|      1409|
|9     |Sqrt_64b__GBM2                  |           1|      2259|
|10    |Sqrt_64b__GBM3                  |           1|      3381|
|11    |Absorber__GC0                   |           1|      2638|
|12    |ScattererReflectorWrapper__GCB0 |           1|      3500|
|13    |ScattererReflectorWrapper__GCB1 |           1|      1267|
|14    |ScattererReflectorWrapper__GCB2 |           1|      2977|
|15    |ScattererReflectorWrapper__GCB3 |           1|      2598|
|16    |DropSpinWrapper__GC0            |           1|      9661|
|17    |PhotonCalculator__GC0           |           1|      3899|
|18    |Div_64b__GC0__1                 |           1|       143|
|19    |Div_64b_unsigned__GB3__1        |           1|      3624|
|20    |Sqrt_64b__GBM0__1               |           1|      5356|
|21    |Sqrt_64b__GBM2__1               |           1|      2259|
|22    |Div_64b_unsigned__GB0__1        |           1|      7292|
|23    |Sqrt_64b__GBM3__1               |           1|      3381|
|24    |Sqrt_64b__GBM1__1               |           1|      1409|
|25    |Div_64b_unsigned__GB1__1        |           1|      2253|
|26    |Div_64b_unsigned__GB2__1        |           1|      3496|
+------+--------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[2] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[2]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[3] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[3]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[4] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[4]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[5] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[5]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[6] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[6]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[7] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[7]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[8] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[8]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[9] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[9]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[10] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[10]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[11] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[11]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[12] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[12]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[13] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[13]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[14] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[14]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[15] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[15]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[16] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[16]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[17] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[17]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[18] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[18]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[19] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[19]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[20] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[20]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[21] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[21]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[22] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[22]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[23] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[23]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[24] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[24]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[25] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[25]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[26] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[26]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[27] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[27]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[28] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[28]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[29] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[29]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[30] is being inverted and renamed to dropSpin/scattererReflector/scatterer_0/pipeReg2/o_uz2_reg[30]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[3] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[3]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[4] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[4]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[5] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[5]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[6] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[6]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[7] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[7]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[8] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[8]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[9] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[9]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[10] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[10]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[11] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[11]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[12] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[12]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[13] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[13]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[14] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[14]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[15] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[15]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[16] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[16]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[17] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[17]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[18]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[19] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[19]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[20] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[20]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[21] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[21]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[22] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[22]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[23] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[23]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[24] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[24]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[25] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[25]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[26] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[26]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[27] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[27]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[28] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[28]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[29] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[29]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[30] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[30]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[31] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[31]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[32] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[32]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[33] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[33]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[34] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[34]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[35] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[35]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[36] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[36]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[37] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[37]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[38] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[38]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[39] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[39]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[40] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[40]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[41] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[41]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[42] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[42]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[43] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[43]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[44] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[44]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[45] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[45]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[46] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[46]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[47] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[47]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[48] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[48]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[49] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[49]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[50] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[50]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[51] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[51]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[52] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[52]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[53] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[53]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[54] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[54]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[55] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[55]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[56] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[56]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[57] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[57]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[58] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[58]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[59] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[59]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[60] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[60]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[61] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[61]_inv.
INFO: [Synth 8-5365] Flop dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[63] is being inverted and renamed to dropSpin/scattererReflector/reflector_0/pipeReg4/o_sa2_2_reg[63]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:43 ; elapsed = 00:02:13 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 242217 ; free virtual = 310778
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:02:14 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 242269 ; free virtual = 310831
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:19 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 241611 ; free virtual = 310173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:19 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 241558 ; free virtual = 310120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:02:20 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 241303 ; free virtual = 309865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:02:20 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 241239 ; free virtual = 309801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_57_q_reg[57]      | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_54_q_reg[54]      | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_51_q_reg[51]      | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_48_q_reg[48]      | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_45_q_reg[45]      | 7      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_42_q_reg[42]      | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_39_q_reg[39]      | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_36_q_reg[36]      | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/numer_temp_33_q_reg[33]      | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[63]              | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[60]              | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[57]              | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[54]              | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[51]              | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[48]              | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[45]              | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[42]              | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[39]              | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[36]              | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[33]              | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[30]              | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[27]              | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[23]              | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[19]              | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[15]              | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | boundaryChecker/divide_u1/div_replace/div_temp/quo18_q_reg[11]              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[63]             | 19     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[60]             | 18     | 3     | NO           | NO                 | YES               | 0      | 3       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[57]             | 17     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[54]             | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[51]             | 15     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[48]             | 14     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[45]             | 13     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[42]             | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[39]             | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[36]             | 10     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[33]             | 9      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[30]             | 8      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[27]             | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[23]             | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[19]             | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[15]             | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[11]             | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|PhotonCalculator | boundaryChecker/r_x__59_reg[31]                                             | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | boundaryChecker/r_y__59_reg[31]                                             | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | boundaryChecker/r_uz__29_reg[31]                                            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_sz__29_reg[31]                                            | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_z0__30_reg[31]                                            | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_z1__30_reg[31]                                            | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_z__30_reg[31]                                             | 31     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_z__59_reg[31]                                             | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_ux__59_reg[31]                                            | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | boundaryChecker/r_uy__59_reg[31]                                            | 61     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | boundaryChecker/r_uz__59_reg[31]                                            | 29     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|PhotonCalculator | boundaryChecker/r_uz__59_reg[30]                                            | 30     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|PhotonCalculator | boundaryChecker/r_sz__59_reg[31]                                            | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_sr__30_reg[31]                                            | 32     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_sr__59_reg[31]                                            | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_sleftr__31_reg[31]                                        | 33     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | boundaryChecker/r_hit__59_reg                                               | 28     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|PhotonCalculator | boundaryChecker/r_mut__29_reg[31]                                           | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | dropSpin/absorb/photon4/o_z_reg                                             | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PhotonCalculator | dropSpin/absorb/photon14/o_z_reg                                            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PhotonCalculator | dropSpin/absorb/photon2/o_x_reg[31]                                         | 64     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | dropSpin/absorb/photon17q/o_z_reg[31]                                       | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|PhotonCalculator | dropSpin/absorb/photon37/o_x_reg[31]                                        | 20     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | dropSpin/absorb/photon17/o_x_reg[31]                                        | 13     | 32    | YES          | NO                 | YES               | 32     | 0       | 
|PhotonCalculator | dropSpin/scattererReflector/scatterer_0/pipeReg33/o_uxUz_reg[31]            | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | dropSpin/scattererReflector/scatterer_0/pipeReg35/o_sqrtOneMinusUz2_reg[30] | 20     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|PhotonCalculator | dropSpin/scattererReflector/reflector_0/pipeReg35/o_uz2_reg[31]             | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|PhotonCalculator | dropSpin/photon35/o_hit_reg                                                 | 21     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|PhotonCalculator | dropSpin/photon14/o_z_reg[31]                                               | 15     | 11    | YES          | NO                 | YES               | 11     | 0       | 
|PhotonCalculator | dropSpin/photon3/o_ux_reg[31]                                               | 4      | 32    | YES          | NO                 | YES               | 32     | 0       | 
|PhotonCalculator | dropSpin/photon33/o_ux_reg[31]                                              | 30     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | dropSpin/photon32/o_uy_reg[31]                                              | 33     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | dropSpin/photon32/o_uz_reg[31]                                              | 29     | 32    | YES          | NO                 | YES               | 0      | 32      | 
|PhotonCalculator | dropSpin/photon3/o_layer_reg[2]                                             | 64     | 3     | YES          | NO                 | YES               | 0      | 6       | 
|PhotonCalculator | dropSpin/photon31/o_layer_reg[2]                                            | 27     | 3     | YES          | NO                 | YES               | 0      | 3       | 
|PhotonCalculator | dropSpin/photon35/o_layer_reg[2]                                            | 4      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|PhotonCalculator | dropSpin/absorb/photon14/o_y_reg                                            | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|PhotonCalculator | Roulette/x_Roulette_reg[31]                                                 | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | Roulette/y_Roulette_reg[31]                                                 | 37     | 32    | YES          | NO                 | YES               | 0      | 64      | 
|PhotonCalculator | Roulette/z_Roulette_reg[31]                                                 | 24     | 11    | YES          | NO                 | YES               | 0      | 11      | 
|PhotonCalculator | Roulette/z_Roulette_reg[20]                                                 | 39     | 21    | YES          | NO                 | YES               | 0      | 42      | 
|PhotonCalculator | Roulette/sleftz_Roulette_reg[31]                                            | 68     | 32    | YES          | NO                 | YES               | 0      | 96      | 
|PhotonCalculator | Roulette/sleftr_Roulette_reg[31]                                            | 67     | 32    | YES          | NO                 | YES               | 0      | 96      | 
|PhotonCalculator | boundaryChecker/r_dead__59_reg                                              | 59     | 1     | YES          | NO                 | YES               | 0      | 2       | 
|PhotonCalculator | dropSpin/scattererReflector/reflector_0/pipeReg37/o_uz2_reg[30]             | 22     | 31    | YES          | NO                 | YES               | 0      | 31      | 
|PhotonCalculator | dropSpin/photon36/o_dead_reg                                                | 36     | 1     | YES          | NO                 | YES               | 0      | 2       | 
+-----------------+-----------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  7758|
|2     |DSP48E1 |   105|
|3     |LUT1    |  4246|
|4     |LUT2    |  8005|
|5     |LUT3    | 12441|
|6     |LUT4    |  8491|
|7     |LUT5    | 11918|
|8     |LUT6    | 10115|
|9     |MUXF7   |    96|
|10    |MUXF8   |    33|
|11    |SRL16E  |   239|
|12    |SRLC32E |  1327|
|13    |FDCE    |   373|
|14    |FDRE    | 11403|
|15    |FDSE    |   407|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+----------------------------+------+
|      |Instance                |Module                      |Cells |
+------+------------------------+----------------------------+------+
|1     |top                     |                            | 76957|
|2     |  Roulette              |Roulette                    |   908|
|3     |  boundaryChecker       |Boundary                    | 20448|
|4     |    divide_u1           |signed_div_30               | 16389|
|5     |      div_replace       |Div_64b_95                  | 16389|
|6     |        div_temp        |Div_64b_unsigned_96         | 16389|
|7     |    mult_u1             |mult_signed_32_bc           |   405|
|8     |    mult_u2             |mult_signed_32_bc_93        |   250|
|9     |    mult_u3             |mult_signed_32_bc_94        |   250|
|10    |  dropSpin              |DropSpinWrapper             | 52875|
|11    |    absorb              |Absorber                    | 13796|
|12    |      photon1           |PhotonBlock2                |    65|
|13    |      photon12          |PhotonBlock2_76             |     2|
|14    |      photon13          |PhotonBlock2_77             |     4|
|15    |      photon14          |PhotonBlock2_78             |    10|
|16    |      photon15          |PhotonBlock2_79             |    32|
|17    |      photon15q         |PhotonBlock1                |   121|
|18    |      photon16          |PhotonBlock2_80             |    64|
|19    |      photon16q         |PhotonBlock1_81             |    79|
|20    |      photon17          |PhotonBlock2_82             |    32|
|21    |      photon17q         |PhotonBlock1_83             |   169|
|22    |      photon18q         |PhotonBlock1_84             |    21|
|23    |      photon2           |PhotonBlock2_85             |    34|
|24    |      photon3           |PhotonBlock2_86             |    76|
|25    |      photon35          |PhotonBlock2_87             |    33|
|26    |      photon36          |PhotonBlock2_88             |    64|
|27    |      photon37          |PhotonBlock2_89             |    59|
|28    |      photon4           |PhotonBlock2_90             |    66|
|29    |      photon5           |PhotonBlock2_91             |     1|
|30    |      squareRoot        |Sqrt_64b_92                 | 12295|
|31    |    photon1             |PhotonBlock5                |   273|
|32    |    photon10            |PhotonBlock5_5              |     1|
|33    |    photon11            |PhotonBlock5_6              |     1|
|34    |    photon12            |PhotonBlock5_7              |    12|
|35    |    photon13            |PhotonBlock5_8              |    23|
|36    |    photon14            |PhotonBlock5_9              |    20|
|37    |    photon15            |PhotonBlock5_10             |     1|
|38    |    photon16            |PhotonBlock5_11             |     1|
|39    |    photon17            |PhotonBlock5_12             |     1|
|40    |    photon18            |PhotonBlock5_13             |     1|
|41    |    photon19            |PhotonBlock5_14             |     1|
|42    |    photon2             |PhotonBlock5_15             |   135|
|43    |    photon20            |PhotonBlock5_16             |     1|
|44    |    photon21            |PhotonBlock5_17             |     1|
|45    |    photon22            |PhotonBlock5_18             |     1|
|46    |    photon23            |PhotonBlock5_19             |     1|
|47    |    photon24            |PhotonBlock5_20             |     1|
|48    |    photon25            |PhotonBlock5_21             |     1|
|49    |    photon26            |PhotonBlock5_22             |     1|
|50    |    photon27            |PhotonBlock5_23             |     1|
|51    |    photon28            |PhotonBlock5_24             |     1|
|52    |    photon29            |PhotonBlock5_25             |     4|
|53    |    photon3             |PhotonBlock5_26             |   397|
|54    |    photon30            |PhotonBlock5_27             |    71|
|55    |    photon31            |PhotonBlock5_28             |   188|
|56    |    photon32            |PhotonBlock5_29             |   304|
|57    |    photon33            |PhotonBlock5_30             |   307|
|58    |    photon34            |PhotonBlock5_31             |   142|
|59    |    photon35            |PhotonBlock5_32             |   872|
|60    |    photon36            |PhotonBlock5_33             |   614|
|61    |    photon37            |PhotonBlock5_34             |   330|
|62    |    photon4             |PhotonBlock5_35             |    68|
|63    |    photon5             |PhotonBlock5_36             |     1|
|64    |    photon6             |PhotonBlock5_37             |     1|
|65    |    photon7             |PhotonBlock5_38             |     1|
|66    |    photon8             |PhotonBlock5_39             |     1|
|67    |    photon9             |PhotonBlock5_40             |     1|
|68    |    scattererReflector  |ScattererReflectorWrapper   | 35298|
|69    |      multiplier3_36    |Mult_32b_50                 |   301|
|70    |      multiplier4_34    |Mult_32b_51                 |   269|
|71    |      divide1_16        |Div_64b                     | 16357|
|72    |        div_temp        |Div_64b_unsigned            | 16357|
|73    |      multiplier1_2     |Mult_32b                    |   125|
|74    |      multiplier1_33    |Mult_32b_41                 |   206|
|75    |      multiplier1_34    |Mult_32b_42                 |   206|
|76    |      multiplier1_36    |Mult_32b_43                 |   280|
|77    |      multiplier1_4     |Mult_32b_44                 |   206|
|78    |      multiplier2_33    |Mult_32b_45                 |   206|
|79    |      multiplier2_34    |Mult_32b_46                 |   269|
|80    |      multiplier2_36    |Mult_32b_47                 |   292|
|81    |      multiplier3_33    |Mult_32b_48                 |   143|
|82    |      multiplier3_34    |Mult_32b_49                 |   332|
|83    |      multiplier4_36    |Mult_32b_52                 |   300|
|84    |      multiplier5_36    |Mult_32b_53                 |   206|
|85    |      multiplier6_36    |Mult_32b_54                 |   206|
|86    |      reflector_0       |Reflector                   |   889|
|87    |        oneMinusUz2_sub |sub_64b_67                  |    31|
|88    |        pipeReg2        |InternalsBlock_Reflector    |    31|
|89    |        pipeReg3        |InternalsBlock_Reflector_68 |    63|
|90    |        pipeReg33       |InternalsBlock_Reflector_69 |     1|
|91    |        pipeReg34       |InternalsBlock_Reflector_70 |     2|
|92    |        pipeReg35       |InternalsBlock_Reflector_71 |    32|
|93    |        pipeReg36       |InternalsBlock_Reflector_72 |   127|
|94    |        pipeReg37       |InternalsBlock_Reflector_73 |   136|
|95    |        pipeReg4        |InternalsBlock_Reflector_74 |    61|
|96    |        pipeReg5        |InternalsBlock_Reflector_75 |   125|
|97    |      scatterer_0       |Scatterer                   |  1839|
|98    |        oneMinusUz2_sub |sub_64b                     |    33|
|99    |        pipeReg2        |InternalsBlock              |    85|
|100   |        pipeReg3        |InternalsBlock_55           |    64|
|101   |        pipeReg31       |InternalsBlock_56           |    32|
|102   |        pipeReg32       |InternalsBlock_57           |    64|
|103   |        pipeReg33       |InternalsBlock_58           |   239|
|104   |        pipeReg34       |InternalsBlock_59           |   318|
|105   |        pipeReg35       |InternalsBlock_60           |   233|
|106   |        pipeReg36       |InternalsBlock_61           |   475|
|107   |        pipeReg4        |InternalsBlock_62           |    64|
|108   |        pipeReg5        |InternalsBlock_63           |    64|
|109   |        uxNumer_sub     |sub_32b                     |     8|
|110   |        ux_add          |add_32b                     |     8|
|111   |        uyNumer_add     |add_32b_64                  |    40|
|112   |        uy_add          |add_32b_65                  |     8|
|113   |        uz_sub          |sub_32b_66                  |     8|
|114   |      squareRoot1_6     |Sqrt_64b                    | 12666|
|115   |  hopper                |Hop                         |   558|
|116   |    u1                  |mult_signed_32              |   141|
|117   |    u2                  |mult_signed_32_3            |   141|
|118   |    u3                  |mult_signed_32_4            |   143|
|119   |  log_u1                |LogCalc                     |   197|
|120   |  mover                 |Move                        |   697|
|121   |  rand_u1               |rng                         |   206|
|122   |  rand_u2               |rng_0                       |   202|
|123   |  rand_u4               |rng_1                       |   179|
|124   |  rand_u5               |rng_2                       |   271|
+------+------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:02:20 . Memory (MB): peak = 1990.188 ; gain = 514.543 ; free physical = 241237 ; free virtual = 309799
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:02:22 . Memory (MB): peak = 1994.094 ; gain = 518.449 ; free physical = 243287 ; free virtual = 311850
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:22 . Memory (MB): peak = 1994.094 ; gain = 518.449 ; free physical = 243284 ; free virtual = 311839
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7992 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2098.352 ; gain = 0.000 ; free physical = 243580 ; free virtual = 312133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
482 Infos, 300 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:34 . Memory (MB): peak = 2098.352 ; gain = 622.805 ; free physical = 243666 ; free virtual = 312219
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:33 ; elapsed = 00:00:13 . Memory (MB): peak = 2720.008 ; gain = 621.656 ; free physical = 242732 ; free virtual = 311294
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clock]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2720.008 ; gain = 0.000 ; free physical = 242736 ; free virtual = 311299
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2744.020 ; gain = 0.000 ; free physical = 242583 ; free virtual = 311205
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2744.027 ; gain = 24.020 ; free physical = 242177 ; free virtual = 310745
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2818.547 ; gain = 74.520 ; free physical = 241810 ; free virtual = 310402
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3017.738 ; gain = 199.191 ; free physical = 244012 ; free virtual = 312600
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3017.742 ; gain = 0.004 ; free physical = 243907 ; free virtual = 312494

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1b9eaef5e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 243908 ; free virtual = 312495

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 87fe0a76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244151 ; free virtual = 312739
INFO: [Opt 31-389] Phase Retarget created 214 cells and removed 372 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f1d9c93

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 245309 ; free virtual = 313896
INFO: [Opt 31-389] Phase Constant propagation created 17 cells and removed 18 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 82665030

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244985 ; free virtual = 313571
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 82665030

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244891 ; free virtual = 313477
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: fd74ea52

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244668 ; free virtual = 313300
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: fd74ea52

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244642 ; free virtual = 313274
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             214  |             372  |                                              0  |
|  Constant propagation         |              17  |              18  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244625 ; free virtual = 313256
Ending Logic Optimization Task | Checksum: fd74ea52

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244629 ; free virtual = 313260

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: fd74ea52

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244620 ; free virtual = 313252

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fd74ea52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244612 ; free virtual = 313243

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244611 ; free virtual = 313243
Ending Netlist Obfuscation Task | Checksum: fd74ea52

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3017.742 ; gain = 0.000 ; free physical = 244605 ; free virtual = 313237
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 3017.742 ; gain = 0.004 ; free physical = 244596 ; free virtual = 313227
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: fd74ea52
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module PhotonCalculator ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.983 | TNS=-25304.864 |
PSMgr Creation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:04 . Memory (MB): peak = 3518.047 ; gain = 129.016 ; free physical = 243173 ; free virtual = 311770
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:00:39 ; elapsed = 00:00:08 . Memory (MB): peak = 3784.055 ; gain = 395.023 ; free physical = 243045 ; free virtual = 311642
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3832.445 ; gain = 48.391 ; free physical = 242926 ; free virtual = 311523
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 241863 ; free virtual = 310461
Power optimization passes: Time (s): cpu = 00:01:20 ; elapsed = 00:00:39 . Memory (MB): peak = 3832.445 ; gain = 443.414 ; free physical = 241778 ; free virtual = 310375

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242615 ; free virtual = 311212


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design PhotonCalculator ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 1 accepted clusters 1

Number of Slice Registers augmented: 0 newly gated: 4 Total: 12182
Number of SRLs augmented: 0  newly gated: 0 Total: 1566
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/4 RAMS dropped: 0/0 Clusters dropped: 0/1 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 9528e3a9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242525 ; free virtual = 311123
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 9528e3a9
Power optimization: Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3832.445 ; gain = 814.703 ; free physical = 242668 ; free virtual = 311266
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 10723040 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 73898fe1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242799 ; free virtual = 311396
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 73898fe1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242810 ; free virtual = 311407
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 73898fe1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242786 ; free virtual = 311384
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 73898fe1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243176 ; free virtual = 311773
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 73898fe1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243176 ; free virtual = 311773

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243182 ; free virtual = 311779
Ending Netlist Obfuscation Task | Checksum: 73898fe1

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243194 ; free virtual = 311792
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3832.445 ; gain = 814.703 ; free physical = 243194 ; free virtual = 311792
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243198 ; free virtual = 311856
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 351a56cf

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243198 ; free virtual = 311856
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243194 ; free virtual = 311854

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 70c09370

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244271 ; free virtual = 312896

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1341f9c27

Time (s): cpu = 00:00:49 ; elapsed = 00:00:26 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243547 ; free virtual = 312158

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1341f9c27

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243542 ; free virtual = 312153
Phase 1 Placer Initialization | Checksum: 1341f9c27

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243527 ; free virtual = 312138

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b77789ca

Time (s): cpu = 00:01:01 ; elapsed = 00:00:30 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243409 ; free virtual = 312020

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net dropSpin/scattererReflector/divide1_16/div_temp/A[0] could not be optimized because driver dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_32__14 could not be replicated
INFO: [Physopt 32-117] Net mover/D[0] could not be optimized because driver mover/prelim_result_i_32__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[15] could not be optimized because driver mover/prelim_result_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[11] could not be optimized because driver mover/prelim_result_i_20__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[10] could not be optimized because driver mover/prelim_result_i_21__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[5] could not be optimized because driver mover/prelim_result_i_26__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[12] could not be optimized because driver mover/prelim_result_i_19__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[13] could not be optimized because driver mover/prelim_result_i_18__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[14] could not be optimized because driver mover/prelim_result_i_17__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[9] could not be optimized because driver mover/prelim_result_i_22__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[2] could not be optimized because driver mover/prelim_result_i_29__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[8] could not be optimized because driver mover/prelim_result_i_23__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[4] could not be optimized because driver mover/prelim_result_i_27__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[7] could not be optimized because driver mover/prelim_result_i_24__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[3] could not be optimized because driver mover/prelim_result_i_28__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[6] could not be optimized because driver mover/prelim_result_i_25__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[1] could not be optimized because driver mover/prelim_result_i_30__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[0] could not be optimized because driver mover/prelim_result_i_31__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[30] could not be optimized because driver mover/prelim_result__0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[25] could not be optimized because driver mover/prelim_result__0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[24] could not be optimized because driver mover/prelim_result__0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[26] could not be optimized because driver mover/prelim_result__0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[27] could not be optimized because driver mover/prelim_result__0_i_4__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[19] could not be optimized because driver mover/prelim_result__0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[22] could not be optimized because driver mover/prelim_result__0_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[18] could not be optimized because driver mover/prelim_result__0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[21] could not be optimized because driver mover/prelim_result__0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[20] could not be optimized because driver mover/prelim_result__0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[23] could not be optimized because driver mover/prelim_result__0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[28] could not be optimized because driver mover/prelim_result__0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[16] could not be optimized because driver mover/prelim_result__0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[17] could not be optimized because driver mover/prelim_result__0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net mover/opb[29] could not be optimized because driver mover/prelim_result__0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[11] could not be optimized because driver boundaryChecker/c_tmp1_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[14] could not be optimized because driver boundaryChecker/c_tmp1_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[9] could not be optimized because driver boundaryChecker/c_tmp1_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[7] could not be optimized because driver boundaryChecker/c_tmp1_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[15] could not be optimized because driver boundaryChecker/c_tmp1_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[5] could not be optimized because driver boundaryChecker/c_tmp1_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[6] could not be optimized because driver boundaryChecker/c_tmp1_i_10__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[8] could not be optimized because driver boundaryChecker/c_tmp1_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[13] could not be optimized because driver boundaryChecker/c_tmp1_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[10] could not be optimized because driver boundaryChecker/c_tmp1_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[2] could not be optimized because driver boundaryChecker/c_tmp1_i_14__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[12] could not be optimized because driver boundaryChecker/c_tmp1_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[0] could not be optimized because driver boundaryChecker/c_tmp1_i_16__6 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[1] could not be optimized because driver boundaryChecker/c_tmp1_i_15__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[4] could not be optimized because driver boundaryChecker/c_tmp1_i_12__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/r_uy__59_reg[31]_0[3] could not be optimized because driver boundaryChecker/c_tmp1_i_13__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[6] could not be optimized because driver boundaryChecker/c_tmp1__0_i_9__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[1] could not be optimized because driver boundaryChecker/c_tmp1__0_i_14__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[8] could not be optimized because driver boundaryChecker/c_tmp1__0_i_7__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[4] could not be optimized because driver boundaryChecker/c_tmp1__0_i_11__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[0] could not be optimized because driver boundaryChecker/c_tmp1__0_i_15__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[9] could not be optimized because driver boundaryChecker/c_tmp1__0_i_6__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[10] could not be optimized because driver boundaryChecker/c_tmp1__0_i_5__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[5] could not be optimized because driver boundaryChecker/c_tmp1__0_i_10__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[12] could not be optimized because driver boundaryChecker/c_tmp1__0_i_3__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[11] could not be optimized because driver boundaryChecker/c_tmp1__0_i_4__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[7] could not be optimized because driver boundaryChecker/c_tmp1__0_i_8__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[13] could not be optimized because driver boundaryChecker/c_tmp1__0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[2] could not be optimized because driver boundaryChecker/c_tmp1__0_i_13__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[14] could not be optimized because driver boundaryChecker/c_tmp1__0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/B[3] could not be optimized because driver boundaryChecker/c_tmp1__0_i_12__4 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[10] could not be optimized because driver boundaryChecker/c_tmp1_i_21__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[5] could not be optimized because driver boundaryChecker/c_tmp1_i_26__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[7] could not be optimized because driver boundaryChecker/c_tmp1_i_24__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[13] could not be optimized because driver boundaryChecker/c_tmp1_i_18__5 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[15] could not be optimized because driver boundaryChecker/c_tmp1_i_16__5 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[11] could not be optimized because driver boundaryChecker/c_tmp1_i_20__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[12] could not be optimized because driver boundaryChecker/c_tmp1_i_19__5 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[1] could not be optimized because driver boundaryChecker/c_tmp1_i_30__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[9] could not be optimized because driver boundaryChecker/c_tmp1_i_22__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[14] could not be optimized because driver boundaryChecker/c_tmp1_i_17__5 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[6] could not be optimized because driver boundaryChecker/c_tmp1_i_25__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[3] could not be optimized because driver boundaryChecker/c_tmp1_i_28__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[8] could not be optimized because driver boundaryChecker/c_tmp1_i_23__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[4] could not be optimized because driver boundaryChecker/c_tmp1_i_27__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[2] could not be optimized because driver boundaryChecker/c_tmp1_i_29__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[0] could not be optimized because driver boundaryChecker/c_tmp1_i_31__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[27] could not be optimized because driver boundaryChecker/c_tmp1__0_i_4__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[29] could not be optimized because driver boundaryChecker/c_tmp1__0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[30] could not be optimized because driver boundaryChecker/c_tmp1__0_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[28] could not be optimized because driver boundaryChecker/c_tmp1__0_i_3__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[22] could not be optimized because driver boundaryChecker/c_tmp1__0_i_9__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[17] could not be optimized because driver boundaryChecker/c_tmp1__0_i_14__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[26] could not be optimized because driver boundaryChecker/c_tmp1__0_i_5__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[21] could not be optimized because driver boundaryChecker/c_tmp1__0_i_10__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[25] could not be optimized because driver boundaryChecker/c_tmp1__0_i_6__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[19] could not be optimized because driver boundaryChecker/c_tmp1__0_i_12__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[23] could not be optimized because driver boundaryChecker/c_tmp1__0_i_8__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[24] could not be optimized because driver boundaryChecker/c_tmp1__0_i_7__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[20] could not be optimized because driver boundaryChecker/c_tmp1__0_i_11__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[16] could not be optimized because driver boundaryChecker/c_tmp1__0_i_15__3 could not be replicated
INFO: [Physopt 32-117] Net boundaryChecker/b_tmp[18] could not be optimized because driver boundaryChecker/c_tmp1__0_i_13__3 could not be replicated
INFO: [Physopt 32-117] Net dropSpin/scattererReflector/multiplier3_34/b_tmp__0[7] could not be optimized because driver dropSpin/scattererReflector/multiplier3_34/c_tmp1_i_25 could not be replicated
INFO: [Physopt 32-117] Net dropSpin/scattererReflector/multiplier3_34/b_tmp__0[10] could not be optimized because driver dropSpin/scattererReflector/multiplier3_34/c_tmp1_i_22 could not be replicated
INFO: [Physopt 32-117] Net dropSpin/scattererReflector/multiplier3_34/b_tmp__0[12] could not be optimized because driver dropSpin/scattererReflector/multiplier3_34/c_tmp1_i_20 could not be replicated
INFO: [Physopt 32-117] Net dropSpin/scattererReflector/multiplier3_34/b_tmp__0[16] could not be optimized because driver dropSpin/scattererReflector/multiplier3_34/c_tmp1_i_16 could not be replicated
INFO: [Physopt 32-117] Net dropSpin/scattererReflector/multiplier3_34/b_tmp__0[11] could not be optimized because driver dropSpin/scattererReflector/multiplier3_34/c_tmp1_i_21 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-46] Identified 5 candidate nets for critical-cell optimization.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net boundaryChecker/uy_boundaryChecker[0]. Replicated 1 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net boundaryChecker/ux_boundaryChecker[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg35/o_cost_reg[31]_0[0]. Replicated 3 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg33/o_sintSinp_reg[31]_2[0]. Replicated 2 times.
INFO: found LUTFF LUTNM combined shapes, remove all shapes associated with the instance.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg33/Q[0]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243071 ; free virtual = 311766
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243065 ; free virtual = 311759

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            9  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            9  |              0  |                     5  |           0  |           6  |  00:00:03  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1127dd5a7

Time (s): cpu = 00:03:48 ; elapsed = 00:01:56 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242675 ; free virtual = 311371
Phase 2 Global Placement | Checksum: cd0d1811

Time (s): cpu = 00:03:53 ; elapsed = 00:01:58 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242680 ; free virtual = 311376

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cd0d1811

Time (s): cpu = 00:03:54 ; elapsed = 00:01:59 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 242664 ; free virtual = 311360

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12de4ece2

Time (s): cpu = 00:04:57 ; elapsed = 00:02:48 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244629 ; free virtual = 313182

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a643d7fd

Time (s): cpu = 00:04:58 ; elapsed = 00:02:48 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244571 ; free virtual = 313125

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cd6200c2

Time (s): cpu = 00:04:59 ; elapsed = 00:02:49 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244544 ; free virtual = 313098

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 12534a3d2

Time (s): cpu = 00:05:18 ; elapsed = 00:03:00 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243818 ; free virtual = 312372

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1103b136b

Time (s): cpu = 00:05:46 ; elapsed = 00:03:26 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244157 ; free virtual = 312711

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 153447c8f

Time (s): cpu = 00:05:50 ; elapsed = 00:03:30 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243998 ; free virtual = 312552

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f408994b

Time (s): cpu = 00:05:50 ; elapsed = 00:03:30 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243982 ; free virtual = 312536

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: fcf76129

Time (s): cpu = 00:06:07 ; elapsed = 00:03:39 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243751 ; free virtual = 312306
Phase 3 Detail Placement | Checksum: fcf76129

Time (s): cpu = 00:06:08 ; elapsed = 00:03:39 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243754 ; free virtual = 312310

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11e586fce

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 11e586fce

Time (s): cpu = 00:06:31 ; elapsed = 00:03:47 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244682 ; free virtual = 313254
INFO: [Place 30-746] Post Placement Timing Summary WNS=-23.820. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16f10dd80

Time (s): cpu = 00:07:08 ; elapsed = 00:04:06 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244651 ; free virtual = 313221
Phase 4.1 Post Commit Optimization | Checksum: 16f10dd80

Time (s): cpu = 00:07:08 ; elapsed = 00:04:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244677 ; free virtual = 313248

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16f10dd80

Time (s): cpu = 00:07:09 ; elapsed = 00:04:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244597 ; free virtual = 313168

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16f10dd80

Time (s): cpu = 00:07:10 ; elapsed = 00:04:08 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244591 ; free virtual = 313163

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244588 ; free virtual = 313160
Phase 4.4 Final Placement Cleanup | Checksum: 1ab9328a3

Time (s): cpu = 00:07:10 ; elapsed = 00:04:08 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244560 ; free virtual = 313132
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ab9328a3

Time (s): cpu = 00:07:11 ; elapsed = 00:04:09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244557 ; free virtual = 313129
Ending Placer Task | Checksum: 170c3ce42

Time (s): cpu = 00:07:11 ; elapsed = 00:04:09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244566 ; free virtual = 313138
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:17 ; elapsed = 00:04:15 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244549 ; free virtual = 313121
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244204 ; free virtual = 312776

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Place 30-34] Design utilization is very high. Please run report_utilization command to see design utilization.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.892 | TNS=-32206.237 |
Phase 1 Physical Synthesis Initialization | Checksum: 11a541116

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243958 ; free virtual = 312530
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.892 | TNS=-32206.237 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 25 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[62] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[61] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/o_hit_reg_rep__2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__3_q__0[2]. Replicated 2 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/o_hit_reg_rep__2[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-76] Pass 2. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res[31] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.892 | TNS=-32206.237 |
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243585 ; free virtual = 312158
Phase 2 Fanout Optimization | Checksum: 12b13a45b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243577 ; free virtual = 312151

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/res[31].  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/scatterer_0/div_overflow__14.  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_75
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_2_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_2
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[19].  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/res__3_q_reg[19]
INFO: [Physopt 32-662] Processed net dropSpin/photon35/B[11].  Did not re-place instance dropSpin/photon35/c_tmp1_i_20
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[16]_0.  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_145__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/prod2_36[55].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_7
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_172_n_0.  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_172
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_243_n_0.  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_243
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[59].  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_259
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[1].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[1]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/i__carry_i_3__2
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_7_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_7
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[21]_i_7_n_0.  Re-placed instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[21]_i_7
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[25]_i_7_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[25]_i_7
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_26_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_26
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[23]_i_7_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[23]_i_7
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/denom0[2]_i_21_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/denom0[2]_i_21
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_21_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_21
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_43_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_43
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/denom0[31]_i_6
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_100__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_100__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_294__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_294__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_37__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_37__0
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_484__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_484__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_7__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_7__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_9__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]_i_9__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[1].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[1]
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_450__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_450__0
INFO: [Physopt 32-662] Processed net dropSpin/photon35/B[9].  Did not re-place instance dropSpin/photon35/c_tmp1_i_22
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_448__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_448__0
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[13]_i_7_n_0.  Re-placed instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[13]_i_7
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[9]_i_7
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_408__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_408__0
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_406__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_406__0
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_350__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_350__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_33__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_33__0
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_348__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_348__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[0].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[0]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[14].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[14]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[15].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[15]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[0].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[0]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[14].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[14]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[15].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[15]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_96__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_96__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[23].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[23]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[23].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[23]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[28].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[28]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[28].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[28]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/prod2_36[62].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_4
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_6
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[11].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[11]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[18].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[18]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[20].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[20]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[30].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_21_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_21
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[27]_i_7_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[27]_i_7
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_10_n_0.  Re-placed instance dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_10
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_290__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_290__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[11].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[11]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[18].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[18]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[20].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[20]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[30].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[30]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[22].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[22]_i_1
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_288__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_288__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[22].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[22]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[17].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[17]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[25].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[25]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[17].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[17]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[25].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[25]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[27].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[27]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_35__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_35__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[27].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[27]
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_230__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_230__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[12].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[12]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[12].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[12]
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[3].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[3]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[3].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[3]
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_228__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_228__0
INFO: [Physopt 32-662] Processed net dropSpin/photon35/B[15].  Did not re-place instance dropSpin/photon35/c_tmp1_i_16__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/D[4].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[4]_i_1
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient[4].  Did not re-place instance dropSpin/scattererReflector/scatterer_0/pipeReg36/o_uyQuotient_reg[4]
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_177__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_177__0
INFO: [Physopt 32-662] Processed net dropSpin/photon35/B[12].  Did not re-place instance dropSpin/photon35/c_tmp1_i_19__0
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_175__0_n_0.  Re-placed instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_175__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_235__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_235__0
INFO: [Physopt 32-662] Processed net dropSpin/photon35/B[14].  Did not re-place instance dropSpin/photon35/c_tmp1_i_17__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_126__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_126__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_245__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_245__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[56].  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_239
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[58].  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_260
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/prod2_36[57].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_9
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_22
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0.  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0].  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_72__0
INFO: [Physopt 32-662] Processed net dropSpin/photon35/c_tmp1_i_70__0_n_0.  Did not re-place instance dropSpin/photon35/c_tmp1_i_70__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_129__0_n_0.  Did not re-place instance dropSpin/scattererReflector/squareRoot1_6/op__7_q[63]_i_129__0
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/multiplier2_36/prod2_36[61].  Did not re-place instance dropSpin/scattererReflector/multiplier2_36/o_uy_transmitted[30]_i_2
INFO: [Physopt 32-663] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3_n_0.  Re-placed instance dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_3
INFO: [Physopt 32-662] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2].  Did not re-place instance dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_68__4
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 19 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 19 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.807 | TNS=-32183.645 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243526 ; free virtual = 312098
Phase 3 Placement Based Optimization | Checksum: 196ea35b5

Time (s): cpu = 00:01:02 ; elapsed = 00:00:19 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243501 ; free virtual = 312074

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 27 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net dropSpin/scattererReflector/divide1_16/div_temp/c_tmp1_i_243_n_0. Rewired (signal push) dropSpin/scattererReflector/divide1_16/div_temp/quot1_16[59] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net dropSpin/scattererReflector/multiplier2_36/o_uyQuotient[30]_i_27_n_0. Rewired (signal push) dropSpin/scattererReflector/multiplier2_36/prod2_36[57] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[3]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[7]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[10]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[9]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/multiplier1_36/o_uxQuotient[30]_i_16_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[13]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[14]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[63]_0. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[15]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[17]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[16]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[24]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[20]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[19]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[21]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[25]. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244720 ; free virtual = 313291
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.797 | TNS=-32182.386 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244720 ; free virtual = 313291
Phase 4 Rewire | Checksum: 1599358cf

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244707 ; free virtual = 313279

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 100 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[5]. Replicated 2 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/quo18_q_reg[16]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[20]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[22]. Replicated 4 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__11_q[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/prod1_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[4]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[5] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[25]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/prod1_36[55] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__11_q[2]. Replicated 6 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__3_q__0[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[24]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[26]. Replicated 4 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[56] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[1]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res__3_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[8]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res__3_q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[0]. Replicated 2 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[5]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[29]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res__3_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[23]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[11]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__3_q[8]. Replicated 7 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__3_q__0[2]_repN. Replicated 5 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[58] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/prod1_36[48] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[28]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[30]. Replicated 2 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res__3_q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/prod1_36[54] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__3_q[6]. Replicated 7 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[11] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[5]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/prod1_36[57] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/divide1_16/div_temp/op1_36_2_scatterer[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__11_q[8]. Replicated 7 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[12]. Replicated 3 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier2_36/prod2_36[51] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[4]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[6]. Replicated 1 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/multiplier1_36/prod1_36[53] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res__3_q[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[9]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[33]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[27]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__7_q[6]. Replicated 2 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/B[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[7]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__11_q[6]. Replicated 8 times.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net dropSpin/photon35/b_tmp[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/one__11_q[12]. Replicated 6 times.
INFO: [Physopt 32-572] Net dropSpin/scattererReflector/squareRoot1_6/res__3_q[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[32]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__3_q[34]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[9]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dropSpin/scattererReflector/squareRoot1_6/res__11_q[7]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 46 nets. Created 150 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 46 nets or cells. Created 150 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.782 | TNS=-33270.993 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244393 ; free virtual = 312931
Phase 5 Critical Cell Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:12 ; elapsed = 00:02:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244349 ; free virtual = 312888

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:12 ; elapsed = 00:02:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244198 ; free virtual = 312736

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:12 ; elapsed = 00:02:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244164 ; free virtual = 312702

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:12 ; elapsed = 00:02:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244163 ; free virtual = 312702

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:13 ; elapsed = 00:02:07 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244159 ; free virtual = 312697

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 22 nets.  Swapped 508 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 22 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 508 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-23.677 | TNS=-33215.547 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244149 ; free virtual = 312687
Phase 10 Critical Pin Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:15 ; elapsed = 00:02:08 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244139 ; free virtual = 312677

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:15 ; elapsed = 00:02:09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244112 ; free virtual = 312651

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 187fd008c

Time (s): cpu = 00:05:15 ; elapsed = 00:02:09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244083 ; free virtual = 312621
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244083 ; free virtual = 312621
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-23.677 | TNS=-33215.547 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:08  |
|  Placement Based    |          0.085  |         22.592  |            0  |              0  |                    19  |           0  |           1  |  00:00:05  |
|  Rewire             |          0.010  |          1.259  |            0  |              0  |                     2  |           0  |           1  |  00:00:05  |
|  Critical Cell      |          0.015  |      -1088.607  |          150  |              0  |                    46  |           0  |           1  |  00:01:41  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.105  |         55.446  |            0  |              0  |                    22  |           0  |           1  |  00:00:01  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.215  |      -1009.310  |          152  |              0  |                    90  |           0  |          11  |  00:02:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244074 ; free virtual = 312612
Ending Physical Synthesis Task | Checksum: 19b7ce448

Time (s): cpu = 00:05:15 ; elapsed = 00:02:09 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244042 ; free virtual = 312581
INFO: [Common 17-83] Releasing license: Implementation
279 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:37 ; elapsed = 00:02:15 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244073 ; free virtual = 312611
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244065 ; free virtual = 312603
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244022 ; free virtual = 312585
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243668 ; free virtual = 312292
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243406 ; free virtual = 311965
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244265 ; free virtual = 312823
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b1e33f4d ConstDB: 0 ShapeSum: 66e07821 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "sint[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "sint[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clock" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed2[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed2[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OneOver_MutMaxrad_1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OneOver_MutMaxrad_1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OneOver_MutMaxrad_3[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OneOver_MutMaxrad_3[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OneOver_MutMaxrad_0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OneOver_MutMaxrad_0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "OneOver_MutMaxrad_2[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "OneOver_MutMaxrad_2[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "maxDepth_over_maxRadius[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "maxDepth_over_maxRadius[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initialWeight[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initialWeight[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initialWeight[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initialWeight[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "initialWeight[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "initialWeight[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction5[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction5[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction4[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction4[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction2[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction2[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "muaFraction3[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "muaFraction3[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "randseed5[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "randseed5[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "down_rFresnel[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "down_rFresnel[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ec077d71

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 245270 ; free virtual = 313828
Post Restoration Checksum: NetGraph: ebf4aa2a NumContArr: 12d347 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ec077d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 245318 ; free virtual = 313876

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ec077d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 245119 ; free virtual = 313676

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ec077d71

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 245204 ; free virtual = 313761
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: bf604b22

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244780 ; free virtual = 313338
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.777| TNS=-30969.734| WHS=0.017  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ae570e28

Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244543 ; free virtual = 313103

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f56d1d51

Time (s): cpu = 00:01:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 244176 ; free virtual = 312737

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8600
 Number of Nodes with overlaps = 1324
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 126
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.932| TNS=-55317.969| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 7738ff38

Time (s): cpu = 00:03:07 ; elapsed = 00:01:20 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243712 ; free virtual = 312278

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1573
 Number of Nodes with overlaps = 500
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.468| TNS=-55245.238| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1607fed73

Time (s): cpu = 00:03:50 ; elapsed = 00:01:47 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 245402 ; free virtual = 313960

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1419
 Number of Nodes with overlaps = 341
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.954| TNS=-55349.523| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 15df1524e

Time (s): cpu = 00:04:28 ; elapsed = 00:02:10 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243489 ; free virtual = 312051
Phase 4 Rip-up And Reroute | Checksum: 15df1524e

Time (s): cpu = 00:04:28 ; elapsed = 00:02:10 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243453 ; free virtual = 312015

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 130db53f5

Time (s): cpu = 00:04:32 ; elapsed = 00:02:11 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243506 ; free virtual = 312068
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.468| TNS=-55245.203| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a81414d8

Time (s): cpu = 00:04:33 ; elapsed = 00:02:12 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243489 ; free virtual = 312052

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a81414d8

Time (s): cpu = 00:04:34 ; elapsed = 00:02:12 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243488 ; free virtual = 312050
Phase 5 Delay and Skew Optimization | Checksum: 1a81414d8

Time (s): cpu = 00:04:34 ; elapsed = 00:02:12 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243486 ; free virtual = 312048

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bc12bac9

Time (s): cpu = 00:04:38 ; elapsed = 00:02:14 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243467 ; free virtual = 312029
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.387| TNS=-55190.840| WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1bc12bac9

Time (s): cpu = 00:04:38 ; elapsed = 00:02:14 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243472 ; free virtual = 312035
Phase 6 Post Hold Fix | Checksum: 1bc12bac9

Time (s): cpu = 00:04:38 ; elapsed = 00:02:14 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243473 ; free virtual = 312036

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 26.909 %
  Global Horizontal Routing Utilization  = 29.8114 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 91.8919%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y106 -> INT_L_X40Y106
   INT_R_X29Y103 -> INT_R_X29Y103
   INT_R_X29Y87 -> INT_R_X29Y87
   INT_L_X54Y54 -> INT_L_X54Y54
South Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X61Y113 -> INT_R_X61Y113
   INT_R_X27Y85 -> INT_R_X27Y85
   INT_L_X28Y82 -> INT_L_X28Y82
   INT_R_X29Y82 -> INT_R_X29Y82
   INT_L_X24Y81 -> INT_L_X24Y81
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y91 -> INT_L_X26Y91
   INT_R_X29Y81 -> INT_R_X29Y81
West Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X64Y81 -> INT_L_X64Y81
   INT_L_X64Y80 -> INT_L_X64Y80
   INT_R_X19Y48 -> INT_R_X19Y48
   INT_R_X19Y45 -> INT_R_X19Y45
   INT_R_X17Y44 -> INT_R_X17Y44

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: 1fc098f1e

Time (s): cpu = 00:04:39 ; elapsed = 00:02:15 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243460 ; free virtual = 312023

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fc098f1e

Time (s): cpu = 00:04:39 ; elapsed = 00:02:15 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243446 ; free virtual = 312008

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11b5b5d83

Time (s): cpu = 00:04:44 ; elapsed = 00:02:20 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243405 ; free virtual = 311968

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-25.387| TNS=-55190.840| WHS=0.095  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 11b5b5d83

Time (s): cpu = 00:04:44 ; elapsed = 00:02:20 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243345 ; free virtual = 311909
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:44 ; elapsed = 00:02:20 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243420 ; free virtual = 311983

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:52 ; elapsed = 00:02:26 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243420 ; free virtual = 311983
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243416 ; free virtual = 311979
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243303 ; free virtual = 311896
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243010 ; free virtual = 311679
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 243786 ; free virtual = 312373
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clock" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 246588 ; free virtual = 315172
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
report_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3832.445 ; gain = 0.000 ; free physical = 245635 ; free virtual = 314220
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3851.680 ; gain = 19.234 ; free physical = 244901 ; free virtual = 313490
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/PhotonCalculator/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3851.680 ; gain = 0.000 ; free physical = 243934 ; free virtual = 312523
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:10:28 2022...
