
Xmega_NXT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001ae4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000036  00802000  00001ae4  00001b78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000049f  00802036  00802036  00001bae  2**0
                  ALLOC
  3 .stab         00002b08  00000000  00000000  00001bb0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000a29  00000000  00000000  000046b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  000050e1  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000280  00000000  00000000  00005110  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004bd5  00000000  00000000  00005390  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000f63  00000000  00000000  00009f65  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001a18  00000000  00000000  0000aec8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000958  00000000  00000000  0000c8e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002d17  00000000  00000000  0000d238  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000268d  00000000  00000000  0000ff4f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000200  00000000  00000000  000125dc  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	20 c1       	rjmp	.+576    	; 0x246 <__bad_interrupt>
       6:	00 00       	nop
       8:	6f c2       	rjmp	.+1246   	; 0x4e8 <__vector_2>
       a:	00 00       	nop
       c:	1c c1       	rjmp	.+568    	; 0x246 <__bad_interrupt>
       e:	00 00       	nop
      10:	1a c1       	rjmp	.+564    	; 0x246 <__bad_interrupt>
      12:	00 00       	nop
      14:	18 c1       	rjmp	.+560    	; 0x246 <__bad_interrupt>
      16:	00 00       	nop
      18:	16 c1       	rjmp	.+556    	; 0x246 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	14 c1       	rjmp	.+552    	; 0x246 <__bad_interrupt>
      1e:	00 00       	nop
      20:	12 c1       	rjmp	.+548    	; 0x246 <__bad_interrupt>
      22:	00 00       	nop
      24:	10 c1       	rjmp	.+544    	; 0x246 <__bad_interrupt>
      26:	00 00       	nop
      28:	0e c1       	rjmp	.+540    	; 0x246 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0c c1       	rjmp	.+536    	; 0x246 <__bad_interrupt>
      2e:	00 00       	nop
      30:	27 c2       	rjmp	.+1102   	; 0x480 <__vector_12>
      32:	00 00       	nop
      34:	08 c1       	rjmp	.+528    	; 0x246 <__bad_interrupt>
      36:	00 00       	nop
      38:	06 c1       	rjmp	.+524    	; 0x246 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	04 c1       	rjmp	.+520    	; 0x246 <__bad_interrupt>
      3e:	00 00       	nop
      40:	02 c1       	rjmp	.+516    	; 0x246 <__bad_interrupt>
      42:	00 00       	nop
      44:	00 c1       	rjmp	.+512    	; 0x246 <__bad_interrupt>
      46:	00 00       	nop
      48:	fe c0       	rjmp	.+508    	; 0x246 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	fc c0       	rjmp	.+504    	; 0x246 <__bad_interrupt>
      4e:	00 00       	nop
      50:	5f c2       	rjmp	.+1214   	; 0x510 <__vector_20>
      52:	00 00       	nop
      54:	f8 c0       	rjmp	.+496    	; 0x246 <__bad_interrupt>
      56:	00 00       	nop
      58:	f6 c0       	rjmp	.+492    	; 0x246 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	f4 c0       	rjmp	.+488    	; 0x246 <__bad_interrupt>
      5e:	00 00       	nop
      60:	f2 c0       	rjmp	.+484    	; 0x246 <__bad_interrupt>
      62:	00 00       	nop
      64:	f0 c0       	rjmp	.+480    	; 0x246 <__bad_interrupt>
      66:	00 00       	nop
      68:	ee c0       	rjmp	.+476    	; 0x246 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ec c0       	rjmp	.+472    	; 0x246 <__bad_interrupt>
      6e:	00 00       	nop
      70:	37 c1       	rjmp	.+622    	; 0x2e0 <__vector_28>
      72:	00 00       	nop
      74:	69 c1       	rjmp	.+722    	; 0x348 <__vector_29>
      76:	00 00       	nop
      78:	e6 c0       	rjmp	.+460    	; 0x246 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e4 c0       	rjmp	.+456    	; 0x246 <__bad_interrupt>
      7e:	00 00       	nop
      80:	e2 c0       	rjmp	.+452    	; 0x246 <__bad_interrupt>
      82:	00 00       	nop
      84:	e0 c0       	rjmp	.+448    	; 0x246 <__bad_interrupt>
      86:	00 00       	nop
      88:	de c0       	rjmp	.+444    	; 0x246 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	dc c0       	rjmp	.+440    	; 0x246 <__bad_interrupt>
      8e:	00 00       	nop
      90:	da c0       	rjmp	.+436    	; 0x246 <__bad_interrupt>
      92:	00 00       	nop
      94:	d8 c0       	rjmp	.+432    	; 0x246 <__bad_interrupt>
      96:	00 00       	nop
      98:	d6 c0       	rjmp	.+428    	; 0x246 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	d4 c0       	rjmp	.+424    	; 0x246 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	d2 c0       	rjmp	.+420    	; 0x246 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	d0 c0       	rjmp	.+416    	; 0x246 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	ce c0       	rjmp	.+412    	; 0x246 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	cc c0       	rjmp	.+408    	; 0x246 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	ca c0       	rjmp	.+404    	; 0x246 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c8 c0       	rjmp	.+400    	; 0x246 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c6 c0       	rjmp	.+396    	; 0x246 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	2d c3       	rjmp	.+1626   	; 0x718 <__vector_47>
      be:	00 00       	nop
      c0:	c2 c0       	rjmp	.+388    	; 0x246 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	c0 c0       	rjmp	.+384    	; 0x246 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	be c0       	rjmp	.+380    	; 0x246 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	bc c0       	rjmp	.+376    	; 0x246 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	ba c0       	rjmp	.+372    	; 0x246 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b8 c0       	rjmp	.+368    	; 0x246 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	b6 c0       	rjmp	.+364    	; 0x246 <__bad_interrupt>
      da:	00 00       	nop
      dc:	b4 c0       	rjmp	.+360    	; 0x246 <__bad_interrupt>
      de:	00 00       	nop
      e0:	b2 c0       	rjmp	.+356    	; 0x246 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b0 c0       	rjmp	.+352    	; 0x246 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	ae c0       	rjmp	.+348    	; 0x246 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ac c0       	rjmp	.+344    	; 0x246 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	aa c0       	rjmp	.+340    	; 0x246 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a8 c0       	rjmp	.+336    	; 0x246 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a6 c0       	rjmp	.+332    	; 0x246 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a4 c0       	rjmp	.+328    	; 0x246 <__bad_interrupt>
      fe:	00 00       	nop
     100:	a2 c0       	rjmp	.+324    	; 0x246 <__bad_interrupt>
     102:	00 00       	nop
     104:	a0 c0       	rjmp	.+320    	; 0x246 <__bad_interrupt>
     106:	00 00       	nop
     108:	9e c0       	rjmp	.+316    	; 0x246 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9c c0       	rjmp	.+312    	; 0x246 <__bad_interrupt>
     10e:	00 00       	nop
     110:	9a c0       	rjmp	.+308    	; 0x246 <__bad_interrupt>
     112:	00 00       	nop
     114:	98 c0       	rjmp	.+304    	; 0x246 <__bad_interrupt>
     116:	00 00       	nop
     118:	96 c0       	rjmp	.+300    	; 0x246 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	94 c0       	rjmp	.+296    	; 0x246 <__bad_interrupt>
     11e:	00 00       	nop
     120:	92 c0       	rjmp	.+292    	; 0x246 <__bad_interrupt>
     122:	00 00       	nop
     124:	90 c0       	rjmp	.+288    	; 0x246 <__bad_interrupt>
     126:	00 00       	nop
     128:	8e c0       	rjmp	.+284    	; 0x246 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	8c c0       	rjmp	.+280    	; 0x246 <__bad_interrupt>
     12e:	00 00       	nop
     130:	8a c0       	rjmp	.+276    	; 0x246 <__bad_interrupt>
     132:	00 00       	nop
     134:	88 c0       	rjmp	.+272    	; 0x246 <__bad_interrupt>
     136:	00 00       	nop
     138:	86 c0       	rjmp	.+268    	; 0x246 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	67 c2       	rjmp	.+1230   	; 0x60c <__vector_79>
     13e:	00 00       	nop
     140:	82 c0       	rjmp	.+260    	; 0x246 <__bad_interrupt>
     142:	00 00       	nop
     144:	80 c0       	rjmp	.+256    	; 0x246 <__bad_interrupt>
     146:	00 00       	nop
     148:	7e c0       	rjmp	.+252    	; 0x246 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	7c c0       	rjmp	.+248    	; 0x246 <__bad_interrupt>
     14e:	00 00       	nop
     150:	7a c0       	rjmp	.+244    	; 0x246 <__bad_interrupt>
     152:	00 00       	nop
     154:	9e c2       	rjmp	.+1340   	; 0x692 <__vector_85>
     156:	00 00       	nop
     158:	76 c0       	rjmp	.+236    	; 0x246 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	74 c0       	rjmp	.+232    	; 0x246 <__bad_interrupt>
     15e:	00 00       	nop
     160:	27 c1       	rjmp	.+590    	; 0x3b0 <__vector_88>
     162:	00 00       	nop
     164:	59 c1       	rjmp	.+690    	; 0x418 <__vector_89>
     166:	00 00       	nop
     168:	6e c0       	rjmp	.+220    	; 0x246 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6c c0       	rjmp	.+216    	; 0x246 <__bad_interrupt>
     16e:	00 00       	nop
     170:	6a c0       	rjmp	.+212    	; 0x246 <__bad_interrupt>
     172:	00 00       	nop
     174:	68 c0       	rjmp	.+208    	; 0x246 <__bad_interrupt>
     176:	00 00       	nop
     178:	66 c0       	rjmp	.+204    	; 0x246 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	64 c0       	rjmp	.+200    	; 0x246 <__bad_interrupt>
     17e:	00 00       	nop
     180:	62 c0       	rjmp	.+196    	; 0x246 <__bad_interrupt>
     182:	00 00       	nop
     184:	60 c0       	rjmp	.+192    	; 0x246 <__bad_interrupt>
     186:	00 00       	nop
     188:	5e c0       	rjmp	.+188    	; 0x246 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5c c0       	rjmp	.+184    	; 0x246 <__bad_interrupt>
     18e:	00 00       	nop
     190:	5a c0       	rjmp	.+180    	; 0x246 <__bad_interrupt>
     192:	00 00       	nop
     194:	58 c0       	rjmp	.+176    	; 0x246 <__bad_interrupt>
     196:	00 00       	nop
     198:	56 c0       	rjmp	.+172    	; 0x246 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	54 c0       	rjmp	.+168    	; 0x246 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	52 c0       	rjmp	.+164    	; 0x246 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	50 c0       	rjmp	.+160    	; 0x246 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4e c0       	rjmp	.+156    	; 0x246 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	4c c0       	rjmp	.+152    	; 0x246 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	4a c0       	rjmp	.+148    	; 0x246 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	48 c0       	rjmp	.+144    	; 0x246 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	46 c0       	rjmp	.+140    	; 0x246 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	44 c0       	rjmp	.+136    	; 0x246 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	42 c0       	rjmp	.+132    	; 0x246 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	40 c0       	rjmp	.+128    	; 0x246 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	3e c0       	rjmp	.+124    	; 0x246 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	3c c0       	rjmp	.+120    	; 0x246 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	3a c0       	rjmp	.+116    	; 0x246 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	38 c0       	rjmp	.+112    	; 0x246 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	36 c0       	rjmp	.+108    	; 0x246 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	34 c0       	rjmp	.+104    	; 0x246 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	32 c0       	rjmp	.+100    	; 0x246 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	30 c0       	rjmp	.+96     	; 0x246 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2e c0       	rjmp	.+92     	; 0x246 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2c c0       	rjmp	.+88     	; 0x246 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2a c0       	rjmp	.+84     	; 0x246 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	28 c0       	rjmp	.+80     	; 0x246 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	26 c0       	rjmp	.+76     	; 0x246 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	df e3       	ldi	r29, 0x3F	; 63
     204:	de bf       	out	0x3e, r29	; 62
     206:	cd bf       	out	0x3d, r28	; 61
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60
     20c:	18 be       	out	0x38, r1	; 56
     20e:	19 be       	out	0x39, r1	; 57
     210:	1a be       	out	0x3a, r1	; 58
     212:	1b be       	out	0x3b, r1	; 59

00000214 <__do_copy_data>:
     214:	10 e2       	ldi	r17, 0x20	; 32
     216:	a0 e0       	ldi	r26, 0x00	; 0
     218:	b0 e2       	ldi	r27, 0x20	; 32
     21a:	e4 ee       	ldi	r30, 0xE4	; 228
     21c:	fa e1       	ldi	r31, 0x1A	; 26
     21e:	00 e0       	ldi	r16, 0x00	; 0
     220:	0b bf       	out	0x3b, r16	; 59
     222:	02 c0       	rjmp	.+4      	; 0x228 <__do_copy_data+0x14>
     224:	07 90       	elpm	r0, Z+
     226:	0d 92       	st	X+, r0
     228:	a6 33       	cpi	r26, 0x36	; 54
     22a:	b1 07       	cpc	r27, r17
     22c:	d9 f7       	brne	.-10     	; 0x224 <__do_copy_data+0x10>
     22e:	1b be       	out	0x3b, r1	; 59

00000230 <__do_clear_bss>:
     230:	24 e2       	ldi	r18, 0x24	; 36
     232:	a6 e3       	ldi	r26, 0x36	; 54
     234:	b0 e2       	ldi	r27, 0x20	; 32
     236:	01 c0       	rjmp	.+2      	; 0x23a <.do_clear_bss_start>

00000238 <.do_clear_bss_loop>:
     238:	1d 92       	st	X+, r1

0000023a <.do_clear_bss_start>:
     23a:	a5 3d       	cpi	r26, 0xD5	; 213
     23c:	b2 07       	cpc	r27, r18
     23e:	e1 f7       	brne	.-8      	; 0x238 <.do_clear_bss_loop>
     240:	84 d3       	rcall	.+1800   	; 0x94a <main>
     242:	0c 94 70 0d 	jmp	0x1ae0	; 0x1ae0 <_exit>

00000246 <__bad_interrupt>:
     246:	dc ce       	rjmp	.-584    	; 0x0 <__vectors>

00000248 <CCPWrite>:
 */
void CLKSYS_Prescalers_Config( CLK_PSADIV_t PSAfactor,
                               CLK_PSBCDIV_t PSBCfactor )
{
	uint8_t PSconfig = (uint8_t) PSAfactor | PSBCfactor;
	CCPWrite( &CLK.PSCTRL, PSconfig );
     248:	0f 93       	push	r16
     24a:	cf 93       	push	r28
     24c:	df 93       	push	r29
     24e:	1f 92       	push	r1
     250:	cd b7       	in	r28, 0x3d	; 61
     252:	de b7       	in	r29, 0x3e	; 62
     254:	2f b7       	in	r18, 0x3f	; 63
     256:	29 83       	std	Y+1, r18	; 0x01
     258:	f8 94       	cli
     25a:	1b be       	out	0x3b, r1	; 59
     25c:	fc 01       	movw	r30, r24
     25e:	08 ed       	ldi	r16, 0xD8	; 216
     260:	04 bf       	out	0x34, r16	; 52
     262:	60 83       	st	Z, r22
     264:	89 81       	ldd	r24, Y+1	; 0x01
     266:	8f bf       	out	0x3f, r24	; 63
     268:	0f 90       	pop	r0
     26a:	df 91       	pop	r29
     26c:	cf 91       	pop	r28
     26e:	0f 91       	pop	r16
     270:	08 95       	ret

00000272 <CLKSYS_Disable>:
     272:	e0 e5       	ldi	r30, 0x50	; 80
     274:	f0 e0       	ldi	r31, 0x00	; 0
     276:	90 81       	ld	r25, Z
     278:	28 2f       	mov	r18, r24
     27a:	20 95       	com	r18
     27c:	92 23       	and	r25, r18
     27e:	90 83       	st	Z, r25
     280:	90 81       	ld	r25, Z
     282:	89 23       	and	r24, r25
     284:	08 95       	ret

00000286 <CLKSYS_Main_ClockSource_Select>:
 *                       prescaler block.
 *
 *  \return  Non-zero if change was successful.
 */
uint8_t CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_t clockSource )
{
     286:	1f 93       	push	r17
     288:	cf 93       	push	r28
     28a:	df 93       	push	r29
     28c:	18 2f       	mov	r17, r24
	uint8_t clkCtrl = ( CLK.CTRL & ~CLK_SCLKSEL_gm ) | clockSource;
     28e:	c0 e4       	ldi	r28, 0x40	; 64
     290:	d0 e0       	ldi	r29, 0x00	; 0
     292:	68 81       	ld	r22, Y
     294:	68 7f       	andi	r22, 0xF8	; 248
     296:	68 2b       	or	r22, r24
	CCPWrite( &CLK.CTRL, clkCtrl );
     298:	80 e4       	ldi	r24, 0x40	; 64
     29a:	90 e0       	ldi	r25, 0x00	; 0
     29c:	d5 df       	rcall	.-86     	; 0x248 <CCPWrite>
	clkCtrl = ( CLK.CTRL & clockSource );
     29e:	88 81       	ld	r24, Y
	return clkCtrl;
}
     2a0:	81 23       	and	r24, r17
     2a2:	df 91       	pop	r29
     2a4:	cf 91       	pop	r28
     2a6:	1f 91       	pop	r17
     2a8:	08 95       	ret

000002aa <TWIC_SlaveProcessData>:
	}
}

void TWIC_SlaveProcessData(void)
{
	uint8_t askbyte = twiSlave.receivedData[0];
     2aa:	e0 91 41 21 	lds	r30, 0x2141
	
	for(uint8_t i = 0; i < 16; i++) //give the right information back
	{
		twiSlave.sendData[i] = TWIOut[i+askbyte];
     2ae:	f0 e0       	ldi	r31, 0x00	; 0
		PORTE.OUTCLR = PIN3_bm;
		sonarSwitch = 1;
	}
}

void TWIC_SlaveProcessData(void)
     2b0:	e3 53       	subi	r30, 0x33	; 51
     2b2:	fd 4d       	sbci	r31, 0xDD	; 221
     2b4:	80 e0       	ldi	r24, 0x00	; 0
     2b6:	90 e0       	ldi	r25, 0x00	; 0
{
	uint8_t askbyte = twiSlave.receivedData[0];
	
	for(uint8_t i = 0; i < 16; i++) //give the right information back
	{
		twiSlave.sendData[i] = TWIOut[i+askbyte];
     2b8:	21 91       	ld	r18, Z+
     2ba:	dc 01       	movw	r26, r24
     2bc:	af 57       	subi	r26, 0x7F	; 127
     2be:	be 4d       	sbci	r27, 0xDE	; 222
     2c0:	2c 93       	st	X, r18
     2c2:	01 96       	adiw	r24, 0x01	; 1

void TWIC_SlaveProcessData(void)
{
	uint8_t askbyte = twiSlave.receivedData[0];
	
	for(uint8_t i = 0; i < 16; i++) //give the right information back
     2c4:	80 31       	cpi	r24, 0x10	; 16
     2c6:	91 05       	cpc	r25, r1
     2c8:	b9 f7       	brne	.-18     	; 0x2b8 <TWIC_SlaveProcessData+0xe>
	{
		twiSlave.sendData[i] = TWIOut[i+askbyte];
	}
	
	if(twiSlave.receivedData[0] == RFID_DETECT_RESET_ADDRES) TWIOut[RFID_DETECT_ADDRESS] = 0; //card has been read
     2ca:	80 91 41 21 	lds	r24, 0x2141
     2ce:	80 31       	cpi	r24, 0x10	; 16
     2d0:	11 f4       	brne	.+4      	; 0x2d6 <TWIC_SlaveProcessData+0x2c>
     2d2:	10 92 cd 22 	sts	0x22CD, r1
	
	PORTE.OUTTGL = PIN0_bm;
     2d6:	81 e0       	ldi	r24, 0x01	; 1
     2d8:	e0 e8       	ldi	r30, 0x80	; 128
     2da:	f6 e0       	ldi	r31, 0x06	; 6
     2dc:	87 83       	std	Z+7, r24	; 0x07
     2de:	08 95       	ret

000002e0 <__vector_28>:
/*!
 *  \brief Interrupt Service Routine for receiving with UARTC1.
 *         This ISR is only defined if the macro ENABLE_UART_C1 is defined.
 */
ISR(USARTC1_RXC_vect)
{
     2e0:	1f 92       	push	r1
     2e2:	0f 92       	push	r0
     2e4:	0f b6       	in	r0, 0x3f	; 63
     2e6:	0f 92       	push	r0
     2e8:	11 24       	eor	r1, r1
     2ea:	08 b6       	in	r0, 0x38	; 56
     2ec:	0f 92       	push	r0
     2ee:	18 be       	out	0x38, r1	; 56
     2f0:	09 b6       	in	r0, 0x39	; 57
     2f2:	0f 92       	push	r0
     2f4:	19 be       	out	0x39, r1	; 57
     2f6:	0b b6       	in	r0, 0x3b	; 59
     2f8:	0f 92       	push	r0
     2fa:	1b be       	out	0x3b, r1	; 59
     2fc:	2f 93       	push	r18
     2fe:	3f 93       	push	r19
     300:	4f 93       	push	r20
     302:	5f 93       	push	r21
     304:	6f 93       	push	r22
     306:	7f 93       	push	r23
     308:	8f 93       	push	r24
     30a:	9f 93       	push	r25
     30c:	af 93       	push	r26
     30e:	bf 93       	push	r27
     310:	ef 93       	push	r30
     312:	ff 93       	push	r31
  USART_RXComplete(&uartC1);
     314:	86 ec       	ldi	r24, 0xC6	; 198
     316:	91 e2       	ldi	r25, 0x21	; 33
     318:	a4 d6       	rcall	.+3400   	; 0x1062 <USART_RXComplete>
}
     31a:	ff 91       	pop	r31
     31c:	ef 91       	pop	r30
     31e:	bf 91       	pop	r27
     320:	af 91       	pop	r26
     322:	9f 91       	pop	r25
     324:	8f 91       	pop	r24
     326:	7f 91       	pop	r23
     328:	6f 91       	pop	r22
     32a:	5f 91       	pop	r21
     32c:	4f 91       	pop	r20
     32e:	3f 91       	pop	r19
     330:	2f 91       	pop	r18
     332:	0f 90       	pop	r0
     334:	0b be       	out	0x3b, r0	; 59
     336:	0f 90       	pop	r0
     338:	09 be       	out	0x39, r0	; 57
     33a:	0f 90       	pop	r0
     33c:	08 be       	out	0x38, r0	; 56
     33e:	0f 90       	pop	r0
     340:	0f be       	out	0x3f, r0	; 63
     342:	0f 90       	pop	r0
     344:	1f 90       	pop	r1
     346:	18 95       	reti

00000348 <__vector_29>:
/*!
 *  \brief Interrupt Service Routine for transmitting with UARTC1.
 *         This ISR is only defined if the macro ENABLE_UART_C1 is defined.
 */
ISR(USARTC1_DRE_vect)
{
     348:	1f 92       	push	r1
     34a:	0f 92       	push	r0
     34c:	0f b6       	in	r0, 0x3f	; 63
     34e:	0f 92       	push	r0
     350:	11 24       	eor	r1, r1
     352:	08 b6       	in	r0, 0x38	; 56
     354:	0f 92       	push	r0
     356:	18 be       	out	0x38, r1	; 56
     358:	09 b6       	in	r0, 0x39	; 57
     35a:	0f 92       	push	r0
     35c:	19 be       	out	0x39, r1	; 57
     35e:	0b b6       	in	r0, 0x3b	; 59
     360:	0f 92       	push	r0
     362:	1b be       	out	0x3b, r1	; 59
     364:	2f 93       	push	r18
     366:	3f 93       	push	r19
     368:	4f 93       	push	r20
     36a:	5f 93       	push	r21
     36c:	6f 93       	push	r22
     36e:	7f 93       	push	r23
     370:	8f 93       	push	r24
     372:	9f 93       	push	r25
     374:	af 93       	push	r26
     376:	bf 93       	push	r27
     378:	ef 93       	push	r30
     37a:	ff 93       	push	r31
  USART_DataRegEmpty(&uartC1);
     37c:	86 ec       	ldi	r24, 0xC6	; 198
     37e:	91 e2       	ldi	r25, 0x21	; 33
     380:	8e d6       	rcall	.+3356   	; 0x109e <USART_DataRegEmpty>
}
     382:	ff 91       	pop	r31
     384:	ef 91       	pop	r30
     386:	bf 91       	pop	r27
     388:	af 91       	pop	r26
     38a:	9f 91       	pop	r25
     38c:	8f 91       	pop	r24
     38e:	7f 91       	pop	r23
     390:	6f 91       	pop	r22
     392:	5f 91       	pop	r21
     394:	4f 91       	pop	r20
     396:	3f 91       	pop	r19
     398:	2f 91       	pop	r18
     39a:	0f 90       	pop	r0
     39c:	0b be       	out	0x3b, r0	; 59
     39e:	0f 90       	pop	r0
     3a0:	09 be       	out	0x39, r0	; 57
     3a2:	0f 90       	pop	r0
     3a4:	08 be       	out	0x38, r0	; 56
     3a6:	0f 90       	pop	r0
     3a8:	0f be       	out	0x3f, r0	; 63
     3aa:	0f 90       	pop	r0
     3ac:	1f 90       	pop	r1
     3ae:	18 95       	reti

000003b0 <__vector_88>:
/*!
 *  \brief Interrupt Service Routine for receiving with UARTD0.
 *         This ISR is only defined if the macro ENABLE_UART_D0 is defined.
 */
ISR(USARTD0_RXC_vect)
{
     3b0:	1f 92       	push	r1
     3b2:	0f 92       	push	r0
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	0f 92       	push	r0
     3b8:	11 24       	eor	r1, r1
     3ba:	08 b6       	in	r0, 0x38	; 56
     3bc:	0f 92       	push	r0
     3be:	18 be       	out	0x38, r1	; 56
     3c0:	09 b6       	in	r0, 0x39	; 57
     3c2:	0f 92       	push	r0
     3c4:	19 be       	out	0x39, r1	; 57
     3c6:	0b b6       	in	r0, 0x3b	; 59
     3c8:	0f 92       	push	r0
     3ca:	1b be       	out	0x3b, r1	; 59
     3cc:	2f 93       	push	r18
     3ce:	3f 93       	push	r19
     3d0:	4f 93       	push	r20
     3d2:	5f 93       	push	r21
     3d4:	6f 93       	push	r22
     3d6:	7f 93       	push	r23
     3d8:	8f 93       	push	r24
     3da:	9f 93       	push	r25
     3dc:	af 93       	push	r26
     3de:	bf 93       	push	r27
     3e0:	ef 93       	push	r30
     3e2:	ff 93       	push	r31
  USART_RXComplete(&uartD0);
     3e4:	86 e3       	ldi	r24, 0x36	; 54
     3e6:	90 e2       	ldi	r25, 0x20	; 32
     3e8:	3c d6       	rcall	.+3192   	; 0x1062 <USART_RXComplete>
}
     3ea:	ff 91       	pop	r31
     3ec:	ef 91       	pop	r30
     3ee:	bf 91       	pop	r27
     3f0:	af 91       	pop	r26
     3f2:	9f 91       	pop	r25
     3f4:	8f 91       	pop	r24
     3f6:	7f 91       	pop	r23
     3f8:	6f 91       	pop	r22
     3fa:	5f 91       	pop	r21
     3fc:	4f 91       	pop	r20
     3fe:	3f 91       	pop	r19
     400:	2f 91       	pop	r18
     402:	0f 90       	pop	r0
     404:	0b be       	out	0x3b, r0	; 59
     406:	0f 90       	pop	r0
     408:	09 be       	out	0x39, r0	; 57
     40a:	0f 90       	pop	r0
     40c:	08 be       	out	0x38, r0	; 56
     40e:	0f 90       	pop	r0
     410:	0f be       	out	0x3f, r0	; 63
     412:	0f 90       	pop	r0
     414:	1f 90       	pop	r1
     416:	18 95       	reti

00000418 <__vector_89>:
/*!
 *  \brief Interrupt Service Routine for transmitting with UARTD0.
 *         This ISR is only defined if the macro ENABLE_UART_D0 is defined.
 */
ISR(USARTD0_DRE_vect)
{
     418:	1f 92       	push	r1
     41a:	0f 92       	push	r0
     41c:	0f b6       	in	r0, 0x3f	; 63
     41e:	0f 92       	push	r0
     420:	11 24       	eor	r1, r1
     422:	08 b6       	in	r0, 0x38	; 56
     424:	0f 92       	push	r0
     426:	18 be       	out	0x38, r1	; 56
     428:	09 b6       	in	r0, 0x39	; 57
     42a:	0f 92       	push	r0
     42c:	19 be       	out	0x39, r1	; 57
     42e:	0b b6       	in	r0, 0x3b	; 59
     430:	0f 92       	push	r0
     432:	1b be       	out	0x3b, r1	; 59
     434:	2f 93       	push	r18
     436:	3f 93       	push	r19
     438:	4f 93       	push	r20
     43a:	5f 93       	push	r21
     43c:	6f 93       	push	r22
     43e:	7f 93       	push	r23
     440:	8f 93       	push	r24
     442:	9f 93       	push	r25
     444:	af 93       	push	r26
     446:	bf 93       	push	r27
     448:	ef 93       	push	r30
     44a:	ff 93       	push	r31
  USART_DataRegEmpty(&uartD0);
     44c:	86 e3       	ldi	r24, 0x36	; 54
     44e:	90 e2       	ldi	r25, 0x20	; 32
     450:	26 d6       	rcall	.+3148   	; 0x109e <USART_DataRegEmpty>
}
     452:	ff 91       	pop	r31
     454:	ef 91       	pop	r30
     456:	bf 91       	pop	r27
     458:	af 91       	pop	r26
     45a:	9f 91       	pop	r25
     45c:	8f 91       	pop	r24
     45e:	7f 91       	pop	r23
     460:	6f 91       	pop	r22
     462:	5f 91       	pop	r21
     464:	4f 91       	pop	r20
     466:	3f 91       	pop	r19
     468:	2f 91       	pop	r18
     46a:	0f 90       	pop	r0
     46c:	0b be       	out	0x3b, r0	; 59
     46e:	0f 90       	pop	r0
     470:	09 be       	out	0x39, r0	; 57
     472:	0f 90       	pop	r0
     474:	08 be       	out	0x38, r0	; 56
     476:	0f 90       	pop	r0
     478:	0f be       	out	0x3f, r0	; 63
     47a:	0f 90       	pop	r0
     47c:	1f 90       	pop	r1
     47e:	18 95       	reti

00000480 <__vector_12>:
		_delay_ms(1000);
	}
}

ISR(TWIC_TWIS_vect) //TWI
{
     480:	1f 92       	push	r1
     482:	0f 92       	push	r0
     484:	0f b6       	in	r0, 0x3f	; 63
     486:	0f 92       	push	r0
     488:	11 24       	eor	r1, r1
     48a:	08 b6       	in	r0, 0x38	; 56
     48c:	0f 92       	push	r0
     48e:	18 be       	out	0x38, r1	; 56
     490:	09 b6       	in	r0, 0x39	; 57
     492:	0f 92       	push	r0
     494:	19 be       	out	0x39, r1	; 57
     496:	0b b6       	in	r0, 0x3b	; 59
     498:	0f 92       	push	r0
     49a:	1b be       	out	0x3b, r1	; 59
     49c:	2f 93       	push	r18
     49e:	3f 93       	push	r19
     4a0:	4f 93       	push	r20
     4a2:	5f 93       	push	r21
     4a4:	6f 93       	push	r22
     4a6:	7f 93       	push	r23
     4a8:	8f 93       	push	r24
     4aa:	9f 93       	push	r25
     4ac:	af 93       	push	r26
     4ae:	bf 93       	push	r27
     4b0:	ef 93       	push	r30
     4b2:	ff 93       	push	r31
	TWI_SlaveInterruptHandler(&twiSlave);
     4b4:	8d e3       	ldi	r24, 0x3D	; 61
     4b6:	91 e2       	ldi	r25, 0x21	; 33
     4b8:	bd d3       	rcall	.+1914   	; 0xc34 <TWI_SlaveInterruptHandler>
}
     4ba:	ff 91       	pop	r31
     4bc:	ef 91       	pop	r30
     4be:	bf 91       	pop	r27
     4c0:	af 91       	pop	r26
     4c2:	9f 91       	pop	r25
     4c4:	8f 91       	pop	r24
     4c6:	7f 91       	pop	r23
     4c8:	6f 91       	pop	r22
     4ca:	5f 91       	pop	r21
     4cc:	4f 91       	pop	r20
     4ce:	3f 91       	pop	r19
     4d0:	2f 91       	pop	r18
     4d2:	0f 90       	pop	r0
     4d4:	0b be       	out	0x3b, r0	; 59
     4d6:	0f 90       	pop	r0
     4d8:	09 be       	out	0x39, r0	; 57
     4da:	0f 90       	pop	r0
     4dc:	08 be       	out	0x38, r0	; 56
     4de:	0f 90       	pop	r0
     4e0:	0f be       	out	0x3f, r0	; 63
     4e2:	0f 90       	pop	r0
     4e4:	1f 90       	pop	r1
     4e6:	18 95       	reti

000004e8 <__vector_2>:

ISR(PORTC_INT0_vect) //start uart delay
{
     4e8:	1f 92       	push	r1
     4ea:	0f 92       	push	r0
     4ec:	0f b6       	in	r0, 0x3f	; 63
     4ee:	0f 92       	push	r0
     4f0:	11 24       	eor	r1, r1
     4f2:	08 b6       	in	r0, 0x38	; 56
     4f4:	0f 92       	push	r0
     4f6:	18 be       	out	0x38, r1	; 56
     4f8:	8f 93       	push	r24
	TCC1.CTRLA     = TC_CLKSEL_DIV1024_gc;
     4fa:	87 e0       	ldi	r24, 0x07	; 7
     4fc:	80 93 40 08 	sts	0x0840, r24
}
     500:	8f 91       	pop	r24
     502:	0f 90       	pop	r0
     504:	08 be       	out	0x38, r0	; 56
     506:	0f 90       	pop	r0
     508:	0f be       	out	0x3f, r0	; 63
     50a:	0f 90       	pop	r0
     50c:	1f 90       	pop	r1
     50e:	18 95       	reti

00000510 <__vector_20>:

ISR(TCC1_OVF_vect) //uart delay
{
     510:	1f 92       	push	r1
     512:	0f 92       	push	r0
     514:	0f b6       	in	r0, 0x3f	; 63
     516:	0f 92       	push	r0
     518:	11 24       	eor	r1, r1
     51a:	08 b6       	in	r0, 0x38	; 56
     51c:	0f 92       	push	r0
     51e:	18 be       	out	0x38, r1	; 56
     520:	09 b6       	in	r0, 0x39	; 57
     522:	0f 92       	push	r0
     524:	19 be       	out	0x39, r1	; 57
     526:	0a b6       	in	r0, 0x3a	; 58
     528:	0f 92       	push	r0
     52a:	1a be       	out	0x3a, r1	; 58
     52c:	0b b6       	in	r0, 0x3b	; 59
     52e:	0f 92       	push	r0
     530:	1b be       	out	0x3b, r1	; 59
     532:	bf 92       	push	r11
     534:	cf 92       	push	r12
     536:	df 92       	push	r13
     538:	ef 92       	push	r14
     53a:	ff 92       	push	r15
     53c:	0f 93       	push	r16
     53e:	1f 93       	push	r17
     540:	2f 93       	push	r18
     542:	3f 93       	push	r19
     544:	4f 93       	push	r20
     546:	5f 93       	push	r21
     548:	6f 93       	push	r22
     54a:	7f 93       	push	r23
     54c:	8f 93       	push	r24
     54e:	9f 93       	push	r25
     550:	af 93       	push	r26
     552:	bf 93       	push	r27
     554:	ef 93       	push	r30
     556:	ff 93       	push	r31
     558:	cf 93       	push	r28
     55a:	df 93       	push	r29
     55c:	cd b7       	in	r28, 0x3d	; 61
     55e:	de b7       	in	r29, 0x3e	; 62
     560:	60 97       	sbiw	r28, 0x10	; 16
     562:	cd bf       	out	0x3d, r28	; 61
     564:	de bf       	out	0x3e, r29	; 62
	TCC1.CTRLA     = TC_CLKSEL_OFF_gc;
     566:	10 92 40 08 	sts	0x0840, r1
     56a:	8e 01       	movw	r16, r28
     56c:	0f 5f       	subi	r16, 0xFF	; 255
     56e:	1f 4f       	sbci	r17, 0xFF	; 255
ISR(PORTC_INT0_vect) //start uart delay
{
	TCC1.CTRLA     = TC_CLKSEL_DIV1024_gc;
}

ISR(TCC1_OVF_vect) //uart delay
     570:	68 01       	movw	r12, r16
     572:	7e 01       	movw	r14, r28
     574:	81 e1       	ldi	r24, 0x11	; 17
     576:	e8 0e       	add	r14, r24
     578:	f1 1c       	adc	r15, r1
	{
		if (USART_RXBufferData_Available(&uartC1))
		{
			RFIDDataIn[i] = USART_RXBuffer_GetByte(&uartC1);
		}else{
			RFIDDataIn[i] = '_';
     57a:	0f 2e       	mov	r0, r31
     57c:	ff e5       	ldi	r31, 0x5F	; 95
     57e:	bf 2e       	mov	r11, r31
     580:	f0 2d       	mov	r31, r0
	TCC1.CTRLA     = TC_CLKSEL_OFF_gc;

	uint8_t RFIDDataIn[RFID_UART_NUM_BYTES]; //RFID data
	for(int i=0; i<RFID_UART_NUM_BYTES; i++)
	{
		if (USART_RXBufferData_Available(&uartC1))
     582:	86 ec       	ldi	r24, 0xC6	; 198
     584:	91 e2       	ldi	r25, 0x21	; 33
     586:	52 d5       	rcall	.+2724   	; 0x102c <USART_RXBufferData_Available>
     588:	88 23       	and	r24, r24
     58a:	31 f0       	breq	.+12     	; 0x598 <__vector_20+0x88>
		{
			RFIDDataIn[i] = USART_RXBuffer_GetByte(&uartC1);
     58c:	86 ec       	ldi	r24, 0xC6	; 198
     58e:	91 e2       	ldi	r25, 0x21	; 33
     590:	5a d5       	rcall	.+2740   	; 0x1046 <USART_RXBuffer_GetByte>
     592:	f8 01       	movw	r30, r16
     594:	80 83       	st	Z, r24
     596:	02 c0       	rjmp	.+4      	; 0x59c <__vector_20+0x8c>
		}else{
			RFIDDataIn[i] = '_';
     598:	f8 01       	movw	r30, r16
     59a:	b0 82       	st	Z, r11
     59c:	0f 5f       	subi	r16, 0xFF	; 255
     59e:	1f 4f       	sbci	r17, 0xFF	; 255
ISR(TCC1_OVF_vect) //uart delay
{
	TCC1.CTRLA     = TC_CLKSEL_OFF_gc;

	uint8_t RFIDDataIn[RFID_UART_NUM_BYTES]; //RFID data
	for(int i=0; i<RFID_UART_NUM_BYTES; i++)
     5a0:	0e 15       	cp	r16, r14
     5a2:	1f 05       	cpc	r17, r15
     5a4:	71 f7       	brne	.-36     	; 0x582 <__vector_20+0x72>
     5a6:	fe 01       	movw	r30, r28
     5a8:	32 96       	adiw	r30, 0x02	; 2
     5aa:	ae ec       	ldi	r26, 0xCE	; 206
     5ac:	b2 e2       	ldi	r27, 0x22	; 34
ISR(PORTC_INT0_vect) //start uart delay
{
	TCC1.CTRLA     = TC_CLKSEL_DIV1024_gc;
}

ISR(TCC1_OVF_vect) //uart delay
     5ae:	c6 01       	movw	r24, r12
     5b0:	0b 96       	adiw	r24, 0x0b	; 11
		}
	}
	
	for(int i=0; i<RFID_NUMBER_BYTES; i++)
	{
		TWIOut[RFID_NUMBER_ADDRESS+i] = RFIDDataIn[i+1];;
     5b2:	21 91       	ld	r18, Z+
     5b4:	2d 93       	st	X+, r18
		}else{
			RFIDDataIn[i] = '_';
		}
	}
	
	for(int i=0; i<RFID_NUMBER_BYTES; i++)
     5b6:	e8 17       	cp	r30, r24
     5b8:	f9 07       	cpc	r31, r25
     5ba:	d9 f7       	brne	.-10     	; 0x5b2 <__vector_20+0xa2>
	{
		TWIOut[RFID_NUMBER_ADDRESS+i] = RFIDDataIn[i+1];;
	}

	TWIOut[RFID_DETECT_ADDRESS] = 1;
     5bc:	81 e0       	ldi	r24, 0x01	; 1
     5be:	80 93 cd 22 	sts	0x22CD, r24
}
     5c2:	60 96       	adiw	r28, 0x10	; 16
     5c4:	cd bf       	out	0x3d, r28	; 61
     5c6:	de bf       	out	0x3e, r29	; 62
     5c8:	df 91       	pop	r29
     5ca:	cf 91       	pop	r28
     5cc:	ff 91       	pop	r31
     5ce:	ef 91       	pop	r30
     5d0:	bf 91       	pop	r27
     5d2:	af 91       	pop	r26
     5d4:	9f 91       	pop	r25
     5d6:	8f 91       	pop	r24
     5d8:	7f 91       	pop	r23
     5da:	6f 91       	pop	r22
     5dc:	5f 91       	pop	r21
     5de:	4f 91       	pop	r20
     5e0:	3f 91       	pop	r19
     5e2:	2f 91       	pop	r18
     5e4:	1f 91       	pop	r17
     5e6:	0f 91       	pop	r16
     5e8:	ff 90       	pop	r15
     5ea:	ef 90       	pop	r14
     5ec:	df 90       	pop	r13
     5ee:	cf 90       	pop	r12
     5f0:	bf 90       	pop	r11
     5f2:	0f 90       	pop	r0
     5f4:	0b be       	out	0x3b, r0	; 59
     5f6:	0f 90       	pop	r0
     5f8:	0a be       	out	0x3a, r0	; 58
     5fa:	0f 90       	pop	r0
     5fc:	09 be       	out	0x39, r0	; 57
     5fe:	0f 90       	pop	r0
     600:	08 be       	out	0x38, r0	; 56
     602:	0f 90       	pop	r0
     604:	0f be       	out	0x3f, r0	; 63
     606:	0f 90       	pop	r0
     608:	1f 90       	pop	r1
     60a:	18 95       	reti

0000060c <__vector_79>:

ISR(TCD0_CCA_vect) //sonar A
{
     60c:	1f 92       	push	r1
     60e:	0f 92       	push	r0
     610:	0f b6       	in	r0, 0x3f	; 63
     612:	0f 92       	push	r0
     614:	11 24       	eor	r1, r1
     616:	08 b6       	in	r0, 0x38	; 56
     618:	0f 92       	push	r0
     61a:	18 be       	out	0x38, r1	; 56
     61c:	09 b6       	in	r0, 0x39	; 57
     61e:	0f 92       	push	r0
     620:	19 be       	out	0x39, r1	; 57
     622:	0b b6       	in	r0, 0x3b	; 59
     624:	0f 92       	push	r0
     626:	1b be       	out	0x3b, r1	; 59
     628:	2f 93       	push	r18
     62a:	3f 93       	push	r19
     62c:	6f 93       	push	r22
     62e:	7f 93       	push	r23
     630:	8f 93       	push	r24
     632:	9f 93       	push	r25
     634:	af 93       	push	r26
     636:	bf 93       	push	r27
     638:	ef 93       	push	r30
     63a:	ff 93       	push	r31
	uint16_t time = TCD0.CCA;
     63c:	e0 e0       	ldi	r30, 0x00	; 0
     63e:	f9 e0       	ldi	r31, 0x09	; 9
     640:	20 a5       	ldd	r18, Z+40	; 0x28
     642:	31 a5       	ldd	r19, Z+41	; 0x29
	uint16_t cm = time / SONAR_CONSTANT;
     644:	af e9       	ldi	r26, 0x9F	; 159
     646:	b6 e4       	ldi	r27, 0x46	; 70
     648:	85 d7       	rcall	.+3850   	; 0x1554 <__umulhisi3>
     64a:	00 24       	eor	r0, r0
     64c:	88 0f       	add	r24, r24
     64e:	99 1f       	adc	r25, r25
     650:	00 1c       	adc	r0, r0
     652:	88 0f       	add	r24, r24
     654:	99 1f       	adc	r25, r25
     656:	00 1c       	adc	r0, r0
     658:	89 2f       	mov	r24, r25
     65a:	90 2d       	mov	r25, r0
	TWIOut[SONAR_A_ADDRESS] = cm & 0x00FF;	//LSB
     65c:	80 93 d8 22 	sts	0x22D8, r24
	TWIOut[SONAR_A_ADDRESS+1] = cm>>8;		//MSB
     660:	90 93 d9 22 	sts	0x22D9, r25
	TCD0.CTRLFSET = TC_CMD_RESTART_gc;
     664:	88 e0       	ldi	r24, 0x08	; 8
     666:	81 87       	std	Z+9, r24	; 0x09
}
     668:	ff 91       	pop	r31
     66a:	ef 91       	pop	r30
     66c:	bf 91       	pop	r27
     66e:	af 91       	pop	r26
     670:	9f 91       	pop	r25
     672:	8f 91       	pop	r24
     674:	7f 91       	pop	r23
     676:	6f 91       	pop	r22
     678:	3f 91       	pop	r19
     67a:	2f 91       	pop	r18
     67c:	0f 90       	pop	r0
     67e:	0b be       	out	0x3b, r0	; 59
     680:	0f 90       	pop	r0
     682:	09 be       	out	0x39, r0	; 57
     684:	0f 90       	pop	r0
     686:	08 be       	out	0x38, r0	; 56
     688:	0f 90       	pop	r0
     68a:	0f be       	out	0x3f, r0	; 63
     68c:	0f 90       	pop	r0
     68e:	1f 90       	pop	r1
     690:	18 95       	reti

00000692 <__vector_85>:

ISR(TCD1_CCA_vect) //Sonar B
{
     692:	1f 92       	push	r1
     694:	0f 92       	push	r0
     696:	0f b6       	in	r0, 0x3f	; 63
     698:	0f 92       	push	r0
     69a:	11 24       	eor	r1, r1
     69c:	08 b6       	in	r0, 0x38	; 56
     69e:	0f 92       	push	r0
     6a0:	18 be       	out	0x38, r1	; 56
     6a2:	09 b6       	in	r0, 0x39	; 57
     6a4:	0f 92       	push	r0
     6a6:	19 be       	out	0x39, r1	; 57
     6a8:	0b b6       	in	r0, 0x3b	; 59
     6aa:	0f 92       	push	r0
     6ac:	1b be       	out	0x3b, r1	; 59
     6ae:	2f 93       	push	r18
     6b0:	3f 93       	push	r19
     6b2:	6f 93       	push	r22
     6b4:	7f 93       	push	r23
     6b6:	8f 93       	push	r24
     6b8:	9f 93       	push	r25
     6ba:	af 93       	push	r26
     6bc:	bf 93       	push	r27
     6be:	ef 93       	push	r30
     6c0:	ff 93       	push	r31
	uint16_t time = TCD1.CCA;
     6c2:	e0 e4       	ldi	r30, 0x40	; 64
     6c4:	f9 e0       	ldi	r31, 0x09	; 9
     6c6:	20 a5       	ldd	r18, Z+40	; 0x28
     6c8:	31 a5       	ldd	r19, Z+41	; 0x29
	uint16_t cm = time / SONAR_CONSTANT;
     6ca:	af e9       	ldi	r26, 0x9F	; 159
     6cc:	b6 e4       	ldi	r27, 0x46	; 70
     6ce:	42 d7       	rcall	.+3716   	; 0x1554 <__umulhisi3>
     6d0:	00 24       	eor	r0, r0
     6d2:	88 0f       	add	r24, r24
     6d4:	99 1f       	adc	r25, r25
     6d6:	00 1c       	adc	r0, r0
     6d8:	88 0f       	add	r24, r24
     6da:	99 1f       	adc	r25, r25
     6dc:	00 1c       	adc	r0, r0
     6de:	89 2f       	mov	r24, r25
     6e0:	90 2d       	mov	r25, r0
	TWIOut[SONAR_B_ADDRESS] = cm & 0x00FF;	//LSB
     6e2:	80 93 da 22 	sts	0x22DA, r24
	TWIOut[SONAR_B_ADDRESS+1] = cm>>8;		//MSB
     6e6:	90 93 db 22 	sts	0x22DB, r25
	TCD1.CTRLFSET = TC_CMD_RESTART_gc;
     6ea:	88 e0       	ldi	r24, 0x08	; 8
     6ec:	81 87       	std	Z+9, r24	; 0x09
}
     6ee:	ff 91       	pop	r31
     6f0:	ef 91       	pop	r30
     6f2:	bf 91       	pop	r27
     6f4:	af 91       	pop	r26
     6f6:	9f 91       	pop	r25
     6f8:	8f 91       	pop	r24
     6fa:	7f 91       	pop	r23
     6fc:	6f 91       	pop	r22
     6fe:	3f 91       	pop	r19
     700:	2f 91       	pop	r18
     702:	0f 90       	pop	r0
     704:	0b be       	out	0x3b, r0	; 59
     706:	0f 90       	pop	r0
     708:	09 be       	out	0x39, r0	; 57
     70a:	0f 90       	pop	r0
     70c:	08 be       	out	0x38, r0	; 56
     70e:	0f 90       	pop	r0
     710:	0f be       	out	0x3f, r0	; 63
     712:	0f 90       	pop	r0
     714:	1f 90       	pop	r1
     716:	18 95       	reti

00000718 <__vector_47>:

ISR(TCE0_OVF_vect) //trigger sonar, cascading
{
     718:	1f 92       	push	r1
     71a:	0f 92       	push	r0
     71c:	0f b6       	in	r0, 0x3f	; 63
     71e:	0f 92       	push	r0
     720:	11 24       	eor	r1, r1
     722:	08 b6       	in	r0, 0x38	; 56
     724:	0f 92       	push	r0
     726:	18 be       	out	0x38, r1	; 56
     728:	0b b6       	in	r0, 0x3b	; 59
     72a:	0f 92       	push	r0
     72c:	1b be       	out	0x3b, r1	; 59
     72e:	8f 93       	push	r24
     730:	9f 93       	push	r25
     732:	ef 93       	push	r30
     734:	ff 93       	push	r31
	if (sonarSwitch)
     736:	80 91 d4 23 	lds	r24, 0x23D4
     73a:	88 23       	and	r24, r24
     73c:	61 f0       	breq	.+24     	; 0x756 <__vector_47+0x3e>
	{
		PORTC.OUTSET = PIN2_bm;
     73e:	e0 e4       	ldi	r30, 0x40	; 64
     740:	f6 e0       	ldi	r31, 0x06	; 6
     742:	84 e0       	ldi	r24, 0x04	; 4
     744:	85 83       	std	Z+5, r24	; 0x05
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     746:	9a e6       	ldi	r25, 0x6A	; 106
     748:	9a 95       	dec	r25
     74a:	f1 f7       	brne	.-4      	; 0x748 <__vector_47+0x30>
     74c:	00 c0       	rjmp	.+0      	; 0x74e <__vector_47+0x36>
		_delay_us(10);
		PORTC.OUTCLR = PIN2_bm;
     74e:	86 83       	std	Z+6, r24	; 0x06
		sonarSwitch = 0;
     750:	10 92 d4 23 	sts	0x23D4, r1
     754:	0c c0       	rjmp	.+24     	; 0x76e <__vector_47+0x56>
	} 
	else
	{
		PORTE.OUTSET = PIN3_bm;
     756:	e0 e8       	ldi	r30, 0x80	; 128
     758:	f6 e0       	ldi	r31, 0x06	; 6
     75a:	88 e0       	ldi	r24, 0x08	; 8
     75c:	85 83       	std	Z+5, r24	; 0x05
     75e:	9a e6       	ldi	r25, 0x6A	; 106
     760:	9a 95       	dec	r25
     762:	f1 f7       	brne	.-4      	; 0x760 <__vector_47+0x48>
     764:	00 c0       	rjmp	.+0      	; 0x766 <__vector_47+0x4e>
		_delay_us(10);
		PORTE.OUTCLR = PIN3_bm;
     766:	86 83       	std	Z+6, r24	; 0x06
		sonarSwitch = 1;
     768:	81 e0       	ldi	r24, 0x01	; 1
     76a:	80 93 d4 23 	sts	0x23D4, r24
	}
}
     76e:	ff 91       	pop	r31
     770:	ef 91       	pop	r30
     772:	9f 91       	pop	r25
     774:	8f 91       	pop	r24
     776:	0f 90       	pop	r0
     778:	0b be       	out	0x3b, r0	; 59
     77a:	0f 90       	pop	r0
     77c:	08 be       	out	0x38, r0	; 56
     77e:	0f 90       	pop	r0
     780:	0f be       	out	0x3f, r0	; 63
     782:	0f 90       	pop	r0
     784:	1f 90       	pop	r1
     786:	18 95       	reti

00000788 <set_adcch_input>:

}

void set_adcch_input(ADC_CH_t *ch, uint8_t pos_pin_gc, uint8_t neg_pin_gc)
{
	ch->MUXCTRL = pos_pin_gc | neg_pin_gc;
     788:	64 2b       	or	r22, r20
     78a:	fc 01       	movw	r30, r24
     78c:	61 83       	std	Z+1, r22	; 0x01
	ch->CTRL = ADC_CH_INPUTMODE_SINGLEENDED_gc;
     78e:	21 e0       	ldi	r18, 0x01	; 1
     790:	20 83       	st	Z, r18
     792:	08 95       	ret

00000794 <init_adc>:
}

   void init_adc(void)
   {
	   PORTA.DIRCLR = PIN4_bm|PIN3_bm|PIN2_bm|PIN1_bm|PIN0_bm; // PA3..0 are input
     794:	8f e1       	ldi	r24, 0x1F	; 31
     796:	e0 e0       	ldi	r30, 0x00	; 0
     798:	f6 e0       	ldi	r31, 0x06	; 6
     79a:	82 83       	std	Z+2, r24	; 0x02
	   TWIOut[16] =  &ADCA.CH0.RES;
	   TWIOut[17] =  &ADCA.CH1.RES;
	   TWIOut[18] =  &ADCA.CH2.RES;
	   TWIOut[19] =  &ADCA.CH3.RES;
	   */
	   set_adcch_input(&ADCA.CH0, ADC_CH_MUXPOS_PIN1_gc, ADC_CH_MUXNEG_INTGND_gc);
     79c:	47 e0       	ldi	r20, 0x07	; 7
     79e:	68 e0       	ldi	r22, 0x08	; 8
     7a0:	80 e2       	ldi	r24, 0x20	; 32
     7a2:	92 e0       	ldi	r25, 0x02	; 2
     7a4:	f1 df       	rcall	.-30     	; 0x788 <set_adcch_input>
	   set_adcch_input(&ADCA.CH1, ADC_CH_MUXPOS_PIN2_gc, ADC_CH_MUXNEG_INTGND_gc);
     7a6:	47 e0       	ldi	r20, 0x07	; 7
     7a8:	60 e1       	ldi	r22, 0x10	; 16
     7aa:	88 e2       	ldi	r24, 0x28	; 40
     7ac:	92 e0       	ldi	r25, 0x02	; 2
     7ae:	ec df       	rcall	.-40     	; 0x788 <set_adcch_input>
	   set_adcch_input(&ADCA.CH2, ADC_CH_MUXPOS_PIN3_gc, ADC_CH_MUXNEG_INTGND_gc);
     7b0:	47 e0       	ldi	r20, 0x07	; 7
     7b2:	68 e1       	ldi	r22, 0x18	; 24
     7b4:	80 e3       	ldi	r24, 0x30	; 48
     7b6:	92 e0       	ldi	r25, 0x02	; 2
     7b8:	e7 df       	rcall	.-50     	; 0x788 <set_adcch_input>
	   set_adcch_input(&ADCA.CH3, ADC_CH_MUXPOS_PIN4_gc, ADC_CH_MUXNEG_INTGND_gc);
     7ba:	47 e0       	ldi	r20, 0x07	; 7
     7bc:	60 e2       	ldi	r22, 0x20	; 32
     7be:	88 e3       	ldi	r24, 0x38	; 56
     7c0:	92 e0       	ldi	r25, 0x02	; 2
     7c2:	e2 df       	rcall	.-60     	; 0x788 <set_adcch_input>
	   ADCA.CTRLB = ADC_RESOLUTION_12BIT_gc |
     7c4:	e0 e0       	ldi	r30, 0x00	; 0
     7c6:	f2 e0       	ldi	r31, 0x02	; 2
     7c8:	88 e0       	ldi	r24, 0x08	; 8
     7ca:	81 83       	std	Z+1, r24	; 0x01
	   (!ADC_CONMODE_bm) |
	   ADC_FREERUN_bm; // free running mode
	   ADCA.REFCTRL = ADC_REFSEL_AREFA_gc;
     7cc:	80 e2       	ldi	r24, 0x20	; 32
     7ce:	82 83       	std	Z+2, r24	; 0x02
	   ADCA.PRESCALER = ADC_PRESCALER_DIV512_gc;
     7d0:	87 e0       	ldi	r24, 0x07	; 7
     7d2:	84 83       	std	Z+4, r24	; 0x04
	   ADCA.CTRLA = ADC_ENABLE_bm;
     7d4:	81 e0       	ldi	r24, 0x01	; 1
     7d6:	80 83       	st	Z, r24
     7d8:	08 95       	ret

000007da <clock_init32MCalibrate>:
   }
   
void clock_init32MCalibrate(void) {
	
	// Select 32 kHz crystal and low power mode
	OSC.XOSCCTRL = ( OSC.XOSCCTRL & ~OSC_XOSCSEL_gm) | OSC_XOSCSEL_32KHz_gc;
     7da:	e0 e5       	ldi	r30, 0x50	; 80
     7dc:	f0 e0       	ldi	r31, 0x00	; 0
     7de:	82 81       	ldd	r24, Z+2	; 0x02
     7e0:	80 7f       	andi	r24, 0xF0	; 240
     7e2:	82 60       	ori	r24, 0x02	; 2
     7e4:	82 83       	std	Z+2, r24	; 0x02

	// Switch to calibrated 32MHz oscillator and disable 2 MHz RC oscillator
	CLKSYS_Enable( OSC_XOSCEN_bm );
     7e6:	80 81       	ld	r24, Z
     7e8:	88 60       	ori	r24, 0x08	; 8
     7ea:	80 83       	st	Z, r24
	CLKSYS_Enable( OSC_RC32MEN_bm );
     7ec:	80 81       	ld	r24, Z
     7ee:	82 60       	ori	r24, 0x02	; 2
     7f0:	80 83       	st	Z, r24
	do {} while ( CLKSYS_IsReady( OSC_XOSCRDY_bm ) == 0 );
     7f2:	81 81       	ldd	r24, Z+1	; 0x01
     7f4:	83 ff       	sbrs	r24, 3
     7f6:	fd cf       	rjmp	.-6      	; 0x7f2 <clock_init32MCalibrate+0x18>
	do {} while ( CLKSYS_IsReady( OSC_RC32MRDY_bm ) == 0 );
     7f8:	e0 e5       	ldi	r30, 0x50	; 80
     7fa:	f0 e0       	ldi	r31, 0x00	; 0
     7fc:	81 81       	ldd	r24, Z+1	; 0x01
     7fe:	81 ff       	sbrs	r24, 1
     800:	fd cf       	rjmp	.-6      	; 0x7fc <clock_init32MCalibrate+0x22>
	CLKSYS_Main_ClockSource_Select( CLK_SCLKSEL_RC32M_gc );
     802:	81 e0       	ldi	r24, 0x01	; 1
     804:	40 dd       	rcall	.-1408   	; 0x286 <CLKSYS_Main_ClockSource_Select>
	CLKSYS_Disable( OSC_RC2MEN_bm );
     806:	81 e0       	ldi	r24, 0x01	; 1
     808:	34 dd       	rcall	.-1432   	; 0x272 <CLKSYS_Disable>
	OSC.DFLLCTRL = (OSC.DFLLCTRL & ~OSC_RC32MCREF_gm) | OSC_RC32MCREF_XOSC32K_gc;
     80a:	e0 e5       	ldi	r30, 0x50	; 80
     80c:	f0 e0       	ldi	r31, 0x00	; 0
     80e:	86 81       	ldd	r24, Z+6	; 0x06
     810:	89 7f       	andi	r24, 0xF9	; 249
     812:	82 60       	ori	r24, 0x02	; 2
     814:	86 83       	std	Z+6, r24	; 0x06
	DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
     816:	e0 e6       	ldi	r30, 0x60	; 96
     818:	f0 e0       	ldi	r31, 0x00	; 0
     81a:	80 81       	ld	r24, Z
     81c:	81 60       	ori	r24, 0x01	; 1
     81e:	80 83       	st	Z, r24
     820:	08 95       	ret

00000822 <init_all>:
}

void init_all(void)
{
     822:	cf 92       	push	r12
     824:	ef 92       	push	r14
     826:	ff 92       	push	r15
     828:	0f 93       	push	r16
     82a:	1f 93       	push	r17
     82c:	cf 93       	push	r28
     82e:	df 93       	push	r29
	// set port direction //
	PORTE.DIRSET = PIN0_bm | PIN3_bm; //debug led and sonar trigger
     830:	a0 e8       	ldi	r26, 0x80	; 128
     832:	b6 e0       	ldi	r27, 0x06	; 6
     834:	89 e0       	ldi	r24, 0x09	; 9
     836:	11 96       	adiw	r26, 0x01	; 1
     838:	8c 93       	st	X, r24
     83a:	11 97       	sbiw	r26, 0x01	; 1
	PORTC.DIRSET = PIN2_bm; //sonar trigger
     83c:	e0 e4       	ldi	r30, 0x40	; 64
     83e:	f6 e0       	ldi	r31, 0x06	; 6
     840:	34 e0       	ldi	r19, 0x04	; 4
     842:	31 83       	std	Z+1, r19	; 0x01
	
	PORTE.OUTSET = PIN0_bm;
     844:	21 e0       	ldi	r18, 0x01	; 1
     846:	15 96       	adiw	r26, 0x05	; 5
     848:	2c 93       	st	X, r18

	// set timers //
	//delay for uart read need other solution
	PORTC.INT0MASK = PIN6_bm;
     84a:	80 e4       	ldi	r24, 0x40	; 64
     84c:	82 87       	std	Z+10, r24	; 0x0a
	PORTC.PIN6CTRL = PORT_ISC_RISING_gc;
     84e:	26 8b       	std	Z+22, r18	; 0x16
	PORTC.INTCTRL  = PORT_INT0LVL_LO_gc;
     850:	21 87       	std	Z+9, r18	; 0x09
	TCC1.CTRLB     = TC_WGMODE_NORMAL_gc;
     852:	a0 e4       	ldi	r26, 0x40	; 64
     854:	b8 e0       	ldi	r27, 0x08	; 8
     856:	11 96       	adiw	r26, 0x01	; 1
     858:	1c 92       	st	X, r1
     85a:	11 97       	sbiw	r26, 0x01	; 1
	TCC1.CTRLA     = TC_CLKSEL_OFF_gc;
     85c:	1c 92       	st	X, r1
	TCC1.INTCTRLA  = TC_OVFINTLVL_LO_gc;
     85e:	16 96       	adiw	r26, 0x06	; 6
     860:	2c 93       	st	X, r18
     862:	16 97       	sbiw	r26, 0x06	; 6
	TCC1.PER       = 400 * 16;
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	99 e1       	ldi	r25, 0x19	; 25
     868:	96 96       	adiw	r26, 0x26	; 38
     86a:	8d 93       	st	X+, r24
     86c:	9c 93       	st	X, r25
     86e:	97 97       	sbiw	r26, 0x27	; 39
	//sonar request
	TCE0.CTRLB     = TC_WGMODE_NORMAL_gc;
     870:	a0 e0       	ldi	r26, 0x00	; 0
     872:	ba e0       	ldi	r27, 0x0A	; 10
     874:	11 96       	adiw	r26, 0x01	; 1
     876:	1c 92       	st	X, r1
     878:	11 97       	sbiw	r26, 0x01	; 1
	TCE0.CTRLA     = TC_CLKSEL_DIV1024_gc;
     87a:	87 e0       	ldi	r24, 0x07	; 7
     87c:	8c 93       	st	X, r24
	TCE0.INTCTRLA  = TC_OVFINTLVL_LO_gc;
     87e:	16 96       	adiw	r26, 0x06	; 6
     880:	2c 93       	st	X, r18
     882:	16 97       	sbiw	r26, 0x06	; 6
	TCE0.PER       = 195 * 16;//~10Hz so 5Hz each
     884:	80 e3       	ldi	r24, 0x30	; 48
     886:	9c e0       	ldi	r25, 0x0C	; 12
     888:	96 96       	adiw	r26, 0x26	; 38
     88a:	8d 93       	st	X+, r24
     88c:	9c 93       	st	X, r25
     88e:	97 97       	sbiw	r26, 0x27	; 39
	//timer for sonar A
	PORTC.PIN4CTRL = PORT_ISC_BOTHEDGES_gc;
     890:	14 8a       	std	Z+20, r1	; 0x14
	EVSYS.CH0MUX = EVSYS_CHMUX_PORTC_PIN4_gc;
     892:	c0 e8       	ldi	r28, 0x80	; 128
     894:	d1 e0       	ldi	r29, 0x01	; 1
     896:	84 e6       	ldi	r24, 0x64	; 100
     898:	88 83       	st	Y, r24
	TCD0.CTRLD = TC_EVACT_PW_gc | TC_EVSEL_CH0_gc;
     89a:	a0 e0       	ldi	r26, 0x00	; 0
     89c:	b9 e0       	ldi	r27, 0x09	; 9
     89e:	88 ec       	ldi	r24, 0xC8	; 200
     8a0:	13 96       	adiw	r26, 0x03	; 3
     8a2:	8c 93       	st	X, r24
     8a4:	13 97       	sbiw	r26, 0x03	; 3
	TCD0.CTRLB = TC0_CCAEN_bm | TC_WGMODE_NORMAL_gc;
     8a6:	40 e1       	ldi	r20, 0x10	; 16
     8a8:	11 96       	adiw	r26, 0x01	; 1
     8aa:	4c 93       	st	X, r20
     8ac:	11 97       	sbiw	r26, 0x01	; 1
	TCD0.CTRLA = TC_CLKSEL_DIV8_gc;
     8ae:	3c 93       	st	X, r19
	TCD0.INTCTRLB = TC_CCAINTLVL_LO_gc;
     8b0:	17 96       	adiw	r26, 0x07	; 7
     8b2:	2c 93       	st	X, r18
     8b4:	17 97       	sbiw	r26, 0x07	; 7
	TCD0.PER = 0xFFFF;
     8b6:	8f ef       	ldi	r24, 0xFF	; 255
     8b8:	9f ef       	ldi	r25, 0xFF	; 255
     8ba:	96 96       	adiw	r26, 0x26	; 38
     8bc:	8d 93       	st	X+, r24
     8be:	9c 93       	st	X, r25
     8c0:	97 97       	sbiw	r26, 0x27	; 39
	//timer for sonar B
	PORTC.PIN5CTRL = PORT_ISC_BOTHEDGES_gc;
     8c2:	15 8a       	std	Z+21, r1	; 0x15
	EVSYS.CH1MUX = EVSYS_CHMUX_PORTC_PIN5_gc;
     8c4:	55 e6       	ldi	r21, 0x65	; 101
     8c6:	59 83       	std	Y+1, r21	; 0x01
	TCD1.CTRLD = TC_EVACT_PW_gc | TC_EVSEL_CH1_gc;
     8c8:	e0 e4       	ldi	r30, 0x40	; 64
     8ca:	f9 e0       	ldi	r31, 0x09	; 9
     8cc:	59 ec       	ldi	r21, 0xC9	; 201
     8ce:	53 83       	std	Z+3, r21	; 0x03
	TCD1.CTRLB = TC1_CCAEN_bm | TC_WGMODE_NORMAL_gc;
     8d0:	41 83       	std	Z+1, r20	; 0x01
	TCD1.CTRLA = TC_CLKSEL_DIV8_gc;
     8d2:	30 83       	st	Z, r19
	TCD1.INTCTRLB = TC_CCAINTLVL_LO_gc;
     8d4:	27 83       	std	Z+7, r18	; 0x07
	TCD1.PER = 0xFFFF;
     8d6:	86 a3       	std	Z+38, r24	; 0x26
     8d8:	97 a3       	std	Z+39, r25	; 0x27
	
	init_adc();
     8da:	5c df       	rcall	.-328    	; 0x794 <init_adc>
	
	// set uart's //
	init_uart(&uartD0, &USARTD0, F_CPU, D0_BAUD, D0_CLK2X); //debug
     8dc:	c1 2c       	mov	r12, r1
     8de:	e1 2c       	mov	r14, r1
     8e0:	12 ec       	ldi	r17, 0xC2	; 194
     8e2:	f1 2e       	mov	r15, r17
     8e4:	01 e0       	ldi	r16, 0x01	; 1
     8e6:	10 e0       	ldi	r17, 0x00	; 0
     8e8:	20 e0       	ldi	r18, 0x00	; 0
     8ea:	38 e4       	ldi	r19, 0x48	; 72
     8ec:	48 ee       	ldi	r20, 0xE8	; 232
     8ee:	51 e0       	ldi	r21, 0x01	; 1
     8f0:	60 ea       	ldi	r22, 0xA0	; 160
     8f2:	79 e0       	ldi	r23, 0x09	; 9
     8f4:	86 e3       	ldi	r24, 0x36	; 54
     8f6:	90 e2       	ldi	r25, 0x20	; 32
     8f8:	f9 d2       	rcall	.+1522   	; 0xeec <init_uart>
	init_uart(&uartC1, &USARTC1, F_CPU, C1_BAUD, C1_CLK2X); //RFID reader
     8fa:	10 e8       	ldi	r17, 0x80	; 128
     8fc:	e1 2e       	mov	r14, r17
     8fe:	15 e2       	ldi	r17, 0x25	; 37
     900:	f1 2e       	mov	r15, r17
     902:	00 e0       	ldi	r16, 0x00	; 0
     904:	10 e0       	ldi	r17, 0x00	; 0
     906:	20 e0       	ldi	r18, 0x00	; 0
     908:	38 e4       	ldi	r19, 0x48	; 72
     90a:	48 ee       	ldi	r20, 0xE8	; 232
     90c:	51 e0       	ldi	r21, 0x01	; 1
     90e:	60 eb       	ldi	r22, 0xB0	; 176
     910:	78 e0       	ldi	r23, 0x08	; 8
     912:	86 ec       	ldi	r24, 0xC6	; 198
     914:	91 e2       	ldi	r25, 0x21	; 33
     916:	ea d2       	rcall	.+1492   	; 0xeec <init_uart>
	
	// set TWI as slave for NXT //
	TWI_SlaveInitializeDriver(&twiSlave, &TWIC, TWIC_SlaveProcessData);
     918:	45 e5       	ldi	r20, 0x55	; 85
     91a:	51 e0       	ldi	r21, 0x01	; 1
     91c:	60 e8       	ldi	r22, 0x80	; 128
     91e:	74 e0       	ldi	r23, 0x04	; 4
     920:	8d e3       	ldi	r24, 0x3D	; 61
     922:	91 e2       	ldi	r25, 0x21	; 33
     924:	94 d0       	rcall	.+296    	; 0xa4e <TWI_SlaveInitializeDriver>
	TWI_SlaveInitializeModule(&twiSlave, SLAVE_ADDRESS, TWI_SLAVE_INTLVL_MED_gc);
     926:	40 e8       	ldi	r20, 0x80	; 128
     928:	61 e0       	ldi	r22, 0x01	; 1
     92a:	8d e3       	ldi	r24, 0x3D	; 61
     92c:	91 e2       	ldi	r25, 0x21	; 33
     92e:	a8 d0       	rcall	.+336    	; 0xa80 <TWI_SlaveInitializeModule>
	
	// Turn on interrupts //
	PMIC.CTRL = PMIC_LOLVLEN_bm|PMIC_MEDLVLEN_bm;
     930:	83 e0       	ldi	r24, 0x03	; 3
     932:	e0 ea       	ldi	r30, 0xA0	; 160
     934:	f0 e0       	ldi	r31, 0x00	; 0
     936:	82 83       	std	Z+2, r24	; 0x02
	sei();
     938:	78 94       	sei
}	
     93a:	df 91       	pop	r29
     93c:	cf 91       	pop	r28
     93e:	1f 91       	pop	r17
     940:	0f 91       	pop	r16
     942:	ff 90       	pop	r15
     944:	ef 90       	pop	r14
     946:	cf 90       	pop	r12
     948:	08 95       	ret

0000094a <main>:
void init_adc(void);
void clock_init32MCalibrate(void);

int main(void)
{
	clock_init32MCalibrate();
     94a:	47 df       	rcall	.-370    	; 0x7da <clock_init32MCalibrate>
	init_all();
     94c:	6a df       	rcall	.-300    	; 0x822 <init_all>
	TWIOut[RFID_NUMBER_ADDRESS] =	'N';
     94e:	8e e4       	ldi	r24, 0x4E	; 78
     950:	80 93 ce 22 	sts	0x22CE, r24
	TWIOut[RFID_NUMBER_ADDRESS+1] =	'o';
     954:	8f e6       	ldi	r24, 0x6F	; 111
     956:	80 93 cf 22 	sts	0x22CF, r24
	TWIOut[RFID_NUMBER_ADDRESS+2] =	' ';
     95a:	80 e2       	ldi	r24, 0x20	; 32
     95c:	80 93 d0 22 	sts	0x22D0, r24
	TWIOut[RFID_NUMBER_ADDRESS+3] =	'D';
     960:	84 e4       	ldi	r24, 0x44	; 68
     962:	80 93 d1 22 	sts	0x22D1, r24
	TWIOut[RFID_NUMBER_ADDRESS+4] =	'a';
     966:	81 e6       	ldi	r24, 0x61	; 97
     968:	80 93 d2 22 	sts	0x22D2, r24
	TWIOut[RFID_NUMBER_ADDRESS+5] =	't';
     96c:	94 e7       	ldi	r25, 0x74	; 116
     96e:	90 93 d3 22 	sts	0x22D3, r25
	TWIOut[RFID_NUMBER_ADDRESS+6] =	'a';
     972:	80 93 d4 22 	sts	0x22D4, r24
	sprintf(str, "UART Connected.\n\r");
     976:	82 e1       	ldi	r24, 0x12	; 18
     978:	e0 e0       	ldi	r30, 0x00	; 0
     97a:	f0 e2       	ldi	r31, 0x20	; 32
     97c:	a5 ed       	ldi	r26, 0xD5	; 213
     97e:	b3 e2       	ldi	r27, 0x23	; 35
     980:	01 90       	ld	r0, Z+
     982:	0d 92       	st	X+, r0
     984:	8a 95       	dec	r24
     986:	e1 f7       	brne	.-8      	; 0x980 <main+0x36>
	uart_puts(&uartD0, str);
     988:	65 ed       	ldi	r22, 0xD5	; 213
     98a:	73 e2       	ldi	r23, 0x23	; 35
     98c:	86 e3       	ldi	r24, 0x36	; 54
     98e:	90 e2       	ldi	r25, 0x20	; 32
     990:	9b d1       	rcall	.+822    	; 0xcc8 <uart_puts>
	
	while(1)
	{
		sprintf(str, "Sonar A = %d cm\n\r", ((TWIOut[SONAR_A_ADDRESS+1]<<8)+TWIOut[SONAR_A_ADDRESS]));
     992:	0f 2e       	mov	r0, r31
     994:	f9 ed       	ldi	r31, 0xD9	; 217
     996:	af 2e       	mov	r10, r31
     998:	f2 e2       	ldi	r31, 0x22	; 34
     99a:	bf 2e       	mov	r11, r31
     99c:	f0 2d       	mov	r31, r0
     99e:	0f 2e       	mov	r0, r31
     9a0:	f8 ed       	ldi	r31, 0xD8	; 216
     9a2:	cf 2e       	mov	r12, r31
     9a4:	f2 e2       	ldi	r31, 0x22	; 34
     9a6:	df 2e       	mov	r13, r31
     9a8:	f0 2d       	mov	r31, r0
     9aa:	0f 2e       	mov	r0, r31
     9ac:	f2 e1       	ldi	r31, 0x12	; 18
     9ae:	ef 2e       	mov	r14, r31
     9b0:	f0 e2       	ldi	r31, 0x20	; 32
     9b2:	ff 2e       	mov	r15, r31
     9b4:	f0 2d       	mov	r31, r0
     9b6:	c5 ed       	ldi	r28, 0xD5	; 213
     9b8:	d3 e2       	ldi	r29, 0x23	; 35
		uart_puts(&uartD0, str);
		sprintf(str, "Sonar B = %d cm\n\r", ((TWIOut[SONAR_B_ADDRESS+1]<<8)+TWIOut[SONAR_B_ADDRESS]));
     9ba:	0f 2e       	mov	r0, r31
     9bc:	fb ed       	ldi	r31, 0xDB	; 219
     9be:	6f 2e       	mov	r6, r31
     9c0:	f2 e2       	ldi	r31, 0x22	; 34
     9c2:	7f 2e       	mov	r7, r31
     9c4:	f0 2d       	mov	r31, r0
     9c6:	0f 2e       	mov	r0, r31
     9c8:	fa ed       	ldi	r31, 0xDA	; 218
     9ca:	4f 2e       	mov	r4, r31
     9cc:	f2 e2       	ldi	r31, 0x22	; 34
     9ce:	5f 2e       	mov	r5, r31
     9d0:	f0 2d       	mov	r31, r0
     9d2:	0f 2e       	mov	r0, r31
     9d4:	f4 e2       	ldi	r31, 0x24	; 36
     9d6:	2f 2e       	mov	r2, r31
     9d8:	f0 e2       	ldi	r31, 0x20	; 32
     9da:	3f 2e       	mov	r3, r31
     9dc:	f0 2d       	mov	r31, r0
	sprintf(str, "UART Connected.\n\r");
	uart_puts(&uartD0, str);
	
	while(1)
	{
		sprintf(str, "Sonar A = %d cm\n\r", ((TWIOut[SONAR_A_ADDRESS+1]<<8)+TWIOut[SONAR_A_ADDRESS]));
     9de:	f5 01       	movw	r30, r10
     9e0:	10 81       	ld	r17, Z
     9e2:	00 e0       	ldi	r16, 0x00	; 0
     9e4:	f6 01       	movw	r30, r12
     9e6:	80 81       	ld	r24, Z
     9e8:	98 01       	movw	r18, r16
     9ea:	28 0f       	add	r18, r24
     9ec:	31 1d       	adc	r19, r1
     9ee:	c9 01       	movw	r24, r18
     9f0:	9f 93       	push	r25
     9f2:	2f 93       	push	r18
     9f4:	ff 92       	push	r15
     9f6:	ef 92       	push	r14
     9f8:	df 93       	push	r29
     9fa:	cf 93       	push	r28
     9fc:	b7 d5       	rcall	.+2926   	; 0x156c <sprintf>
		uart_puts(&uartD0, str);
     9fe:	be 01       	movw	r22, r28
     a00:	86 e3       	ldi	r24, 0x36	; 54
     a02:	90 e2       	ldi	r25, 0x20	; 32
     a04:	61 d1       	rcall	.+706    	; 0xcc8 <uart_puts>
		sprintf(str, "Sonar B = %d cm\n\r", ((TWIOut[SONAR_B_ADDRESS+1]<<8)+TWIOut[SONAR_B_ADDRESS]));
     a06:	f3 01       	movw	r30, r6
     a08:	90 80       	ld	r9, Z
     a0a:	81 2c       	mov	r8, r1
     a0c:	f2 01       	movw	r30, r4
     a0e:	80 81       	ld	r24, Z
     a10:	94 01       	movw	r18, r8
     a12:	28 0f       	add	r18, r24
     a14:	31 1d       	adc	r19, r1
     a16:	c9 01       	movw	r24, r18
     a18:	9f 93       	push	r25
     a1a:	2f 93       	push	r18
     a1c:	3f 92       	push	r3
     a1e:	2f 92       	push	r2
     a20:	df 93       	push	r29
     a22:	cf 93       	push	r28
     a24:	a3 d5       	rcall	.+2886   	; 0x156c <sprintf>
		uart_puts(&uartD0, str);
     a26:	be 01       	movw	r22, r28
     a28:	86 e3       	ldi	r24, 0x36	; 54
     a2a:	90 e2       	ldi	r25, 0x20	; 32
     a2c:	4d d1       	rcall	.+666    	; 0xcc8 <uart_puts>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a2e:	9f ef       	ldi	r25, 0xFF	; 255
     a30:	e7 ea       	ldi	r30, 0xA7	; 167
     a32:	f1 e6       	ldi	r31, 0x61	; 97
     a34:	91 50       	subi	r25, 0x01	; 1
     a36:	e0 40       	sbci	r30, 0x00	; 0
     a38:	f0 40       	sbci	r31, 0x00	; 0
     a3a:	e1 f7       	brne	.-8      	; 0xa34 <main+0xea>
     a3c:	00 c0       	rjmp	.+0      	; 0xa3e <main+0xf4>
     a3e:	00 00       	nop
     a40:	2d b7       	in	r18, 0x3d	; 61
     a42:	3e b7       	in	r19, 0x3e	; 62
     a44:	24 5f       	subi	r18, 0xF4	; 244
     a46:	3f 4f       	sbci	r19, 0xFF	; 255
     a48:	2d bf       	out	0x3d, r18	; 61
     a4a:	3e bf       	out	0x3e, r19	; 62
     a4c:	c8 cf       	rjmp	.-112    	; 0x9de <main+0x94>

00000a4e <TWI_SlaveInitializeDriver>:
 */
void TWI_SlaveInitializeDriver(TWI_Slave_t *twi,
                               TWI_t *module,
                               void (*processDataFunction) (void))
{
	twi->interface = module;
     a4e:	fc 01       	movw	r30, r24
     a50:	60 83       	st	Z, r22
     a52:	71 83       	std	Z+1, r23	; 0x01
	twi->Process_Data = processDataFunction;
     a54:	42 83       	std	Z+2, r20	; 0x02
     a56:	53 83       	std	Z+3, r21	; 0x03
	twi->bytesReceived = 0;
     a58:	ec 57       	subi	r30, 0x7C	; 124
     a5a:	ff 4f       	sbci	r31, 0xFF	; 255
     a5c:	10 82       	st	Z, r1
	twi->bytesSent = 0;
     a5e:	fc 01       	movw	r30, r24
     a60:	eb 57       	subi	r30, 0x7B	; 123
     a62:	ff 4f       	sbci	r31, 0xFF	; 255
     a64:	10 82       	st	Z, r1
	twi->status = TWIS_STATUS_READY;
     a66:	fc 01       	movw	r30, r24
     a68:	ea 57       	subi	r30, 0x7A	; 122
     a6a:	ff 4f       	sbci	r31, 0xFF	; 255
     a6c:	10 82       	st	Z, r1
	twi->result = TWIS_RESULT_UNKNOWN;
     a6e:	fc 01       	movw	r30, r24
     a70:	e9 57       	subi	r30, 0x79	; 121
     a72:	ff 4f       	sbci	r31, 0xFF	; 255
     a74:	10 82       	st	Z, r1
	twi->abort = false;
     a76:	fc 01       	movw	r30, r24
     a78:	e8 57       	subi	r30, 0x78	; 120
     a7a:	ff 4f       	sbci	r31, 0xFF	; 255
     a7c:	10 82       	st	Z, r1
     a7e:	08 95       	ret

00000a80 <TWI_SlaveInitializeModule>:
 */
void TWI_SlaveInitializeModule(TWI_Slave_t *twi,
                               uint8_t address,
                               TWI_SLAVE_INTLVL_t intLevel)
{
	twi->interface->SLAVE.CTRLA = intLevel |
     a80:	dc 01       	movw	r26, r24
     a82:	ed 91       	ld	r30, X+
     a84:	fc 91       	ld	r31, X
     a86:	11 97       	sbiw	r26, 0x01	; 1
     a88:	48 63       	ori	r20, 0x38	; 56
     a8a:	40 87       	std	Z+8, r20	; 0x08
	                              TWI_SLAVE_DIEN_bm |
	                              TWI_SLAVE_APIEN_bm |
	                              TWI_SLAVE_ENABLE_bm;
	twi->interface->SLAVE.ADDR = (address<<1);
     a8c:	ed 91       	ld	r30, X+
     a8e:	fc 91       	ld	r31, X
     a90:	66 0f       	add	r22, r22
     a92:	63 87       	std	Z+11, r22	; 0x0b
     a94:	08 95       	ret

00000a96 <TWI_SlaveTransactionFinished>:
 *  \param twi    The TWI_Slave_t struct instance.
 *  \param result The result of the transaction.
 */
void TWI_SlaveTransactionFinished(TWI_Slave_t *twi, uint8_t result)
{
	twi->result = result;
     a96:	fc 01       	movw	r30, r24
     a98:	e9 57       	subi	r30, 0x79	; 121
     a9a:	ff 4f       	sbci	r31, 0xFF	; 255
     a9c:	60 83       	st	Z, r22
	twi->status = TWIS_STATUS_READY;
     a9e:	fc 01       	movw	r30, r24
     aa0:	ea 57       	subi	r30, 0x7A	; 122
     aa2:	ff 4f       	sbci	r31, 0xFF	; 255
     aa4:	10 82       	st	Z, r1
     aa6:	08 95       	ret

00000aa8 <TWI_SlaveWriteHandler>:
 *  Handles TWI slave write transactions and responses.
 *
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveWriteHandler(TWI_Slave_t *twi)
{
     aa8:	cf 93       	push	r28
     aaa:	df 93       	push	r29
	/* If NACK, slave write transaction finished. */
	if ((twi->bytesSent > 0) && (twi->interface->SLAVE.STATUS &
     aac:	fc 01       	movw	r30, r24
     aae:	eb 57       	subi	r30, 0x7B	; 123
     ab0:	ff 4f       	sbci	r31, 0xFF	; 255
     ab2:	20 81       	ld	r18, Z
     ab4:	22 23       	and	r18, r18
     ab6:	59 f0       	breq	.+22     	; 0xace <TWI_SlaveWriteHandler+0x26>
     ab8:	dc 01       	movw	r26, r24
     aba:	ed 91       	ld	r30, X+
     abc:	fc 91       	ld	r31, X
     abe:	22 85       	ldd	r18, Z+10	; 0x0a
     ac0:	24 ff       	sbrs	r18, 4
     ac2:	05 c0       	rjmp	.+10     	; 0xace <TWI_SlaveWriteHandler+0x26>
	                             TWI_SLAVE_RXACK_bm)) {

		twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_COMPTRANS_gc;
     ac4:	22 e0       	ldi	r18, 0x02	; 2
     ac6:	21 87       	std	Z+9, r18	; 0x09
		TWI_SlaveTransactionFinished(twi, TWIS_RESULT_OK);
     ac8:	61 e0       	ldi	r22, 0x01	; 1
     aca:	e5 df       	rcall	.-54     	; 0xa96 <TWI_SlaveTransactionFinished>
     acc:	24 c0       	rjmp	.+72     	; 0xb16 <TWI_SlaveWriteHandler+0x6e>
	}
	/* If ACK, master expects more data. */
	else {
		if (twi->bytesSent < TWIS_SEND_BUFFER_SIZE) {
     ace:	fc 01       	movw	r30, r24
     ad0:	eb 57       	subi	r30, 0x7B	; 123
     ad2:	ff 4f       	sbci	r31, 0xFF	; 255
     ad4:	20 81       	ld	r18, Z
     ad6:	20 34       	cpi	r18, 0x40	; 64
     ad8:	b8 f4       	brcc	.+46     	; 0xb08 <TWI_SlaveWriteHandler+0x60>
			uint8_t data = twi->sendData[twi->bytesSent];
     ada:	fc 01       	movw	r30, r24
     adc:	eb 57       	subi	r30, 0x7B	; 123
     ade:	ff 4f       	sbci	r31, 0xFF	; 255
     ae0:	20 81       	ld	r18, Z
     ae2:	dc 01       	movw	r26, r24
     ae4:	a2 0f       	add	r26, r18
     ae6:	b1 1d       	adc	r27, r1
     ae8:	ac 5b       	subi	r26, 0xBC	; 188
     aea:	bf 4f       	sbci	r27, 0xFF	; 255
     aec:	2c 91       	ld	r18, X
			twi->interface->SLAVE.DATA = data;
     aee:	ec 01       	movw	r28, r24
     af0:	a8 81       	ld	r26, Y
     af2:	b9 81       	ldd	r27, Y+1	; 0x01
     af4:	1c 96       	adiw	r26, 0x0c	; 12
     af6:	2c 93       	st	X, r18
			twi->bytesSent++;
     af8:	20 81       	ld	r18, Z
     afa:	2f 5f       	subi	r18, 0xFF	; 255
     afc:	20 83       	st	Z, r18

			/* Send data, wait for data interrupt. */
			twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_RESPONSE_gc;
     afe:	e8 81       	ld	r30, Y
     b00:	f9 81       	ldd	r31, Y+1	; 0x01
     b02:	83 e0       	ldi	r24, 0x03	; 3
     b04:	81 87       	std	Z+9, r24	; 0x09
     b06:	07 c0       	rjmp	.+14     	; 0xb16 <TWI_SlaveWriteHandler+0x6e>
		}
		/* If buffer overflow. */
		else {
			twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_COMPTRANS_gc;
     b08:	dc 01       	movw	r26, r24
     b0a:	ed 91       	ld	r30, X+
     b0c:	fc 91       	ld	r31, X
     b0e:	22 e0       	ldi	r18, 0x02	; 2
     b10:	21 87       	std	Z+9, r18	; 0x09
			TWI_SlaveTransactionFinished(twi, TWIS_RESULT_BUFFER_OVERFLOW);
     b12:	62 e0       	ldi	r22, 0x02	; 2
     b14:	c0 df       	rcall	.-128    	; 0xa96 <TWI_SlaveTransactionFinished>
		}
	}
}
     b16:	df 91       	pop	r29
     b18:	cf 91       	pop	r28
     b1a:	08 95       	ret

00000b1c <TWI_SlaveReadHandler>:
 *  Handles TWI slave read transactions and responses.
 *
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveReadHandler(TWI_Slave_t *twi)
{
     b1c:	0f 93       	push	r16
     b1e:	1f 93       	push	r17
     b20:	cf 93       	push	r28
     b22:	df 93       	push	r29
     b24:	ec 01       	movw	r28, r24
	/* Enable stop interrupt. */
	uint8_t currentCtrlA = twi->interface->SLAVE.CTRLA;
     b26:	e8 81       	ld	r30, Y
     b28:	f9 81       	ldd	r31, Y+1	; 0x01
     b2a:	80 85       	ldd	r24, Z+8	; 0x08
	twi->interface->SLAVE.CTRLA = currentCtrlA | TWI_SLAVE_PIEN_bm;
     b2c:	84 60       	ori	r24, 0x04	; 4
     b2e:	80 87       	std	Z+8, r24	; 0x08

	/* If free space in buffer. */
	if (twi->bytesReceived < TWIS_RECEIVE_BUFFER_SIZE) {
     b30:	fe 01       	movw	r30, r28
     b32:	ec 57       	subi	r30, 0x7C	; 124
     b34:	ff 4f       	sbci	r31, 0xFF	; 255
     b36:	80 81       	ld	r24, Z
     b38:	80 34       	cpi	r24, 0x40	; 64
     b3a:	48 f5       	brcc	.+82     	; 0xb8e <TWI_SlaveReadHandler+0x72>
		/* Fetch data */
		uint8_t data = twi->interface->SLAVE.DATA;
     b3c:	e8 81       	ld	r30, Y
     b3e:	f9 81       	ldd	r31, Y+1	; 0x01
     b40:	84 85       	ldd	r24, Z+12	; 0x0c
		twi->receivedData[twi->bytesReceived] = data;
     b42:	8e 01       	movw	r16, r28
     b44:	0c 57       	subi	r16, 0x7C	; 124
     b46:	1f 4f       	sbci	r17, 0xFF	; 255
     b48:	f8 01       	movw	r30, r16
     b4a:	90 81       	ld	r25, Z
     b4c:	fe 01       	movw	r30, r28
     b4e:	e9 0f       	add	r30, r25
     b50:	f1 1d       	adc	r31, r1
     b52:	84 83       	std	Z+4, r24	; 0x04

		/* Process data. */
		twi->Process_Data();
     b54:	ea 81       	ldd	r30, Y+2	; 0x02
     b56:	fb 81       	ldd	r31, Y+3	; 0x03
     b58:	19 95       	eicall

		twi->bytesReceived++;
     b5a:	f8 01       	movw	r30, r16
     b5c:	80 81       	ld	r24, Z
     b5e:	8f 5f       	subi	r24, 0xFF	; 255
     b60:	80 83       	st	Z, r24

		/* If application signalling need to abort (error occured),
		 * complete transaction and wait for next START. Otherwise
		 * send ACK and wait for data interrupt.
		 */
		if (twi->abort) {
     b62:	fe 01       	movw	r30, r28
     b64:	e8 57       	subi	r30, 0x78	; 120
     b66:	ff 4f       	sbci	r31, 0xFF	; 255
     b68:	80 81       	ld	r24, Z
     b6a:	88 23       	and	r24, r24
     b6c:	59 f0       	breq	.+22     	; 0xb84 <TWI_SlaveReadHandler+0x68>
			twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_COMPTRANS_gc;
     b6e:	e8 81       	ld	r30, Y
     b70:	f9 81       	ldd	r31, Y+1	; 0x01
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	81 87       	std	Z+9, r24	; 0x09
			TWI_SlaveTransactionFinished(twi, TWIS_RESULT_ABORTED);
     b76:	66 e0       	ldi	r22, 0x06	; 6
     b78:	ce 01       	movw	r24, r28
     b7a:	8d df       	rcall	.-230    	; 0xa96 <TWI_SlaveTransactionFinished>
			twi->abort = false;
     b7c:	c8 57       	subi	r28, 0x78	; 120
     b7e:	df 4f       	sbci	r29, 0xFF	; 255
     b80:	18 82       	st	Y, r1
     b82:	0c c0       	rjmp	.+24     	; 0xb9c <TWI_SlaveReadHandler+0x80>
		} else {
			twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_RESPONSE_gc;
     b84:	e8 81       	ld	r30, Y
     b86:	f9 81       	ldd	r31, Y+1	; 0x01
     b88:	83 e0       	ldi	r24, 0x03	; 3
     b8a:	81 87       	std	Z+9, r24	; 0x09
     b8c:	07 c0       	rjmp	.+14     	; 0xb9c <TWI_SlaveReadHandler+0x80>
	}
	/* If buffer overflow, send NACK and wait for next START. Set
	 * result buffer overflow.
	 */
	else {
		twi->interface->SLAVE.CTRLB = TWI_SLAVE_ACKACT_bm |
     b8e:	e8 81       	ld	r30, Y
     b90:	f9 81       	ldd	r31, Y+1	; 0x01
     b92:	86 e0       	ldi	r24, 0x06	; 6
     b94:	81 87       	std	Z+9, r24	; 0x09
		                              TWI_SLAVE_CMD_COMPTRANS_gc;
		TWI_SlaveTransactionFinished(twi, TWIS_RESULT_BUFFER_OVERFLOW);
     b96:	62 e0       	ldi	r22, 0x02	; 2
     b98:	ce 01       	movw	r24, r28
     b9a:	7d df       	rcall	.-262    	; 0xa96 <TWI_SlaveTransactionFinished>
	}
}
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	1f 91       	pop	r17
     ba2:	0f 91       	pop	r16
     ba4:	08 95       	ret

00000ba6 <TWI_SlaveDataHandler>:
 *
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveDataHandler(TWI_Slave_t *twi)
{
	if (twi->interface->SLAVE.STATUS & TWI_SLAVE_DIR_bm) {
     ba6:	dc 01       	movw	r26, r24
     ba8:	ed 91       	ld	r30, X+
     baa:	fc 91       	ld	r31, X
     bac:	22 85       	ldd	r18, Z+10	; 0x0a
     bae:	21 ff       	sbrs	r18, 1
     bb0:	01 c0       	rjmp	.+2      	; 0xbb4 <TWI_SlaveDataHandler+0xe>
		TWI_SlaveWriteHandler(twi);
     bb2:	7a cf       	rjmp	.-268    	; 0xaa8 <TWI_SlaveWriteHandler>
	} else {
		TWI_SlaveReadHandler(twi);
     bb4:	b3 cf       	rjmp	.-154    	; 0xb1c <TWI_SlaveReadHandler>

00000bb6 <TWI_SlaveStopHandler>:
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveStopHandler(TWI_Slave_t *twi)
{
	/* Disable stop interrupt. */
	uint8_t currentCtrlA = twi->interface->SLAVE.CTRLA;
     bb6:	dc 01       	movw	r26, r24
     bb8:	ed 91       	ld	r30, X+
     bba:	fc 91       	ld	r31, X
     bbc:	11 97       	sbiw	r26, 0x01	; 1
     bbe:	20 85       	ldd	r18, Z+8	; 0x08
	twi->interface->SLAVE.CTRLA = currentCtrlA & ~TWI_SLAVE_PIEN_bm;
     bc0:	2b 7f       	andi	r18, 0xFB	; 251
     bc2:	20 87       	std	Z+8, r18	; 0x08
	
	/* Clear APIF, according to flowchart don't ACK or NACK */
	uint8_t currentStatus = twi->interface->SLAVE.STATUS;
     bc4:	ed 91       	ld	r30, X+
     bc6:	fc 91       	ld	r31, X
     bc8:	22 85       	ldd	r18, Z+10	; 0x0a
	twi->interface->SLAVE.STATUS = currentStatus | TWI_SLAVE_APIF_bm;
     bca:	20 64       	ori	r18, 0x40	; 64
     bcc:	22 87       	std	Z+10, r18	; 0x0a

	TWI_SlaveTransactionFinished(twi, TWIS_RESULT_OK);
     bce:	61 e0       	ldi	r22, 0x01	; 1
     bd0:	62 cf       	rjmp	.-316    	; 0xa96 <TWI_SlaveTransactionFinished>

00000bd2 <TWI_SlaveAddressMatchHandler>:
 *  Prepares TWI module for transaction when an address match occures.
 *
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveAddressMatchHandler(TWI_Slave_t *twi)
{
     bd2:	cf 93       	push	r28
     bd4:	df 93       	push	r29
     bd6:	ec 01       	movw	r28, r24
	/* If application signalling need to abort (error occured). */
	if (twi->abort) {
     bd8:	fc 01       	movw	r30, r24
     bda:	e8 57       	subi	r30, 0x78	; 120
     bdc:	ff 4f       	sbci	r31, 0xFF	; 255
     bde:	80 81       	ld	r24, Z
     be0:	88 23       	and	r24, r24
     be2:	59 f0       	breq	.+22     	; 0xbfa <TWI_SlaveAddressMatchHandler+0x28>
		twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_COMPTRANS_gc;
     be4:	e8 81       	ld	r30, Y
     be6:	f9 81       	ldd	r31, Y+1	; 0x01
     be8:	82 e0       	ldi	r24, 0x02	; 2
     bea:	81 87       	std	Z+9, r24	; 0x09
		TWI_SlaveTransactionFinished(twi, TWIS_RESULT_ABORTED);
     bec:	66 e0       	ldi	r22, 0x06	; 6
     bee:	ce 01       	movw	r24, r28
     bf0:	52 df       	rcall	.-348    	; 0xa96 <TWI_SlaveTransactionFinished>
		twi->abort = false;
     bf2:	c8 57       	subi	r28, 0x78	; 120
     bf4:	df 4f       	sbci	r29, 0xFF	; 255
     bf6:	18 82       	st	Y, r1
     bf8:	1a c0       	rjmp	.+52     	; 0xc2e <TWI_SlaveAddressMatchHandler+0x5c>
	} else {
		twi->status = TWIS_STATUS_BUSY;
     bfa:	fe 01       	movw	r30, r28
     bfc:	ea 57       	subi	r30, 0x7A	; 122
     bfe:	ff 4f       	sbci	r31, 0xFF	; 255
     c00:	81 e0       	ldi	r24, 0x01	; 1
     c02:	80 83       	st	Z, r24
		twi->result = TWIS_RESULT_UNKNOWN;
     c04:	fe 01       	movw	r30, r28
     c06:	e9 57       	subi	r30, 0x79	; 121
     c08:	ff 4f       	sbci	r31, 0xFF	; 255
     c0a:	10 82       	st	Z, r1

		/* Disable stop interrupt. */
		uint8_t currentCtrlA = twi->interface->SLAVE.CTRLA;
     c0c:	e8 81       	ld	r30, Y
     c0e:	f9 81       	ldd	r31, Y+1	; 0x01
     c10:	80 85       	ldd	r24, Z+8	; 0x08
		twi->interface->SLAVE.CTRLA = currentCtrlA & ~TWI_SLAVE_PIEN_bm;
     c12:	8b 7f       	andi	r24, 0xFB	; 251
     c14:	80 87       	std	Z+8, r24	; 0x08

		twi->bytesReceived = 0;
     c16:	fe 01       	movw	r30, r28
     c18:	ec 57       	subi	r30, 0x7C	; 124
     c1a:	ff 4f       	sbci	r31, 0xFF	; 255
     c1c:	10 82       	st	Z, r1
		twi->bytesSent = 0;
     c1e:	fe 01       	movw	r30, r28
     c20:	eb 57       	subi	r30, 0x7B	; 123
     c22:	ff 4f       	sbci	r31, 0xFF	; 255
     c24:	10 82       	st	Z, r1

		/* Send ACK, wait for data interrupt. */
		twi->interface->SLAVE.CTRLB = TWI_SLAVE_CMD_RESPONSE_gc;
     c26:	e8 81       	ld	r30, Y
     c28:	f9 81       	ldd	r31, Y+1	; 0x01
     c2a:	83 e0       	ldi	r24, 0x03	; 3
     c2c:	81 87       	std	Z+9, r24	; 0x09
	}
}
     c2e:	df 91       	pop	r29
     c30:	cf 91       	pop	r28
     c32:	08 95       	ret

00000c34 <TWI_SlaveInterruptHandler>:
 *
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveInterruptHandler(TWI_Slave_t *twi)
{
	uint8_t currentStatus = twi->interface->SLAVE.STATUS;
     c34:	dc 01       	movw	r26, r24
     c36:	ed 91       	ld	r30, X+
     c38:	fc 91       	ld	r31, X
     c3a:	22 85       	ldd	r18, Z+10	; 0x0a

	/* If bus error. */
	if (currentStatus & TWI_SLAVE_BUSERR_bm) {
     c3c:	22 ff       	sbrs	r18, 2
     c3e:	12 c0       	rjmp	.+36     	; 0xc64 <TWI_SlaveInterruptHandler+0x30>
		twi->bytesReceived = 0;
     c40:	fc 01       	movw	r30, r24
     c42:	ec 57       	subi	r30, 0x7C	; 124
     c44:	ff 4f       	sbci	r31, 0xFF	; 255
     c46:	10 82       	st	Z, r1
		twi->bytesSent = 0;
     c48:	fc 01       	movw	r30, r24
     c4a:	eb 57       	subi	r30, 0x7B	; 123
     c4c:	ff 4f       	sbci	r31, 0xFF	; 255
     c4e:	10 82       	st	Z, r1
		twi->result = TWIS_RESULT_BUS_ERROR;
     c50:	fc 01       	movw	r30, r24
     c52:	e9 57       	subi	r30, 0x79	; 121
     c54:	ff 4f       	sbci	r31, 0xFF	; 255
     c56:	24 e0       	ldi	r18, 0x04	; 4
     c58:	20 83       	st	Z, r18
		twi->status = TWIS_STATUS_READY;
     c5a:	fc 01       	movw	r30, r24
     c5c:	ea 57       	subi	r30, 0x7A	; 122
     c5e:	ff 4f       	sbci	r31, 0xFF	; 255
     c60:	10 82       	st	Z, r1
     c62:	08 95       	ret
	}

	/* If transmit collision. */
	else if (currentStatus & TWI_SLAVE_COLL_bm) {
     c64:	23 ff       	sbrs	r18, 3
     c66:	12 c0       	rjmp	.+36     	; 0xc8c <TWI_SlaveInterruptHandler+0x58>
		twi->bytesReceived = 0;
     c68:	fc 01       	movw	r30, r24
     c6a:	ec 57       	subi	r30, 0x7C	; 124
     c6c:	ff 4f       	sbci	r31, 0xFF	; 255
     c6e:	10 82       	st	Z, r1
		twi->bytesSent = 0;
     c70:	fc 01       	movw	r30, r24
     c72:	eb 57       	subi	r30, 0x7B	; 123
     c74:	ff 4f       	sbci	r31, 0xFF	; 255
     c76:	10 82       	st	Z, r1
		twi->result = TWIS_RESULT_TRANSMIT_COLLISION;
     c78:	fc 01       	movw	r30, r24
     c7a:	e9 57       	subi	r30, 0x79	; 121
     c7c:	ff 4f       	sbci	r31, 0xFF	; 255
     c7e:	23 e0       	ldi	r18, 0x03	; 3
     c80:	20 83       	st	Z, r18
		twi->status = TWIS_STATUS_READY;
     c82:	fc 01       	movw	r30, r24
     c84:	ea 57       	subi	r30, 0x7A	; 122
     c86:	ff 4f       	sbci	r31, 0xFF	; 255
     c88:	10 82       	st	Z, r1
     c8a:	08 95       	ret
	}

	/* If address match. */
	else if ((currentStatus & TWI_SLAVE_APIF_bm) &&
     c8c:	42 2f       	mov	r20, r18
     c8e:	40 74       	andi	r20, 0x40	; 64
 *  Handles all TWI transactions and responses to address match, data reception,
 *  data transmission, bus error and data collision.
 *
 *  \param twi The TWI_Slave_t struct instance.
 */
void TWI_SlaveInterruptHandler(TWI_Slave_t *twi)
     c90:	32 2f       	mov	r19, r18
     c92:	31 74       	andi	r19, 0x41	; 65
		twi->result = TWIS_RESULT_TRANSMIT_COLLISION;
		twi->status = TWIS_STATUS_READY;
	}

	/* If address match. */
	else if ((currentStatus & TWI_SLAVE_APIF_bm) &&
     c94:	31 34       	cpi	r19, 0x41	; 65
     c96:	09 f4       	brne	.+2      	; 0xc9a <TWI_SlaveInterruptHandler+0x66>
	        (currentStatus & TWI_SLAVE_AP_bm)) {

		TWI_SlaveAddressMatchHandler(twi);
     c98:	9c cf       	rjmp	.-200    	; 0xbd2 <TWI_SlaveAddressMatchHandler>
	}

	/* If stop (only enabled through slave read transaction). */
	else if (currentStatus & TWI_SLAVE_APIF_bm) {
     c9a:	44 23       	and	r20, r20
     c9c:	09 f0       	breq	.+2      	; 0xca0 <TWI_SlaveInterruptHandler+0x6c>
		TWI_SlaveStopHandler(twi);
     c9e:	8b cf       	rjmp	.-234    	; 0xbb6 <TWI_SlaveStopHandler>
	}

	/* If data interrupt. */
	else if (currentStatus & TWI_SLAVE_DIF_bm) {
     ca0:	22 23       	and	r18, r18
     ca2:	0c f4       	brge	.+2      	; 0xca6 <TWI_SlaveInterruptHandler+0x72>
		TWI_SlaveDataHandler(twi);
     ca4:	80 cf       	rjmp	.-256    	; 0xba6 <TWI_SlaveDataHandler>
	}

	/* If unexpected state. */
	else {
		TWI_SlaveTransactionFinished(twi, TWIS_RESULT_FAIL);
     ca6:	65 e0       	ldi	r22, 0x05	; 5
     ca8:	f6 ce       	rjmp	.-532    	; 0xa96 <TWI_SlaveTransactionFinished>

00000caa <uart_putc>:
 *  \param  data      byte to be written
 *
 *  \return void
 */
void uart_putc(USART_data_t *uart, uint8_t data)
{
     caa:	1f 93       	push	r17
     cac:	cf 93       	push	r28
     cae:	df 93       	push	r29
     cb0:	ec 01       	movw	r28, r24
     cb2:	16 2f       	mov	r17, r22
  if ( USART_TXBuffer_FreeSpace(uart) ) {
     cb4:	8c d1       	rcall	.+792    	; 0xfce <USART_TXBuffer_FreeSpace>
     cb6:	88 23       	and	r24, r24
     cb8:	19 f0       	breq	.+6      	; 0xcc0 <uart_putc+0x16>
    USART_TXBuffer_PutByte(uart, data);
     cba:	61 2f       	mov	r22, r17
     cbc:	ce 01       	movw	r24, r28
     cbe:	96 d1       	rcall	.+812    	; 0xfec <USART_TXBuffer_PutByte>
  }
}
     cc0:	df 91       	pop	r29
     cc2:	cf 91       	pop	r28
     cc4:	1f 91       	pop	r17
     cc6:	08 95       	ret

00000cc8 <uart_puts>:
 *  \param  s         pointer to string to be written
 *
 *  \return void
 */
void uart_puts(USART_data_t *uart, char *s)
{
     cc8:	0f 93       	push	r16
     cca:	1f 93       	push	r17
     ccc:	cf 93       	push	r28
     cce:	df 93       	push	r29
     cd0:	8c 01       	movw	r16, r24
  char c;

  while ( (c = *s++) ) {
     cd2:	c6 2f       	mov	r28, r22
     cd4:	d7 2f       	mov	r29, r23
     cd6:	69 91       	ld	r22, Y+
     cd8:	66 23       	and	r22, r22
     cda:	29 f0       	breq	.+10     	; 0xce6 <uart_puts+0x1e>
    uart_putc(uart, c);
     cdc:	c8 01       	movw	r24, r16
     cde:	e5 df       	rcall	.-54     	; 0xcaa <uart_putc>
 */
void uart_puts(USART_data_t *uart, char *s)
{
  char c;

  while ( (c = *s++) ) {
     ce0:	69 91       	ld	r22, Y+
     ce2:	61 11       	cpse	r22, r1
     ce4:	fb cf       	rjmp	.-10     	; 0xcdc <uart_puts+0x14>
    uart_putc(uart, c);
  }
}
     ce6:	df 91       	pop	r29
     ce8:	cf 91       	pop	r28
     cea:	1f 91       	pop	r17
     cec:	0f 91       	pop	r16
     cee:	08 95       	ret

00000cf0 <set_usart_txrx_direction>:
 *  \return void
 */
void set_usart_txrx_direction(USART_t *usart)
{
  #ifdef USARTC0
   if ( (uint16_t) usart == (uint16_t) &USARTC0 ) {
     cf0:	80 3a       	cpi	r24, 0xA0	; 160
     cf2:	28 e0       	ldi	r18, 0x08	; 8
     cf4:	92 07       	cpc	r25, r18
     cf6:	39 f4       	brne	.+14     	; 0xd06 <set_usart_txrx_direction+0x16>
     PORTC.DIRSET      = PIN3_bm;
     cf8:	e0 e4       	ldi	r30, 0x40	; 64
     cfa:	f6 e0       	ldi	r31, 0x06	; 6
     cfc:	88 e0       	ldi	r24, 0x08	; 8
     cfe:	81 83       	std	Z+1, r24	; 0x01
     PORTC.DIRCLR      = PIN2_bm;
     d00:	84 e0       	ldi	r24, 0x04	; 4
     d02:	82 83       	std	Z+2, r24	; 0x02
     return;
     d04:	08 95       	ret
   }
  #endif
  #ifdef USARTC1
   if ( (uint16_t) usart == (uint16_t) &USARTC1 ) {
     d06:	80 3b       	cpi	r24, 0xB0	; 176
     d08:	28 e0       	ldi	r18, 0x08	; 8
     d0a:	92 07       	cpc	r25, r18
     d0c:	39 f4       	brne	.+14     	; 0xd1c <set_usart_txrx_direction+0x2c>
     PORTC.DIRSET      = PIN7_bm;
     d0e:	e0 e4       	ldi	r30, 0x40	; 64
     d10:	f6 e0       	ldi	r31, 0x06	; 6
     d12:	80 e8       	ldi	r24, 0x80	; 128
     d14:	81 83       	std	Z+1, r24	; 0x01
     PORTC.DIRCLR      = PIN6_bm;
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	82 83       	std	Z+2, r24	; 0x02
     return;
     d1a:	08 95       	ret
   }
  #endif
  #ifdef USARTD0
   if ( (uint16_t) usart == (uint16_t) &USARTD0) {
     d1c:	80 3a       	cpi	r24, 0xA0	; 160
     d1e:	29 e0       	ldi	r18, 0x09	; 9
     d20:	92 07       	cpc	r25, r18
     d22:	39 f4       	brne	.+14     	; 0xd32 <set_usart_txrx_direction+0x42>
     PORTD.DIRSET      = PIN3_bm;
     d24:	e0 e6       	ldi	r30, 0x60	; 96
     d26:	f6 e0       	ldi	r31, 0x06	; 6
     d28:	88 e0       	ldi	r24, 0x08	; 8
     d2a:	81 83       	std	Z+1, r24	; 0x01
     PORTD.DIRCLR      = PIN2_bm;
     d2c:	84 e0       	ldi	r24, 0x04	; 4
     d2e:	82 83       	std	Z+2, r24	; 0x02
     return;
     d30:	08 95       	ret
   }
  #endif
  #ifdef USARTD1
   if ( (uint16_t) usart == (uint16_t) &USARTD1 ) {
     d32:	80 3b       	cpi	r24, 0xB0	; 176
     d34:	29 e0       	ldi	r18, 0x09	; 9
     d36:	92 07       	cpc	r25, r18
     d38:	39 f4       	brne	.+14     	; 0xd48 <set_usart_txrx_direction+0x58>
     PORTD.DIRSET      = PIN7_bm;
     d3a:	e0 e6       	ldi	r30, 0x60	; 96
     d3c:	f6 e0       	ldi	r31, 0x06	; 6
     d3e:	80 e8       	ldi	r24, 0x80	; 128
     d40:	81 83       	std	Z+1, r24	; 0x01
     PORTD.DIRCLR      = PIN6_bm;
     d42:	80 e4       	ldi	r24, 0x40	; 64
     d44:	82 83       	std	Z+2, r24	; 0x02
     return;
     d46:	08 95       	ret
   }
  #endif
  #ifdef USARTE0
   if ( (uint16_t) usart == (uint16_t) &USARTE0) {
     d48:	80 3a       	cpi	r24, 0xA0	; 160
     d4a:	9a 40       	sbci	r25, 0x0A	; 10
     d4c:	31 f4       	brne	.+12     	; 0xd5a <set_usart_txrx_direction+0x6a>
     PORTE.DIRSET      = PIN3_bm;
     d4e:	e0 e8       	ldi	r30, 0x80	; 128
     d50:	f6 e0       	ldi	r31, 0x06	; 6
     d52:	88 e0       	ldi	r24, 0x08	; 8
     d54:	81 83       	std	Z+1, r24	; 0x01
     PORTE.DIRCLR      = PIN2_bm;
     d56:	84 e0       	ldi	r24, 0x04	; 4
     d58:	82 83       	std	Z+2, r24	; 0x02
     d5a:	08 95       	ret

00000d5c <calc_bsel>:
 *  N is a factor which is 16 with no clock doubling and 8 with clock doubling
 *
 *  \return the calculated BSEL
 */
uint16_t calc_bsel(uint32_t f_cpu, uint32_t baud, int8_t scale, uint8_t clk2x)
{
     d5c:	4f 92       	push	r4
     d5e:	5f 92       	push	r5
     d60:	6f 92       	push	r6
     d62:	7f 92       	push	r7
     d64:	8f 92       	push	r8
     d66:	9f 92       	push	r9
     d68:	af 92       	push	r10
     d6a:	bf 92       	push	r11
     d6c:	cf 92       	push	r12
     d6e:	df 92       	push	r13
     d70:	ef 92       	push	r14
     d72:	ff 92       	push	r15
     d74:	0f 93       	push	r16
     d76:	1f 93       	push	r17
     d78:	49 01       	movw	r8, r18
     d7a:	5a 01       	movw	r10, r20
  uint8_t factor = 16;

  factor = factor >> (clk2x & 0x01);
     d7c:	4e 2d       	mov	r20, r14
     d7e:	41 70       	andi	r20, 0x01	; 1
     d80:	20 e1       	ldi	r18, 0x10	; 16
     d82:	30 e0       	ldi	r19, 0x00	; 0
     d84:	79 01       	movw	r14, r18
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <calc_bsel+0x30>
     d88:	f5 94       	asr	r15
     d8a:	e7 94       	ror	r14
     d8c:	4a 95       	dec	r20
     d8e:	e2 f7       	brpl	.-8      	; 0xd88 <calc_bsel+0x2c>
  if ( scale < 0 ) {
     d90:	00 23       	and	r16, r16
     d92:	0c f0       	brlt	.+2      	; 0xd96 <calc_bsel+0x3a>
     d94:	3a c0       	rjmp	.+116    	; 0xe0a <calc_bsel+0xae>
    return round(  (((double)(f_cpu)/(factor*(double)(baud))) - 1) * (1<<-(scale))  );
     d96:	a4 d2       	rcall	.+1352   	; 0x12e0 <__floatunsisf>
     d98:	2b 01       	movw	r4, r22
     d9a:	3c 01       	movw	r6, r24
     d9c:	b7 01       	movw	r22, r14
     d9e:	77 27       	eor	r23, r23
     da0:	88 27       	eor	r24, r24
     da2:	77 fd       	sbrc	r23, 7
     da4:	80 95       	com	r24
     da6:	98 2f       	mov	r25, r24
     da8:	9d d2       	rcall	.+1338   	; 0x12e4 <__floatsisf>
     daa:	6b 01       	movw	r12, r22
     dac:	7c 01       	movw	r14, r24
     dae:	c5 01       	movw	r24, r10
     db0:	b4 01       	movw	r22, r8
     db2:	96 d2       	rcall	.+1324   	; 0x12e0 <__floatunsisf>
     db4:	9b 01       	movw	r18, r22
     db6:	ac 01       	movw	r20, r24
     db8:	c7 01       	movw	r24, r14
     dba:	b6 01       	movw	r22, r12
     dbc:	1f d3       	rcall	.+1598   	; 0x13fc <__mulsf3>
     dbe:	9b 01       	movw	r18, r22
     dc0:	ac 01       	movw	r20, r24
     dc2:	c3 01       	movw	r24, r6
     dc4:	b2 01       	movw	r22, r4
     dc6:	f8 d1       	rcall	.+1008   	; 0x11b8 <__divsf3>
     dc8:	20 e0       	ldi	r18, 0x00	; 0
     dca:	30 e0       	ldi	r19, 0x00	; 0
     dcc:	40 e8       	ldi	r20, 0x80	; 128
     dce:	5f e3       	ldi	r21, 0x3F	; 63
     dd0:	8e d1       	rcall	.+796    	; 0x10ee <__subsf3>
     dd2:	6b 01       	movw	r12, r22
     dd4:	7c 01       	movw	r14, r24
     dd6:	11 27       	eor	r17, r17
     dd8:	01 95       	neg	r16
     dda:	0c f4       	brge	.+2      	; 0xdde <calc_bsel+0x82>
     ddc:	10 95       	com	r17
     dde:	61 e0       	ldi	r22, 0x01	; 1
     de0:	70 e0       	ldi	r23, 0x00	; 0
     de2:	02 c0       	rjmp	.+4      	; 0xde8 <calc_bsel+0x8c>
     de4:	66 0f       	add	r22, r22
     de6:	77 1f       	adc	r23, r23
     de8:	0a 95       	dec	r16
     dea:	e2 f7       	brpl	.-8      	; 0xde4 <calc_bsel+0x88>
     dec:	88 27       	eor	r24, r24
     dee:	77 fd       	sbrc	r23, 7
     df0:	80 95       	com	r24
     df2:	98 2f       	mov	r25, r24
     df4:	77 d2       	rcall	.+1262   	; 0x12e4 <__floatsisf>
     df6:	9b 01       	movw	r18, r22
     df8:	ac 01       	movw	r20, r24
     dfa:	c7 01       	movw	r24, r14
     dfc:	b6 01       	movw	r22, r12
     dfe:	fe d2       	rcall	.+1532   	; 0x13fc <__mulsf3>
     e00:	60 d3       	rcall	.+1728   	; 0x14c2 <round>
     e02:	42 d2       	rcall	.+1156   	; 0x1288 <__fixunssfsi>
     e04:	86 2f       	mov	r24, r22
     e06:	97 2f       	mov	r25, r23
     e08:	35 c0       	rjmp	.+106    	; 0xe74 <calc_bsel+0x118>
  } else {
    return round(  ((double)(f_cpu)/(factor*(double)(baud))/(1<<(scale))) - 1);
     e0a:	6a d2       	rcall	.+1236   	; 0x12e0 <__floatunsisf>
     e0c:	2b 01       	movw	r4, r22
     e0e:	3c 01       	movw	r6, r24
     e10:	b7 01       	movw	r22, r14
     e12:	77 27       	eor	r23, r23
     e14:	88 27       	eor	r24, r24
     e16:	77 fd       	sbrc	r23, 7
     e18:	80 95       	com	r24
     e1a:	98 2f       	mov	r25, r24
     e1c:	63 d2       	rcall	.+1222   	; 0x12e4 <__floatsisf>
     e1e:	6b 01       	movw	r12, r22
     e20:	7c 01       	movw	r14, r24
     e22:	c5 01       	movw	r24, r10
     e24:	b4 01       	movw	r22, r8
     e26:	5c d2       	rcall	.+1208   	; 0x12e0 <__floatunsisf>
     e28:	9b 01       	movw	r18, r22
     e2a:	ac 01       	movw	r20, r24
     e2c:	c7 01       	movw	r24, r14
     e2e:	b6 01       	movw	r22, r12
     e30:	e5 d2       	rcall	.+1482   	; 0x13fc <__mulsf3>
     e32:	9b 01       	movw	r18, r22
     e34:	ac 01       	movw	r20, r24
     e36:	c3 01       	movw	r24, r6
     e38:	b2 01       	movw	r22, r4
     e3a:	be d1       	rcall	.+892    	; 0x11b8 <__divsf3>
     e3c:	4b 01       	movw	r8, r22
     e3e:	5c 01       	movw	r10, r24
     e40:	61 e0       	ldi	r22, 0x01	; 1
     e42:	70 e0       	ldi	r23, 0x00	; 0
     e44:	02 c0       	rjmp	.+4      	; 0xe4a <calc_bsel+0xee>
     e46:	66 0f       	add	r22, r22
     e48:	77 1f       	adc	r23, r23
     e4a:	0a 95       	dec	r16
     e4c:	e2 f7       	brpl	.-8      	; 0xe46 <calc_bsel+0xea>
     e4e:	88 27       	eor	r24, r24
     e50:	77 fd       	sbrc	r23, 7
     e52:	80 95       	com	r24
     e54:	98 2f       	mov	r25, r24
     e56:	46 d2       	rcall	.+1164   	; 0x12e4 <__floatsisf>
     e58:	9b 01       	movw	r18, r22
     e5a:	ac 01       	movw	r20, r24
     e5c:	c5 01       	movw	r24, r10
     e5e:	b4 01       	movw	r22, r8
     e60:	ab d1       	rcall	.+854    	; 0x11b8 <__divsf3>
     e62:	20 e0       	ldi	r18, 0x00	; 0
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	40 e8       	ldi	r20, 0x80	; 128
     e68:	5f e3       	ldi	r21, 0x3F	; 63
     e6a:	41 d1       	rcall	.+642    	; 0x10ee <__subsf3>
     e6c:	2a d3       	rcall	.+1620   	; 0x14c2 <round>
     e6e:	0c d2       	rcall	.+1048   	; 0x1288 <__fixunssfsi>
     e70:	86 2f       	mov	r24, r22
     e72:	97 2f       	mov	r25, r23
  }
}
     e74:	1f 91       	pop	r17
     e76:	0f 91       	pop	r16
     e78:	ff 90       	pop	r15
     e7a:	ef 90       	pop	r14
     e7c:	df 90       	pop	r13
     e7e:	cf 90       	pop	r12
     e80:	bf 90       	pop	r11
     e82:	af 90       	pop	r10
     e84:	9f 90       	pop	r9
     e86:	8f 90       	pop	r8
     e88:	7f 90       	pop	r7
     e8a:	6f 90       	pop	r6
     e8c:	5f 90       	pop	r5
     e8e:	4f 90       	pop	r4
     e90:	08 95       	ret

00000e92 <calc_bscale>:
 *  and a boolean for clock doubling.
 *
 *  \return the scale factor BSCALE
 */
int8_t calc_bscale(uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
     e92:	4f 92       	push	r4
     e94:	5f 92       	push	r5
     e96:	6f 92       	push	r6
     e98:	7f 92       	push	r7
     e9a:	8f 92       	push	r8
     e9c:	9f 92       	push	r9
     e9e:	af 92       	push	r10
     ea0:	bf 92       	push	r11
     ea2:	ef 92       	push	r14
     ea4:	0f 93       	push	r16
     ea6:	cf 93       	push	r28
     ea8:	df 93       	push	r29
     eaa:	2b 01       	movw	r4, r22
     eac:	3c 01       	movw	r6, r24
     eae:	49 01       	movw	r8, r18
     eb0:	5a 01       	movw	r10, r20
     eb2:	d0 2f       	mov	r29, r16
  int8_t   bscale;
  uint16_t bsel;

  for (bscale = -7; bscale<8; bscale++) {
     eb4:	c9 ef       	ldi	r28, 0xF9	; 249
    if ( (bsel = calc_bsel(f_cpu, baud, bscale, clk2x)) < 4096 ) return bscale;
     eb6:	ed 2e       	mov	r14, r29
     eb8:	0c 2f       	mov	r16, r28
     eba:	a5 01       	movw	r20, r10
     ebc:	94 01       	movw	r18, r8
     ebe:	c3 01       	movw	r24, r6
     ec0:	b2 01       	movw	r22, r4
     ec2:	4c df       	rcall	.-360    	; 0xd5c <calc_bsel>
     ec4:	81 15       	cp	r24, r1
     ec6:	90 41       	sbci	r25, 0x10	; 16
     ec8:	18 f0       	brcs	.+6      	; 0xed0 <calc_bscale+0x3e>
int8_t calc_bscale(uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
  int8_t   bscale;
  uint16_t bsel;

  for (bscale = -7; bscale<8; bscale++) {
     eca:	cf 5f       	subi	r28, 0xFF	; 255
     ecc:	c8 30       	cpi	r28, 0x08	; 8
     ece:	99 f7       	brne	.-26     	; 0xeb6 <calc_bscale+0x24>
    if ( (bsel = calc_bsel(f_cpu, baud, bscale, clk2x)) < 4096 ) return bscale;
  }

  return bscale;
}
     ed0:	8c 2f       	mov	r24, r28
     ed2:	df 91       	pop	r29
     ed4:	cf 91       	pop	r28
     ed6:	0f 91       	pop	r16
     ed8:	ef 90       	pop	r14
     eda:	bf 90       	pop	r11
     edc:	af 90       	pop	r10
     ede:	9f 90       	pop	r9
     ee0:	8f 90       	pop	r8
     ee2:	7f 90       	pop	r7
     ee4:	6f 90       	pop	r6
     ee6:	5f 90       	pop	r5
     ee8:	4f 90       	pop	r4
     eea:	08 95       	ret

00000eec <init_uart>:
 *  are both set to a low level.
 *
 *  \return void
 */
void init_uart(USART_data_t *uart, USART_t *usart, uint32_t f_cpu, uint32_t baud, uint8_t clk2x)
{
     eec:	2f 92       	push	r2
     eee:	3f 92       	push	r3
     ef0:	4f 92       	push	r4
     ef2:	5f 92       	push	r5
     ef4:	6f 92       	push	r6
     ef6:	7f 92       	push	r7
     ef8:	8f 92       	push	r8
     efa:	9f 92       	push	r9
     efc:	af 92       	push	r10
     efe:	bf 92       	push	r11
     f00:	cf 92       	push	r12
     f02:	ef 92       	push	r14
     f04:	ff 92       	push	r15
     f06:	0f 93       	push	r16
     f08:	1f 93       	push	r17
     f0a:	cf 93       	push	r28
     f0c:	df 93       	push	r29
     f0e:	ec 01       	movw	r28, r24
     f10:	3b 01       	movw	r6, r22
     f12:	49 01       	movw	r8, r18
     f14:	5a 01       	movw	r10, r20
     f16:	17 01       	movw	r2, r14
     f18:	28 01       	movw	r4, r16
     f1a:	ec 2c       	mov	r14, r12
  uint16_t bsel;
  int8_t bscale;

  bscale = calc_bscale(f_cpu, baud, clk2x);
     f1c:	0c 2d       	mov	r16, r12
     f1e:	a2 01       	movw	r20, r4
     f20:	91 01       	movw	r18, r2
     f22:	c5 01       	movw	r24, r10
     f24:	b4 01       	movw	r22, r8
     f26:	b5 df       	rcall	.-150    	; 0xe92 <calc_bscale>
     f28:	18 2f       	mov	r17, r24
  bsel   = calc_bsel(f_cpu, baud, bscale, clk2x);
     f2a:	08 2f       	mov	r16, r24
     f2c:	a2 01       	movw	r20, r4
     f2e:	91 01       	movw	r18, r2
     f30:	c5 01       	movw	r24, r10
     f32:	b4 01       	movw	r22, r8
     f34:	13 df       	rcall	.-474    	; 0xd5c <calc_bsel>
     f36:	b8 2e       	mov	r11, r24
     f38:	e9 2e       	mov	r14, r25

  USART_InterruptDriver_Initialize(uart, usart, USART_DREINTLVL_LO_gc);
     f3a:	41 e0       	ldi	r20, 0x01	; 1
     f3c:	b3 01       	movw	r22, r6
     f3e:	ce 01       	movw	r24, r28
     f40:	32 d0       	rcall	.+100    	; 0xfa6 <USART_InterruptDriver_Initialize>
  USART_Format_Set(uart->usart, USART_CHSIZE_8BIT_gc, USART_PMODE_DISABLED_gc, !USART_SBMODE_bm);
     f42:	e8 81       	ld	r30, Y
     f44:	f9 81       	ldd	r31, Y+1	; 0x01
     f46:	83 e0       	ldi	r24, 0x03	; 3
     f48:	85 83       	std	Z+5, r24	; 0x05
  USART_Rx_Enable(uart->usart);
     f4a:	e8 81       	ld	r30, Y
     f4c:	f9 81       	ldd	r31, Y+1	; 0x01
     f4e:	84 81       	ldd	r24, Z+4	; 0x04
     f50:	80 61       	ori	r24, 0x10	; 16
     f52:	84 83       	std	Z+4, r24	; 0x04
  USART_Tx_Enable(uart->usart);
     f54:	e8 81       	ld	r30, Y
     f56:	f9 81       	ldd	r31, Y+1	; 0x01
     f58:	84 81       	ldd	r24, Z+4	; 0x04
     f5a:	88 60       	ori	r24, 0x08	; 8
     f5c:	84 83       	std	Z+4, r24	; 0x04
  USART_RxdInterruptLevel_Set(uart->usart, USART_RXCINTLVL_LO_gc);
     f5e:	e8 81       	ld	r30, Y
     f60:	f9 81       	ldd	r31, Y+1	; 0x01
     f62:	83 81       	ldd	r24, Z+3	; 0x03
     f64:	8f 7c       	andi	r24, 0xCF	; 207
     f66:	80 61       	ori	r24, 0x10	; 16
     f68:	83 83       	std	Z+3, r24	; 0x03
  USART_Baudrate_Set(uart->usart, bsel, bscale);
     f6a:	e8 81       	ld	r30, Y
     f6c:	f9 81       	ldd	r31, Y+1	; 0x01
     f6e:	b6 82       	std	Z+6, r11	; 0x06
     f70:	e8 81       	ld	r30, Y
     f72:	f9 81       	ldd	r31, Y+1	; 0x01
     f74:	12 95       	swap	r17
     f76:	10 7f       	andi	r17, 0xF0	; 240
     f78:	e1 2a       	or	r14, r17
     f7a:	e7 82       	std	Z+7, r14	; 0x07

  set_usart_txrx_direction(uart->usart);
     f7c:	88 81       	ld	r24, Y
     f7e:	99 81       	ldd	r25, Y+1	; 0x01
     f80:	b7 de       	rcall	.-658    	; 0xcf0 <set_usart_txrx_direction>
}
     f82:	df 91       	pop	r29
     f84:	cf 91       	pop	r28
     f86:	1f 91       	pop	r17
     f88:	0f 91       	pop	r16
     f8a:	ff 90       	pop	r15
     f8c:	ef 90       	pop	r14
     f8e:	cf 90       	pop	r12
     f90:	bf 90       	pop	r11
     f92:	af 90       	pop	r10
     f94:	9f 90       	pop	r9
     f96:	8f 90       	pop	r8
     f98:	7f 90       	pop	r7
     f9a:	6f 90       	pop	r6
     f9c:	5f 90       	pop	r5
     f9e:	4f 90       	pop	r4
     fa0:	3f 90       	pop	r3
     fa2:	2f 90       	pop	r2
     fa4:	08 95       	ret

00000fa6 <USART_InterruptDriver_Initialize>:
 *  \param dreIntLevel        Interrupt level of the DRE interrupt.
 */
void USART_InterruptDriver_DreInterruptLevel_Set(USART_data_t * usart_data,
                                                 USART_DREINTLVL_t dreIntLevel)
{
	usart_data->dreIntLevel = dreIntLevel;
     fa6:	fc 01       	movw	r30, r24
     fa8:	60 83       	st	Z, r22
     faa:	71 83       	std	Z+1, r23	; 0x01
     fac:	42 83       	std	Z+2, r20	; 0x02
     fae:	ec 5f       	subi	r30, 0xFC	; 252
     fb0:	fe 4f       	sbci	r31, 0xFE	; 254
     fb2:	10 82       	st	Z, r1
     fb4:	fc 01       	movw	r30, r24
     fb6:	ed 5f       	subi	r30, 0xFD	; 253
     fb8:	fe 4f       	sbci	r31, 0xFE	; 254
     fba:	10 82       	st	Z, r1
     fbc:	fc 01       	movw	r30, r24
     fbe:	ea 5f       	subi	r30, 0xFA	; 250
     fc0:	fe 4f       	sbci	r31, 0xFE	; 254
     fc2:	10 82       	st	Z, r1
     fc4:	fc 01       	movw	r30, r24
     fc6:	eb 5f       	subi	r30, 0xFB	; 251
     fc8:	fe 4f       	sbci	r31, 0xFE	; 254
     fca:	10 82       	st	Z, r1
     fcc:	08 95       	ret

00000fce <USART_TXBuffer_FreeSpace>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
     fce:	fc 01       	movw	r30, r24
     fd0:	eb 5f       	subi	r30, 0xFB	; 251
     fd2:	fe 4f       	sbci	r31, 0xFE	; 254
     fd4:	20 81       	ld	r18, Z
	uint8_t tempTail = usart_data->buffer.TX_Tail;
     fd6:	fc 01       	movw	r30, r24
     fd8:	ea 5f       	subi	r30, 0xFA	; 250
     fda:	fe 4f       	sbci	r31, 0xFE	; 254
     fdc:	90 81       	ld	r25, Z
 *  \retval false     The receive buffer is empty.
 */
bool USART_TXBuffer_FreeSpace(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = (usart_data->buffer.TX_Head + 1) & USART_TX_BUFFER_MASK;
     fde:	2f 5f       	subi	r18, 0xFF	; 255
     fe0:	2f 77       	andi	r18, 0x7F	; 127
	uint8_t tempTail = usart_data->buffer.TX_Tail;

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
     fe2:	81 e0       	ldi	r24, 0x01	; 1
     fe4:	29 13       	cpse	r18, r25
     fe6:	01 c0       	rjmp	.+2      	; 0xfea <USART_TXBuffer_FreeSpace+0x1c>
     fe8:	80 e0       	ldi	r24, 0x00	; 0
}
     fea:	08 95       	ret

00000fec <USART_TXBuffer_PutByte>:
 *
 *  \param usart_data The USART_data_t struct instance.
 *  \param data       The data to send.
 */
bool USART_TXBuffer_PutByte(USART_data_t * usart_data, uint8_t data)
{
     fec:	1f 93       	push	r17
     fee:	cf 93       	push	r28
     ff0:	df 93       	push	r29
     ff2:	ec 01       	movw	r28, r24
     ff4:	16 2f       	mov	r17, r22
	uint8_t tempTX_Head;
	bool TXBuffer_FreeSpace;
	USART_Buffer_t * TXbufPtr;

	TXbufPtr = &usart_data->buffer;
	TXBuffer_FreeSpace = USART_TXBuffer_FreeSpace(usart_data);
     ff6:	eb df       	rcall	.-42     	; 0xfce <USART_TXBuffer_FreeSpace>


	if(TXBuffer_FreeSpace)
     ff8:	88 23       	and	r24, r24
     ffa:	a1 f0       	breq	.+40     	; 0x1024 <USART_TXBuffer_PutByte+0x38>
	{
	  	tempTX_Head = TXbufPtr->TX_Head;
     ffc:	fe 01       	movw	r30, r28
     ffe:	eb 5f       	subi	r30, 0xFB	; 251
    1000:	fe 4f       	sbci	r31, 0xFE	; 254
    1002:	90 81       	ld	r25, Z
	  	TXbufPtr->TX[tempTX_Head]= data;
    1004:	de 01       	movw	r26, r28
    1006:	a9 0f       	add	r26, r25
    1008:	b1 1d       	adc	r27, r1
    100a:	ad 57       	subi	r26, 0x7D	; 125
    100c:	bf 4f       	sbci	r27, 0xFF	; 255
    100e:	1c 93       	st	X, r17
		/* Advance buffer head. */
		TXbufPtr->TX_Head = (tempTX_Head + 1) & USART_TX_BUFFER_MASK;
    1010:	9f 5f       	subi	r25, 0xFF	; 255
    1012:	9f 77       	andi	r25, 0x7F	; 127
    1014:	90 83       	st	Z, r25

		/* Enable DRE interrupt. */
		tempCTRLA = usart_data->usart->CTRLA;
    1016:	e8 81       	ld	r30, Y
    1018:	f9 81       	ldd	r31, Y+1	; 0x01
    101a:	93 81       	ldd	r25, Z+3	; 0x03
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | usart_data->dreIntLevel;
    101c:	9c 7f       	andi	r25, 0xFC	; 252
    101e:	2a 81       	ldd	r18, Y+2	; 0x02
    1020:	92 2b       	or	r25, r18
		usart_data->usart->CTRLA = tempCTRLA;
    1022:	93 83       	std	Z+3, r25	; 0x03
	}
	return TXBuffer_FreeSpace;
}
    1024:	df 91       	pop	r29
    1026:	cf 91       	pop	r28
    1028:	1f 91       	pop	r17
    102a:	08 95       	ret

0000102c <USART_RXBufferData_Available>:
 *  \retval false     The receive buffer is empty.
 */
bool USART_RXBufferData_Available(USART_data_t * usart_data)
{
	/* Make copies to make sure that volatile access is specified. */
	uint8_t tempHead = usart_data->buffer.RX_Head;
    102c:	fc 01       	movw	r30, r24
    102e:	ed 5f       	subi	r30, 0xFD	; 253
    1030:	fe 4f       	sbci	r31, 0xFE	; 254
    1032:	20 81       	ld	r18, Z
	uint8_t tempTail = usart_data->buffer.RX_Tail;
    1034:	fc 01       	movw	r30, r24
    1036:	ec 5f       	subi	r30, 0xFC	; 252
    1038:	fe 4f       	sbci	r31, 0xFE	; 254
    103a:	90 81       	ld	r25, Z

	/* There are data left in the buffer unless Head and Tail are equal. */
	return (tempHead != tempTail);
    103c:	81 e0       	ldi	r24, 0x01	; 1
    103e:	29 13       	cpse	r18, r25
    1040:	01 c0       	rjmp	.+2      	; 0x1044 <USART_RXBufferData_Available+0x18>
    1042:	80 e0       	ldi	r24, 0x00	; 0
}
    1044:	08 95       	ret

00001046 <USART_RXBuffer_GetByte>:
{
	USART_Buffer_t * bufPtr;
	uint8_t ans;

	bufPtr = &usart_data->buffer;
	ans = (bufPtr->RX[bufPtr->RX_Tail]);
    1046:	fc 01       	movw	r30, r24
    1048:	ec 5f       	subi	r30, 0xFC	; 252
    104a:	fe 4f       	sbci	r31, 0xFE	; 254
    104c:	20 81       	ld	r18, Z
    104e:	dc 01       	movw	r26, r24
    1050:	a2 0f       	add	r26, r18
    1052:	b1 1d       	adc	r27, r1
    1054:	13 96       	adiw	r26, 0x03	; 3
    1056:	8c 91       	ld	r24, X

	/* Advance buffer tail. */
	bufPtr->RX_Tail = (bufPtr->RX_Tail + 1) & USART_RX_BUFFER_MASK;
    1058:	90 81       	ld	r25, Z
    105a:	9f 5f       	subi	r25, 0xFF	; 255
    105c:	9f 77       	andi	r25, 0x7F	; 127
    105e:	90 83       	st	Z, r25

	return ans;
}
    1060:	08 95       	ret

00001062 <USART_RXComplete>:
	USART_Buffer_t * bufPtr;
	bool ans;

	bufPtr = &usart_data->buffer;
	/* Advance buffer head. */
	uint8_t tempRX_Head = (bufPtr->RX_Head + 1) & USART_RX_BUFFER_MASK;
    1062:	fc 01       	movw	r30, r24
    1064:	ed 5f       	subi	r30, 0xFD	; 253
    1066:	fe 4f       	sbci	r31, 0xFE	; 254
    1068:	20 81       	ld	r18, Z
    106a:	2f 5f       	subi	r18, 0xFF	; 255
    106c:	2f 77       	andi	r18, 0x7F	; 127

	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
    106e:	fc 01       	movw	r30, r24
    1070:	ec 5f       	subi	r30, 0xFC	; 252
    1072:	fe 4f       	sbci	r31, 0xFE	; 254
    1074:	30 81       	ld	r19, Z
	uint8_t data = usart_data->usart->DATA;
    1076:	dc 01       	movw	r26, r24
    1078:	ed 91       	ld	r30, X+
    107a:	fc 91       	ld	r31, X
    107c:	11 97       	sbiw	r26, 0x01	; 1
    107e:	40 81       	ld	r20, Z

	if (tempRX_Head == tempRX_Tail) {
    1080:	23 17       	cp	r18, r19
    1082:	59 f0       	breq	.+22     	; 0x109a <USART_RXComplete+0x38>
	  	ans = false;
	}else{
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
    1084:	fc 01       	movw	r30, r24
    1086:	ed 5f       	subi	r30, 0xFD	; 253
    1088:	fe 4f       	sbci	r31, 0xFE	; 254
    108a:	30 81       	ld	r19, Z
    108c:	a3 0f       	add	r26, r19
    108e:	b1 1d       	adc	r27, r1
    1090:	13 96       	adiw	r26, 0x03	; 3
    1092:	4c 93       	st	X, r20
		usart_data->buffer.RX_Head = tempRX_Head;
    1094:	20 83       	st	Z, r18
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
	}else{
		ans = true;
    1096:	81 e0       	ldi	r24, 0x01	; 1
    1098:	08 95       	ret
	/* Check for overflow. */
	uint8_t tempRX_Tail = bufPtr->RX_Tail;
	uint8_t data = usart_data->usart->DATA;

	if (tempRX_Head == tempRX_Tail) {
	  	ans = false;
    109a:	80 e0       	ldi	r24, 0x00	; 0
		ans = true;
		usart_data->buffer.RX[usart_data->buffer.RX_Head] = data;
		usart_data->buffer.RX_Head = tempRX_Head;
	}
	return ans;
}
    109c:	08 95       	ret

0000109e <USART_DataRegEmpty>:
 *  is empty. Argument is pointer to USART (USART_data_t).
 *
 *  \param usart_data      The USART_data_t struct instance.
 */
void USART_DataRegEmpty(USART_data_t * usart_data)
{
    109e:	cf 93       	push	r28
    10a0:	df 93       	push	r29
	USART_Buffer_t * bufPtr;
	bufPtr = &usart_data->buffer;

	/* Check if all data is transmitted. */
	uint8_t tempTX_Tail = usart_data->buffer.TX_Tail;
    10a2:	fc 01       	movw	r30, r24
    10a4:	ea 5f       	subi	r30, 0xFA	; 250
    10a6:	fe 4f       	sbci	r31, 0xFE	; 254
    10a8:	20 81       	ld	r18, Z
	if (bufPtr->TX_Head == tempTX_Tail){
    10aa:	fc 01       	movw	r30, r24
    10ac:	eb 5f       	subi	r30, 0xFB	; 251
    10ae:	fe 4f       	sbci	r31, 0xFE	; 254
    10b0:	30 81       	ld	r19, Z
    10b2:	32 13       	cpse	r19, r18
    10b4:	07 c0       	rjmp	.+14     	; 0x10c4 <USART_DataRegEmpty+0x26>
	    /* Disable DRE interrupts. */
		uint8_t tempCTRLA = usart_data->usart->CTRLA;
    10b6:	dc 01       	movw	r26, r24
    10b8:	ed 91       	ld	r30, X+
    10ba:	fc 91       	ld	r31, X
    10bc:	83 81       	ldd	r24, Z+3	; 0x03
		tempCTRLA = (tempCTRLA & ~USART_DREINTLVL_gm) | USART_DREINTLVL_OFF_gc;
    10be:	8c 7f       	andi	r24, 0xFC	; 252
		usart_data->usart->CTRLA = tempCTRLA;
    10c0:	83 83       	std	Z+3, r24	; 0x03
    10c2:	12 c0       	rjmp	.+36     	; 0x10e8 <USART_DataRegEmpty+0x4a>

	}else{
		/* Start transmitting. */
		uint8_t data = bufPtr->TX[usart_data->buffer.TX_Tail];
    10c4:	fc 01       	movw	r30, r24
    10c6:	ea 5f       	subi	r30, 0xFA	; 250
    10c8:	fe 4f       	sbci	r31, 0xFE	; 254
    10ca:	20 81       	ld	r18, Z
    10cc:	dc 01       	movw	r26, r24
    10ce:	a2 0f       	add	r26, r18
    10d0:	b1 1d       	adc	r27, r1
    10d2:	ad 57       	subi	r26, 0x7D	; 125
    10d4:	bf 4f       	sbci	r27, 0xFF	; 255
    10d6:	2c 91       	ld	r18, X
		usart_data->usart->DATA = data;
    10d8:	ec 01       	movw	r28, r24
    10da:	a8 81       	ld	r26, Y
    10dc:	b9 81       	ldd	r27, Y+1	; 0x01
    10de:	2c 93       	st	X, r18

		/* Advance buffer tail. */
		bufPtr->TX_Tail = (bufPtr->TX_Tail + 1) & USART_TX_BUFFER_MASK;
    10e0:	80 81       	ld	r24, Z
    10e2:	8f 5f       	subi	r24, 0xFF	; 255
    10e4:	8f 77       	andi	r24, 0x7F	; 127
    10e6:	80 83       	st	Z, r24
	}
}
    10e8:	df 91       	pop	r29
    10ea:	cf 91       	pop	r28
    10ec:	08 95       	ret

000010ee <__subsf3>:
    10ee:	50 58       	subi	r21, 0x80	; 128

000010f0 <__addsf3>:
    10f0:	bb 27       	eor	r27, r27
    10f2:	aa 27       	eor	r26, r26
    10f4:	0e d0       	rcall	.+28     	; 0x1112 <__addsf3x>
    10f6:	48 c1       	rjmp	.+656    	; 0x1388 <__fp_round>
    10f8:	39 d1       	rcall	.+626    	; 0x136c <__fp_pscA>
    10fa:	30 f0       	brcs	.+12     	; 0x1108 <__addsf3+0x18>
    10fc:	3e d1       	rcall	.+636    	; 0x137a <__fp_pscB>
    10fe:	20 f0       	brcs	.+8      	; 0x1108 <__addsf3+0x18>
    1100:	31 f4       	brne	.+12     	; 0x110e <__addsf3+0x1e>
    1102:	9f 3f       	cpi	r25, 0xFF	; 255
    1104:	11 f4       	brne	.+4      	; 0x110a <__addsf3+0x1a>
    1106:	1e f4       	brtc	.+6      	; 0x110e <__addsf3+0x1e>
    1108:	2e c1       	rjmp	.+604    	; 0x1366 <__fp_nan>
    110a:	0e f4       	brtc	.+2      	; 0x110e <__addsf3+0x1e>
    110c:	e0 95       	com	r30
    110e:	e7 fb       	bst	r30, 7
    1110:	24 c1       	rjmp	.+584    	; 0x135a <__fp_inf>

00001112 <__addsf3x>:
    1112:	e9 2f       	mov	r30, r25
    1114:	4a d1       	rcall	.+660    	; 0x13aa <__fp_split3>
    1116:	80 f3       	brcs	.-32     	; 0x10f8 <__addsf3+0x8>
    1118:	ba 17       	cp	r27, r26
    111a:	62 07       	cpc	r22, r18
    111c:	73 07       	cpc	r23, r19
    111e:	84 07       	cpc	r24, r20
    1120:	95 07       	cpc	r25, r21
    1122:	18 f0       	brcs	.+6      	; 0x112a <__addsf3x+0x18>
    1124:	71 f4       	brne	.+28     	; 0x1142 <__addsf3x+0x30>
    1126:	9e f5       	brtc	.+102    	; 0x118e <__addsf3x+0x7c>
    1128:	62 c1       	rjmp	.+708    	; 0x13ee <__fp_zero>
    112a:	0e f4       	brtc	.+2      	; 0x112e <__addsf3x+0x1c>
    112c:	e0 95       	com	r30
    112e:	0b 2e       	mov	r0, r27
    1130:	ba 2f       	mov	r27, r26
    1132:	a0 2d       	mov	r26, r0
    1134:	0b 01       	movw	r0, r22
    1136:	b9 01       	movw	r22, r18
    1138:	90 01       	movw	r18, r0
    113a:	0c 01       	movw	r0, r24
    113c:	ca 01       	movw	r24, r20
    113e:	a0 01       	movw	r20, r0
    1140:	11 24       	eor	r1, r1
    1142:	ff 27       	eor	r31, r31
    1144:	59 1b       	sub	r21, r25
    1146:	99 f0       	breq	.+38     	; 0x116e <__addsf3x+0x5c>
    1148:	59 3f       	cpi	r21, 0xF9	; 249
    114a:	50 f4       	brcc	.+20     	; 0x1160 <__addsf3x+0x4e>
    114c:	50 3e       	cpi	r21, 0xE0	; 224
    114e:	68 f1       	brcs	.+90     	; 0x11aa <__addsf3x+0x98>
    1150:	1a 16       	cp	r1, r26
    1152:	f0 40       	sbci	r31, 0x00	; 0
    1154:	a2 2f       	mov	r26, r18
    1156:	23 2f       	mov	r18, r19
    1158:	34 2f       	mov	r19, r20
    115a:	44 27       	eor	r20, r20
    115c:	58 5f       	subi	r21, 0xF8	; 248
    115e:	f3 cf       	rjmp	.-26     	; 0x1146 <__addsf3x+0x34>
    1160:	46 95       	lsr	r20
    1162:	37 95       	ror	r19
    1164:	27 95       	ror	r18
    1166:	a7 95       	ror	r26
    1168:	f0 40       	sbci	r31, 0x00	; 0
    116a:	53 95       	inc	r21
    116c:	c9 f7       	brne	.-14     	; 0x1160 <__addsf3x+0x4e>
    116e:	7e f4       	brtc	.+30     	; 0x118e <__addsf3x+0x7c>
    1170:	1f 16       	cp	r1, r31
    1172:	ba 0b       	sbc	r27, r26
    1174:	62 0b       	sbc	r22, r18
    1176:	73 0b       	sbc	r23, r19
    1178:	84 0b       	sbc	r24, r20
    117a:	ba f0       	brmi	.+46     	; 0x11aa <__addsf3x+0x98>
    117c:	91 50       	subi	r25, 0x01	; 1
    117e:	a1 f0       	breq	.+40     	; 0x11a8 <__addsf3x+0x96>
    1180:	ff 0f       	add	r31, r31
    1182:	bb 1f       	adc	r27, r27
    1184:	66 1f       	adc	r22, r22
    1186:	77 1f       	adc	r23, r23
    1188:	88 1f       	adc	r24, r24
    118a:	c2 f7       	brpl	.-16     	; 0x117c <__addsf3x+0x6a>
    118c:	0e c0       	rjmp	.+28     	; 0x11aa <__addsf3x+0x98>
    118e:	ba 0f       	add	r27, r26
    1190:	62 1f       	adc	r22, r18
    1192:	73 1f       	adc	r23, r19
    1194:	84 1f       	adc	r24, r20
    1196:	48 f4       	brcc	.+18     	; 0x11aa <__addsf3x+0x98>
    1198:	87 95       	ror	r24
    119a:	77 95       	ror	r23
    119c:	67 95       	ror	r22
    119e:	b7 95       	ror	r27
    11a0:	f7 95       	ror	r31
    11a2:	9e 3f       	cpi	r25, 0xFE	; 254
    11a4:	08 f0       	brcs	.+2      	; 0x11a8 <__addsf3x+0x96>
    11a6:	b3 cf       	rjmp	.-154    	; 0x110e <__addsf3+0x1e>
    11a8:	93 95       	inc	r25
    11aa:	88 0f       	add	r24, r24
    11ac:	08 f0       	brcs	.+2      	; 0x11b0 <__addsf3x+0x9e>
    11ae:	99 27       	eor	r25, r25
    11b0:	ee 0f       	add	r30, r30
    11b2:	97 95       	ror	r25
    11b4:	87 95       	ror	r24
    11b6:	08 95       	ret

000011b8 <__divsf3>:
    11b8:	0c d0       	rcall	.+24     	; 0x11d2 <__divsf3x>
    11ba:	e6 c0       	rjmp	.+460    	; 0x1388 <__fp_round>
    11bc:	de d0       	rcall	.+444    	; 0x137a <__fp_pscB>
    11be:	40 f0       	brcs	.+16     	; 0x11d0 <__divsf3+0x18>
    11c0:	d5 d0       	rcall	.+426    	; 0x136c <__fp_pscA>
    11c2:	30 f0       	brcs	.+12     	; 0x11d0 <__divsf3+0x18>
    11c4:	21 f4       	brne	.+8      	; 0x11ce <__divsf3+0x16>
    11c6:	5f 3f       	cpi	r21, 0xFF	; 255
    11c8:	19 f0       	breq	.+6      	; 0x11d0 <__divsf3+0x18>
    11ca:	c7 c0       	rjmp	.+398    	; 0x135a <__fp_inf>
    11cc:	51 11       	cpse	r21, r1
    11ce:	10 c1       	rjmp	.+544    	; 0x13f0 <__fp_szero>
    11d0:	ca c0       	rjmp	.+404    	; 0x1366 <__fp_nan>

000011d2 <__divsf3x>:
    11d2:	eb d0       	rcall	.+470    	; 0x13aa <__fp_split3>
    11d4:	98 f3       	brcs	.-26     	; 0x11bc <__divsf3+0x4>

000011d6 <__divsf3_pse>:
    11d6:	99 23       	and	r25, r25
    11d8:	c9 f3       	breq	.-14     	; 0x11cc <__divsf3+0x14>
    11da:	55 23       	and	r21, r21
    11dc:	b1 f3       	breq	.-20     	; 0x11ca <__divsf3+0x12>
    11de:	95 1b       	sub	r25, r21
    11e0:	55 0b       	sbc	r21, r21
    11e2:	bb 27       	eor	r27, r27
    11e4:	aa 27       	eor	r26, r26
    11e6:	62 17       	cp	r22, r18
    11e8:	73 07       	cpc	r23, r19
    11ea:	84 07       	cpc	r24, r20
    11ec:	38 f0       	brcs	.+14     	; 0x11fc <__divsf3_pse+0x26>
    11ee:	9f 5f       	subi	r25, 0xFF	; 255
    11f0:	5f 4f       	sbci	r21, 0xFF	; 255
    11f2:	22 0f       	add	r18, r18
    11f4:	33 1f       	adc	r19, r19
    11f6:	44 1f       	adc	r20, r20
    11f8:	aa 1f       	adc	r26, r26
    11fa:	a9 f3       	breq	.-22     	; 0x11e6 <__divsf3_pse+0x10>
    11fc:	33 d0       	rcall	.+102    	; 0x1264 <__divsf3_pse+0x8e>
    11fe:	0e 2e       	mov	r0, r30
    1200:	3a f0       	brmi	.+14     	; 0x1210 <__divsf3_pse+0x3a>
    1202:	e0 e8       	ldi	r30, 0x80	; 128
    1204:	30 d0       	rcall	.+96     	; 0x1266 <__divsf3_pse+0x90>
    1206:	91 50       	subi	r25, 0x01	; 1
    1208:	50 40       	sbci	r21, 0x00	; 0
    120a:	e6 95       	lsr	r30
    120c:	00 1c       	adc	r0, r0
    120e:	ca f7       	brpl	.-14     	; 0x1202 <__divsf3_pse+0x2c>
    1210:	29 d0       	rcall	.+82     	; 0x1264 <__divsf3_pse+0x8e>
    1212:	fe 2f       	mov	r31, r30
    1214:	27 d0       	rcall	.+78     	; 0x1264 <__divsf3_pse+0x8e>
    1216:	66 0f       	add	r22, r22
    1218:	77 1f       	adc	r23, r23
    121a:	88 1f       	adc	r24, r24
    121c:	bb 1f       	adc	r27, r27
    121e:	26 17       	cp	r18, r22
    1220:	37 07       	cpc	r19, r23
    1222:	48 07       	cpc	r20, r24
    1224:	ab 07       	cpc	r26, r27
    1226:	b0 e8       	ldi	r27, 0x80	; 128
    1228:	09 f0       	breq	.+2      	; 0x122c <__divsf3_pse+0x56>
    122a:	bb 0b       	sbc	r27, r27
    122c:	80 2d       	mov	r24, r0
    122e:	bf 01       	movw	r22, r30
    1230:	ff 27       	eor	r31, r31
    1232:	93 58       	subi	r25, 0x83	; 131
    1234:	5f 4f       	sbci	r21, 0xFF	; 255
    1236:	2a f0       	brmi	.+10     	; 0x1242 <__divsf3_pse+0x6c>
    1238:	9e 3f       	cpi	r25, 0xFE	; 254
    123a:	51 05       	cpc	r21, r1
    123c:	68 f0       	brcs	.+26     	; 0x1258 <__divsf3_pse+0x82>
    123e:	8d c0       	rjmp	.+282    	; 0x135a <__fp_inf>
    1240:	d7 c0       	rjmp	.+430    	; 0x13f0 <__fp_szero>
    1242:	5f 3f       	cpi	r21, 0xFF	; 255
    1244:	ec f3       	brlt	.-6      	; 0x1240 <__divsf3_pse+0x6a>
    1246:	98 3e       	cpi	r25, 0xE8	; 232
    1248:	dc f3       	brlt	.-10     	; 0x1240 <__divsf3_pse+0x6a>
    124a:	86 95       	lsr	r24
    124c:	77 95       	ror	r23
    124e:	67 95       	ror	r22
    1250:	b7 95       	ror	r27
    1252:	f7 95       	ror	r31
    1254:	9f 5f       	subi	r25, 0xFF	; 255
    1256:	c9 f7       	brne	.-14     	; 0x124a <__divsf3_pse+0x74>
    1258:	88 0f       	add	r24, r24
    125a:	91 1d       	adc	r25, r1
    125c:	96 95       	lsr	r25
    125e:	87 95       	ror	r24
    1260:	97 f9       	bld	r25, 7
    1262:	08 95       	ret
    1264:	e1 e0       	ldi	r30, 0x01	; 1
    1266:	66 0f       	add	r22, r22
    1268:	77 1f       	adc	r23, r23
    126a:	88 1f       	adc	r24, r24
    126c:	bb 1f       	adc	r27, r27
    126e:	62 17       	cp	r22, r18
    1270:	73 07       	cpc	r23, r19
    1272:	84 07       	cpc	r24, r20
    1274:	ba 07       	cpc	r27, r26
    1276:	20 f0       	brcs	.+8      	; 0x1280 <__divsf3_pse+0xaa>
    1278:	62 1b       	sub	r22, r18
    127a:	73 0b       	sbc	r23, r19
    127c:	84 0b       	sbc	r24, r20
    127e:	ba 0b       	sbc	r27, r26
    1280:	ee 1f       	adc	r30, r30
    1282:	88 f7       	brcc	.-30     	; 0x1266 <__divsf3_pse+0x90>
    1284:	e0 95       	com	r30
    1286:	08 95       	ret

00001288 <__fixunssfsi>:
    1288:	98 d0       	rcall	.+304    	; 0x13ba <__fp_splitA>
    128a:	88 f0       	brcs	.+34     	; 0x12ae <__fixunssfsi+0x26>
    128c:	9f 57       	subi	r25, 0x7F	; 127
    128e:	90 f0       	brcs	.+36     	; 0x12b4 <__fixunssfsi+0x2c>
    1290:	b9 2f       	mov	r27, r25
    1292:	99 27       	eor	r25, r25
    1294:	b7 51       	subi	r27, 0x17	; 23
    1296:	a0 f0       	brcs	.+40     	; 0x12c0 <__fixunssfsi+0x38>
    1298:	d1 f0       	breq	.+52     	; 0x12ce <__fixunssfsi+0x46>
    129a:	66 0f       	add	r22, r22
    129c:	77 1f       	adc	r23, r23
    129e:	88 1f       	adc	r24, r24
    12a0:	99 1f       	adc	r25, r25
    12a2:	1a f0       	brmi	.+6      	; 0x12aa <__fixunssfsi+0x22>
    12a4:	ba 95       	dec	r27
    12a6:	c9 f7       	brne	.-14     	; 0x129a <__fixunssfsi+0x12>
    12a8:	12 c0       	rjmp	.+36     	; 0x12ce <__fixunssfsi+0x46>
    12aa:	b1 30       	cpi	r27, 0x01	; 1
    12ac:	81 f0       	breq	.+32     	; 0x12ce <__fixunssfsi+0x46>
    12ae:	9f d0       	rcall	.+318    	; 0x13ee <__fp_zero>
    12b0:	b1 e0       	ldi	r27, 0x01	; 1
    12b2:	08 95       	ret
    12b4:	9c c0       	rjmp	.+312    	; 0x13ee <__fp_zero>
    12b6:	67 2f       	mov	r22, r23
    12b8:	78 2f       	mov	r23, r24
    12ba:	88 27       	eor	r24, r24
    12bc:	b8 5f       	subi	r27, 0xF8	; 248
    12be:	39 f0       	breq	.+14     	; 0x12ce <__fixunssfsi+0x46>
    12c0:	b9 3f       	cpi	r27, 0xF9	; 249
    12c2:	cc f3       	brlt	.-14     	; 0x12b6 <__fixunssfsi+0x2e>
    12c4:	86 95       	lsr	r24
    12c6:	77 95       	ror	r23
    12c8:	67 95       	ror	r22
    12ca:	b3 95       	inc	r27
    12cc:	d9 f7       	brne	.-10     	; 0x12c4 <__fixunssfsi+0x3c>
    12ce:	3e f4       	brtc	.+14     	; 0x12de <__fixunssfsi+0x56>
    12d0:	90 95       	com	r25
    12d2:	80 95       	com	r24
    12d4:	70 95       	com	r23
    12d6:	61 95       	neg	r22
    12d8:	7f 4f       	sbci	r23, 0xFF	; 255
    12da:	8f 4f       	sbci	r24, 0xFF	; 255
    12dc:	9f 4f       	sbci	r25, 0xFF	; 255
    12de:	08 95       	ret

000012e0 <__floatunsisf>:
    12e0:	e8 94       	clt
    12e2:	09 c0       	rjmp	.+18     	; 0x12f6 <__floatsisf+0x12>

000012e4 <__floatsisf>:
    12e4:	97 fb       	bst	r25, 7
    12e6:	3e f4       	brtc	.+14     	; 0x12f6 <__floatsisf+0x12>
    12e8:	90 95       	com	r25
    12ea:	80 95       	com	r24
    12ec:	70 95       	com	r23
    12ee:	61 95       	neg	r22
    12f0:	7f 4f       	sbci	r23, 0xFF	; 255
    12f2:	8f 4f       	sbci	r24, 0xFF	; 255
    12f4:	9f 4f       	sbci	r25, 0xFF	; 255
    12f6:	99 23       	and	r25, r25
    12f8:	a9 f0       	breq	.+42     	; 0x1324 <__floatsisf+0x40>
    12fa:	f9 2f       	mov	r31, r25
    12fc:	96 e9       	ldi	r25, 0x96	; 150
    12fe:	bb 27       	eor	r27, r27
    1300:	93 95       	inc	r25
    1302:	f6 95       	lsr	r31
    1304:	87 95       	ror	r24
    1306:	77 95       	ror	r23
    1308:	67 95       	ror	r22
    130a:	b7 95       	ror	r27
    130c:	f1 11       	cpse	r31, r1
    130e:	f8 cf       	rjmp	.-16     	; 0x1300 <__floatsisf+0x1c>
    1310:	fa f4       	brpl	.+62     	; 0x1350 <__floatsisf+0x6c>
    1312:	bb 0f       	add	r27, r27
    1314:	11 f4       	brne	.+4      	; 0x131a <__floatsisf+0x36>
    1316:	60 ff       	sbrs	r22, 0
    1318:	1b c0       	rjmp	.+54     	; 0x1350 <__floatsisf+0x6c>
    131a:	6f 5f       	subi	r22, 0xFF	; 255
    131c:	7f 4f       	sbci	r23, 0xFF	; 255
    131e:	8f 4f       	sbci	r24, 0xFF	; 255
    1320:	9f 4f       	sbci	r25, 0xFF	; 255
    1322:	16 c0       	rjmp	.+44     	; 0x1350 <__floatsisf+0x6c>
    1324:	88 23       	and	r24, r24
    1326:	11 f0       	breq	.+4      	; 0x132c <__floatsisf+0x48>
    1328:	96 e9       	ldi	r25, 0x96	; 150
    132a:	11 c0       	rjmp	.+34     	; 0x134e <__floatsisf+0x6a>
    132c:	77 23       	and	r23, r23
    132e:	21 f0       	breq	.+8      	; 0x1338 <__floatsisf+0x54>
    1330:	9e e8       	ldi	r25, 0x8E	; 142
    1332:	87 2f       	mov	r24, r23
    1334:	76 2f       	mov	r23, r22
    1336:	05 c0       	rjmp	.+10     	; 0x1342 <__floatsisf+0x5e>
    1338:	66 23       	and	r22, r22
    133a:	71 f0       	breq	.+28     	; 0x1358 <__floatsisf+0x74>
    133c:	96 e8       	ldi	r25, 0x86	; 134
    133e:	86 2f       	mov	r24, r22
    1340:	70 e0       	ldi	r23, 0x00	; 0
    1342:	60 e0       	ldi	r22, 0x00	; 0
    1344:	2a f0       	brmi	.+10     	; 0x1350 <__floatsisf+0x6c>
    1346:	9a 95       	dec	r25
    1348:	66 0f       	add	r22, r22
    134a:	77 1f       	adc	r23, r23
    134c:	88 1f       	adc	r24, r24
    134e:	da f7       	brpl	.-10     	; 0x1346 <__floatsisf+0x62>
    1350:	88 0f       	add	r24, r24
    1352:	96 95       	lsr	r25
    1354:	87 95       	ror	r24
    1356:	97 f9       	bld	r25, 7
    1358:	08 95       	ret

0000135a <__fp_inf>:
    135a:	97 f9       	bld	r25, 7
    135c:	9f 67       	ori	r25, 0x7F	; 127
    135e:	80 e8       	ldi	r24, 0x80	; 128
    1360:	70 e0       	ldi	r23, 0x00	; 0
    1362:	60 e0       	ldi	r22, 0x00	; 0
    1364:	08 95       	ret

00001366 <__fp_nan>:
    1366:	9f ef       	ldi	r25, 0xFF	; 255
    1368:	80 ec       	ldi	r24, 0xC0	; 192
    136a:	08 95       	ret

0000136c <__fp_pscA>:
    136c:	00 24       	eor	r0, r0
    136e:	0a 94       	dec	r0
    1370:	16 16       	cp	r1, r22
    1372:	17 06       	cpc	r1, r23
    1374:	18 06       	cpc	r1, r24
    1376:	09 06       	cpc	r0, r25
    1378:	08 95       	ret

0000137a <__fp_pscB>:
    137a:	00 24       	eor	r0, r0
    137c:	0a 94       	dec	r0
    137e:	12 16       	cp	r1, r18
    1380:	13 06       	cpc	r1, r19
    1382:	14 06       	cpc	r1, r20
    1384:	05 06       	cpc	r0, r21
    1386:	08 95       	ret

00001388 <__fp_round>:
    1388:	09 2e       	mov	r0, r25
    138a:	03 94       	inc	r0
    138c:	00 0c       	add	r0, r0
    138e:	11 f4       	brne	.+4      	; 0x1394 <__fp_round+0xc>
    1390:	88 23       	and	r24, r24
    1392:	52 f0       	brmi	.+20     	; 0x13a8 <__fp_round+0x20>
    1394:	bb 0f       	add	r27, r27
    1396:	40 f4       	brcc	.+16     	; 0x13a8 <__fp_round+0x20>
    1398:	bf 2b       	or	r27, r31
    139a:	11 f4       	brne	.+4      	; 0x13a0 <__fp_round+0x18>
    139c:	60 ff       	sbrs	r22, 0
    139e:	04 c0       	rjmp	.+8      	; 0x13a8 <__fp_round+0x20>
    13a0:	6f 5f       	subi	r22, 0xFF	; 255
    13a2:	7f 4f       	sbci	r23, 0xFF	; 255
    13a4:	8f 4f       	sbci	r24, 0xFF	; 255
    13a6:	9f 4f       	sbci	r25, 0xFF	; 255
    13a8:	08 95       	ret

000013aa <__fp_split3>:
    13aa:	57 fd       	sbrc	r21, 7
    13ac:	90 58       	subi	r25, 0x80	; 128
    13ae:	44 0f       	add	r20, r20
    13b0:	55 1f       	adc	r21, r21
    13b2:	59 f0       	breq	.+22     	; 0x13ca <__fp_splitA+0x10>
    13b4:	5f 3f       	cpi	r21, 0xFF	; 255
    13b6:	71 f0       	breq	.+28     	; 0x13d4 <__fp_splitA+0x1a>
    13b8:	47 95       	ror	r20

000013ba <__fp_splitA>:
    13ba:	88 0f       	add	r24, r24
    13bc:	97 fb       	bst	r25, 7
    13be:	99 1f       	adc	r25, r25
    13c0:	61 f0       	breq	.+24     	; 0x13da <__fp_splitA+0x20>
    13c2:	9f 3f       	cpi	r25, 0xFF	; 255
    13c4:	79 f0       	breq	.+30     	; 0x13e4 <__fp_splitA+0x2a>
    13c6:	87 95       	ror	r24
    13c8:	08 95       	ret
    13ca:	12 16       	cp	r1, r18
    13cc:	13 06       	cpc	r1, r19
    13ce:	14 06       	cpc	r1, r20
    13d0:	55 1f       	adc	r21, r21
    13d2:	f2 cf       	rjmp	.-28     	; 0x13b8 <__fp_split3+0xe>
    13d4:	46 95       	lsr	r20
    13d6:	f1 df       	rcall	.-30     	; 0x13ba <__fp_splitA>
    13d8:	08 c0       	rjmp	.+16     	; 0x13ea <__fp_splitA+0x30>
    13da:	16 16       	cp	r1, r22
    13dc:	17 06       	cpc	r1, r23
    13de:	18 06       	cpc	r1, r24
    13e0:	99 1f       	adc	r25, r25
    13e2:	f1 cf       	rjmp	.-30     	; 0x13c6 <__fp_splitA+0xc>
    13e4:	86 95       	lsr	r24
    13e6:	71 05       	cpc	r23, r1
    13e8:	61 05       	cpc	r22, r1
    13ea:	08 94       	sec
    13ec:	08 95       	ret

000013ee <__fp_zero>:
    13ee:	e8 94       	clt

000013f0 <__fp_szero>:
    13f0:	bb 27       	eor	r27, r27
    13f2:	66 27       	eor	r22, r22
    13f4:	77 27       	eor	r23, r23
    13f6:	cb 01       	movw	r24, r22
    13f8:	97 f9       	bld	r25, 7
    13fa:	08 95       	ret

000013fc <__mulsf3>:
    13fc:	0b d0       	rcall	.+22     	; 0x1414 <__mulsf3x>
    13fe:	c4 cf       	rjmp	.-120    	; 0x1388 <__fp_round>
    1400:	b5 df       	rcall	.-150    	; 0x136c <__fp_pscA>
    1402:	28 f0       	brcs	.+10     	; 0x140e <__mulsf3+0x12>
    1404:	ba df       	rcall	.-140    	; 0x137a <__fp_pscB>
    1406:	18 f0       	brcs	.+6      	; 0x140e <__mulsf3+0x12>
    1408:	95 23       	and	r25, r21
    140a:	09 f0       	breq	.+2      	; 0x140e <__mulsf3+0x12>
    140c:	a6 cf       	rjmp	.-180    	; 0x135a <__fp_inf>
    140e:	ab cf       	rjmp	.-170    	; 0x1366 <__fp_nan>
    1410:	11 24       	eor	r1, r1
    1412:	ee cf       	rjmp	.-36     	; 0x13f0 <__fp_szero>

00001414 <__mulsf3x>:
    1414:	ca df       	rcall	.-108    	; 0x13aa <__fp_split3>
    1416:	a0 f3       	brcs	.-24     	; 0x1400 <__mulsf3+0x4>

00001418 <__mulsf3_pse>:
    1418:	95 9f       	mul	r25, r21
    141a:	d1 f3       	breq	.-12     	; 0x1410 <__mulsf3+0x14>
    141c:	95 0f       	add	r25, r21
    141e:	50 e0       	ldi	r21, 0x00	; 0
    1420:	55 1f       	adc	r21, r21
    1422:	62 9f       	mul	r22, r18
    1424:	f0 01       	movw	r30, r0
    1426:	72 9f       	mul	r23, r18
    1428:	bb 27       	eor	r27, r27
    142a:	f0 0d       	add	r31, r0
    142c:	b1 1d       	adc	r27, r1
    142e:	63 9f       	mul	r22, r19
    1430:	aa 27       	eor	r26, r26
    1432:	f0 0d       	add	r31, r0
    1434:	b1 1d       	adc	r27, r1
    1436:	aa 1f       	adc	r26, r26
    1438:	64 9f       	mul	r22, r20
    143a:	66 27       	eor	r22, r22
    143c:	b0 0d       	add	r27, r0
    143e:	a1 1d       	adc	r26, r1
    1440:	66 1f       	adc	r22, r22
    1442:	82 9f       	mul	r24, r18
    1444:	22 27       	eor	r18, r18
    1446:	b0 0d       	add	r27, r0
    1448:	a1 1d       	adc	r26, r1
    144a:	62 1f       	adc	r22, r18
    144c:	73 9f       	mul	r23, r19
    144e:	b0 0d       	add	r27, r0
    1450:	a1 1d       	adc	r26, r1
    1452:	62 1f       	adc	r22, r18
    1454:	83 9f       	mul	r24, r19
    1456:	a0 0d       	add	r26, r0
    1458:	61 1d       	adc	r22, r1
    145a:	22 1f       	adc	r18, r18
    145c:	74 9f       	mul	r23, r20
    145e:	33 27       	eor	r19, r19
    1460:	a0 0d       	add	r26, r0
    1462:	61 1d       	adc	r22, r1
    1464:	23 1f       	adc	r18, r19
    1466:	84 9f       	mul	r24, r20
    1468:	60 0d       	add	r22, r0
    146a:	21 1d       	adc	r18, r1
    146c:	82 2f       	mov	r24, r18
    146e:	76 2f       	mov	r23, r22
    1470:	6a 2f       	mov	r22, r26
    1472:	11 24       	eor	r1, r1
    1474:	9f 57       	subi	r25, 0x7F	; 127
    1476:	50 40       	sbci	r21, 0x00	; 0
    1478:	8a f0       	brmi	.+34     	; 0x149c <__mulsf3_pse+0x84>
    147a:	e1 f0       	breq	.+56     	; 0x14b4 <__mulsf3_pse+0x9c>
    147c:	88 23       	and	r24, r24
    147e:	4a f0       	brmi	.+18     	; 0x1492 <__mulsf3_pse+0x7a>
    1480:	ee 0f       	add	r30, r30
    1482:	ff 1f       	adc	r31, r31
    1484:	bb 1f       	adc	r27, r27
    1486:	66 1f       	adc	r22, r22
    1488:	77 1f       	adc	r23, r23
    148a:	88 1f       	adc	r24, r24
    148c:	91 50       	subi	r25, 0x01	; 1
    148e:	50 40       	sbci	r21, 0x00	; 0
    1490:	a9 f7       	brne	.-22     	; 0x147c <__mulsf3_pse+0x64>
    1492:	9e 3f       	cpi	r25, 0xFE	; 254
    1494:	51 05       	cpc	r21, r1
    1496:	70 f0       	brcs	.+28     	; 0x14b4 <__mulsf3_pse+0x9c>
    1498:	60 cf       	rjmp	.-320    	; 0x135a <__fp_inf>
    149a:	aa cf       	rjmp	.-172    	; 0x13f0 <__fp_szero>
    149c:	5f 3f       	cpi	r21, 0xFF	; 255
    149e:	ec f3       	brlt	.-6      	; 0x149a <__mulsf3_pse+0x82>
    14a0:	98 3e       	cpi	r25, 0xE8	; 232
    14a2:	dc f3       	brlt	.-10     	; 0x149a <__mulsf3_pse+0x82>
    14a4:	86 95       	lsr	r24
    14a6:	77 95       	ror	r23
    14a8:	67 95       	ror	r22
    14aa:	b7 95       	ror	r27
    14ac:	f7 95       	ror	r31
    14ae:	e7 95       	ror	r30
    14b0:	9f 5f       	subi	r25, 0xFF	; 255
    14b2:	c1 f7       	brne	.-16     	; 0x14a4 <__mulsf3_pse+0x8c>
    14b4:	fe 2b       	or	r31, r30
    14b6:	88 0f       	add	r24, r24
    14b8:	91 1d       	adc	r25, r1
    14ba:	96 95       	lsr	r25
    14bc:	87 95       	ror	r24
    14be:	97 f9       	bld	r25, 7
    14c0:	08 95       	ret

000014c2 <round>:
    14c2:	7b df       	rcall	.-266    	; 0x13ba <__fp_splitA>
    14c4:	e0 f0       	brcs	.+56     	; 0x14fe <round+0x3c>
    14c6:	9e 37       	cpi	r25, 0x7E	; 126
    14c8:	d8 f0       	brcs	.+54     	; 0x1500 <round+0x3e>
    14ca:	96 39       	cpi	r25, 0x96	; 150
    14cc:	b8 f4       	brcc	.+46     	; 0x14fc <round+0x3a>
    14ce:	9e 38       	cpi	r25, 0x8E	; 142
    14d0:	48 f4       	brcc	.+18     	; 0x14e4 <round+0x22>
    14d2:	67 2f       	mov	r22, r23
    14d4:	78 2f       	mov	r23, r24
    14d6:	88 27       	eor	r24, r24
    14d8:	98 5f       	subi	r25, 0xF8	; 248
    14da:	f9 cf       	rjmp	.-14     	; 0x14ce <round+0xc>
    14dc:	86 95       	lsr	r24
    14de:	77 95       	ror	r23
    14e0:	67 95       	ror	r22
    14e2:	93 95       	inc	r25
    14e4:	95 39       	cpi	r25, 0x95	; 149
    14e6:	d0 f3       	brcs	.-12     	; 0x14dc <round+0x1a>
    14e8:	b6 2f       	mov	r27, r22
    14ea:	b1 70       	andi	r27, 0x01	; 1
    14ec:	6b 0f       	add	r22, r27
    14ee:	71 1d       	adc	r23, r1
    14f0:	81 1d       	adc	r24, r1
    14f2:	20 f4       	brcc	.+8      	; 0x14fc <round+0x3a>
    14f4:	87 95       	ror	r24
    14f6:	77 95       	ror	r23
    14f8:	67 95       	ror	r22
    14fa:	93 95       	inc	r25
    14fc:	02 c0       	rjmp	.+4      	; 0x1502 <__fp_mintl>
    14fe:	1c c0       	rjmp	.+56     	; 0x1538 <__fp_mpack>
    1500:	77 cf       	rjmp	.-274    	; 0x13f0 <__fp_szero>

00001502 <__fp_mintl>:
    1502:	88 23       	and	r24, r24
    1504:	71 f4       	brne	.+28     	; 0x1522 <__fp_mintl+0x20>
    1506:	77 23       	and	r23, r23
    1508:	21 f0       	breq	.+8      	; 0x1512 <__fp_mintl+0x10>
    150a:	98 50       	subi	r25, 0x08	; 8
    150c:	87 2b       	or	r24, r23
    150e:	76 2f       	mov	r23, r22
    1510:	07 c0       	rjmp	.+14     	; 0x1520 <__fp_mintl+0x1e>
    1512:	66 23       	and	r22, r22
    1514:	11 f4       	brne	.+4      	; 0x151a <__fp_mintl+0x18>
    1516:	99 27       	eor	r25, r25
    1518:	0d c0       	rjmp	.+26     	; 0x1534 <__fp_mintl+0x32>
    151a:	90 51       	subi	r25, 0x10	; 16
    151c:	86 2b       	or	r24, r22
    151e:	70 e0       	ldi	r23, 0x00	; 0
    1520:	60 e0       	ldi	r22, 0x00	; 0
    1522:	2a f0       	brmi	.+10     	; 0x152e <__fp_mintl+0x2c>
    1524:	9a 95       	dec	r25
    1526:	66 0f       	add	r22, r22
    1528:	77 1f       	adc	r23, r23
    152a:	88 1f       	adc	r24, r24
    152c:	da f7       	brpl	.-10     	; 0x1524 <__fp_mintl+0x22>
    152e:	88 0f       	add	r24, r24
    1530:	96 95       	lsr	r25
    1532:	87 95       	ror	r24
    1534:	97 f9       	bld	r25, 7
    1536:	08 95       	ret

00001538 <__fp_mpack>:
    1538:	9f 3f       	cpi	r25, 0xFF	; 255
    153a:	31 f0       	breq	.+12     	; 0x1548 <__fp_mpack_finite+0xc>

0000153c <__fp_mpack_finite>:
    153c:	91 50       	subi	r25, 0x01	; 1
    153e:	20 f4       	brcc	.+8      	; 0x1548 <__fp_mpack_finite+0xc>
    1540:	87 95       	ror	r24
    1542:	77 95       	ror	r23
    1544:	67 95       	ror	r22
    1546:	b7 95       	ror	r27
    1548:	88 0f       	add	r24, r24
    154a:	91 1d       	adc	r25, r1
    154c:	96 95       	lsr	r25
    154e:	87 95       	ror	r24
    1550:	97 f9       	bld	r25, 7
    1552:	08 95       	ret

00001554 <__umulhisi3>:
    1554:	a2 9f       	mul	r26, r18
    1556:	b0 01       	movw	r22, r0
    1558:	b3 9f       	mul	r27, r19
    155a:	c0 01       	movw	r24, r0
    155c:	a3 9f       	mul	r26, r19
    155e:	01 d0       	rcall	.+2      	; 0x1562 <__umulhisi3+0xe>
    1560:	b2 9f       	mul	r27, r18
    1562:	70 0d       	add	r23, r0
    1564:	81 1d       	adc	r24, r1
    1566:	11 24       	eor	r1, r1
    1568:	91 1d       	adc	r25, r1
    156a:	08 95       	ret

0000156c <sprintf>:
    156c:	0f 93       	push	r16
    156e:	1f 93       	push	r17
    1570:	cf 93       	push	r28
    1572:	df 93       	push	r29
    1574:	cd b7       	in	r28, 0x3d	; 61
    1576:	de b7       	in	r29, 0x3e	; 62
    1578:	2e 97       	sbiw	r28, 0x0e	; 14
    157a:	cd bf       	out	0x3d, r28	; 61
    157c:	de bf       	out	0x3e, r29	; 62
    157e:	0e 89       	ldd	r16, Y+22	; 0x16
    1580:	1f 89       	ldd	r17, Y+23	; 0x17
    1582:	86 e0       	ldi	r24, 0x06	; 6
    1584:	8c 83       	std	Y+4, r24	; 0x04
    1586:	09 83       	std	Y+1, r16	; 0x01
    1588:	1a 83       	std	Y+2, r17	; 0x02
    158a:	8f ef       	ldi	r24, 0xFF	; 255
    158c:	9f e7       	ldi	r25, 0x7F	; 127
    158e:	8d 83       	std	Y+5, r24	; 0x05
    1590:	9e 83       	std	Y+6, r25	; 0x06
    1592:	ce 01       	movw	r24, r28
    1594:	4a 96       	adiw	r24, 0x1a	; 26
    1596:	ac 01       	movw	r20, r24
    1598:	68 8d       	ldd	r22, Y+24	; 0x18
    159a:	79 8d       	ldd	r23, Y+25	; 0x19
    159c:	ce 01       	movw	r24, r28
    159e:	01 96       	adiw	r24, 0x01	; 1
    15a0:	0d d0       	rcall	.+26     	; 0x15bc <vfprintf>
    15a2:	ef 81       	ldd	r30, Y+7	; 0x07
    15a4:	f8 85       	ldd	r31, Y+8	; 0x08
    15a6:	e0 0f       	add	r30, r16
    15a8:	f1 1f       	adc	r31, r17
    15aa:	10 82       	st	Z, r1
    15ac:	2e 96       	adiw	r28, 0x0e	; 14
    15ae:	cd bf       	out	0x3d, r28	; 61
    15b0:	de bf       	out	0x3e, r29	; 62
    15b2:	df 91       	pop	r29
    15b4:	cf 91       	pop	r28
    15b6:	1f 91       	pop	r17
    15b8:	0f 91       	pop	r16
    15ba:	08 95       	ret

000015bc <vfprintf>:
    15bc:	2f 92       	push	r2
    15be:	3f 92       	push	r3
    15c0:	4f 92       	push	r4
    15c2:	5f 92       	push	r5
    15c4:	6f 92       	push	r6
    15c6:	7f 92       	push	r7
    15c8:	8f 92       	push	r8
    15ca:	9f 92       	push	r9
    15cc:	af 92       	push	r10
    15ce:	bf 92       	push	r11
    15d0:	cf 92       	push	r12
    15d2:	df 92       	push	r13
    15d4:	ef 92       	push	r14
    15d6:	ff 92       	push	r15
    15d8:	0f 93       	push	r16
    15da:	1f 93       	push	r17
    15dc:	cf 93       	push	r28
    15de:	df 93       	push	r29
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
    15e4:	2c 97       	sbiw	r28, 0x0c	; 12
    15e6:	cd bf       	out	0x3d, r28	; 61
    15e8:	de bf       	out	0x3e, r29	; 62
    15ea:	7c 01       	movw	r14, r24
    15ec:	6b 01       	movw	r12, r22
    15ee:	8a 01       	movw	r16, r20
    15f0:	fc 01       	movw	r30, r24
    15f2:	16 82       	std	Z+6, r1	; 0x06
    15f4:	17 82       	std	Z+7, r1	; 0x07
    15f6:	83 81       	ldd	r24, Z+3	; 0x03
    15f8:	81 ff       	sbrs	r24, 1
    15fa:	b9 c1       	rjmp	.+882    	; 0x196e <vfprintf+0x3b2>
    15fc:	88 24       	eor	r8, r8
    15fe:	83 94       	inc	r8
    1600:	91 2c       	mov	r9, r1
    1602:	8c 0e       	add	r8, r28
    1604:	9d 1e       	adc	r9, r29
    1606:	f7 01       	movw	r30, r14
    1608:	93 81       	ldd	r25, Z+3	; 0x03
    160a:	f6 01       	movw	r30, r12
    160c:	93 fd       	sbrc	r25, 3
    160e:	85 91       	lpm	r24, Z+
    1610:	93 ff       	sbrs	r25, 3
    1612:	81 91       	ld	r24, Z+
    1614:	6f 01       	movw	r12, r30
    1616:	88 23       	and	r24, r24
    1618:	09 f4       	brne	.+2      	; 0x161c <vfprintf+0x60>
    161a:	a5 c1       	rjmp	.+842    	; 0x1966 <vfprintf+0x3aa>
    161c:	85 32       	cpi	r24, 0x25	; 37
    161e:	39 f4       	brne	.+14     	; 0x162e <vfprintf+0x72>
    1620:	93 fd       	sbrc	r25, 3
    1622:	85 91       	lpm	r24, Z+
    1624:	93 ff       	sbrs	r25, 3
    1626:	81 91       	ld	r24, Z+
    1628:	6f 01       	movw	r12, r30
    162a:	85 32       	cpi	r24, 0x25	; 37
    162c:	21 f4       	brne	.+8      	; 0x1636 <vfprintf+0x7a>
    162e:	b7 01       	movw	r22, r14
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	cc d1       	rcall	.+920    	; 0x19cc <fputc>
    1634:	e8 cf       	rjmp	.-48     	; 0x1606 <vfprintf+0x4a>
    1636:	51 2c       	mov	r5, r1
    1638:	31 2c       	mov	r3, r1
    163a:	20 e0       	ldi	r18, 0x00	; 0
    163c:	20 32       	cpi	r18, 0x20	; 32
    163e:	a8 f4       	brcc	.+42     	; 0x166a <vfprintf+0xae>
    1640:	8b 32       	cpi	r24, 0x2B	; 43
    1642:	61 f0       	breq	.+24     	; 0x165c <vfprintf+0xa0>
    1644:	28 f4       	brcc	.+10     	; 0x1650 <vfprintf+0x94>
    1646:	80 32       	cpi	r24, 0x20	; 32
    1648:	51 f0       	breq	.+20     	; 0x165e <vfprintf+0xa2>
    164a:	83 32       	cpi	r24, 0x23	; 35
    164c:	71 f4       	brne	.+28     	; 0x166a <vfprintf+0xae>
    164e:	0b c0       	rjmp	.+22     	; 0x1666 <vfprintf+0xaa>
    1650:	8d 32       	cpi	r24, 0x2D	; 45
    1652:	39 f0       	breq	.+14     	; 0x1662 <vfprintf+0xa6>
    1654:	80 33       	cpi	r24, 0x30	; 48
    1656:	49 f4       	brne	.+18     	; 0x166a <vfprintf+0xae>
    1658:	21 60       	ori	r18, 0x01	; 1
    165a:	28 c0       	rjmp	.+80     	; 0x16ac <vfprintf+0xf0>
    165c:	22 60       	ori	r18, 0x02	; 2
    165e:	24 60       	ori	r18, 0x04	; 4
    1660:	25 c0       	rjmp	.+74     	; 0x16ac <vfprintf+0xf0>
    1662:	28 60       	ori	r18, 0x08	; 8
    1664:	23 c0       	rjmp	.+70     	; 0x16ac <vfprintf+0xf0>
    1666:	20 61       	ori	r18, 0x10	; 16
    1668:	21 c0       	rjmp	.+66     	; 0x16ac <vfprintf+0xf0>
    166a:	27 fd       	sbrc	r18, 7
    166c:	27 c0       	rjmp	.+78     	; 0x16bc <vfprintf+0x100>
    166e:	38 2f       	mov	r19, r24
    1670:	30 53       	subi	r19, 0x30	; 48
    1672:	3a 30       	cpi	r19, 0x0A	; 10
    1674:	78 f4       	brcc	.+30     	; 0x1694 <vfprintf+0xd8>
    1676:	26 ff       	sbrs	r18, 6
    1678:	06 c0       	rjmp	.+12     	; 0x1686 <vfprintf+0xca>
    167a:	fa e0       	ldi	r31, 0x0A	; 10
    167c:	5f 9e       	mul	r5, r31
    167e:	30 0d       	add	r19, r0
    1680:	11 24       	eor	r1, r1
    1682:	53 2e       	mov	r5, r19
    1684:	13 c0       	rjmp	.+38     	; 0x16ac <vfprintf+0xf0>
    1686:	8a e0       	ldi	r24, 0x0A	; 10
    1688:	38 9e       	mul	r3, r24
    168a:	30 0d       	add	r19, r0
    168c:	11 24       	eor	r1, r1
    168e:	33 2e       	mov	r3, r19
    1690:	20 62       	ori	r18, 0x20	; 32
    1692:	0c c0       	rjmp	.+24     	; 0x16ac <vfprintf+0xf0>
    1694:	8e 32       	cpi	r24, 0x2E	; 46
    1696:	21 f4       	brne	.+8      	; 0x16a0 <vfprintf+0xe4>
    1698:	26 fd       	sbrc	r18, 6
    169a:	65 c1       	rjmp	.+714    	; 0x1966 <vfprintf+0x3aa>
    169c:	20 64       	ori	r18, 0x40	; 64
    169e:	06 c0       	rjmp	.+12     	; 0x16ac <vfprintf+0xf0>
    16a0:	8c 36       	cpi	r24, 0x6C	; 108
    16a2:	11 f4       	brne	.+4      	; 0x16a8 <vfprintf+0xec>
    16a4:	20 68       	ori	r18, 0x80	; 128
    16a6:	02 c0       	rjmp	.+4      	; 0x16ac <vfprintf+0xf0>
    16a8:	88 36       	cpi	r24, 0x68	; 104
    16aa:	41 f4       	brne	.+16     	; 0x16bc <vfprintf+0x100>
    16ac:	f6 01       	movw	r30, r12
    16ae:	93 fd       	sbrc	r25, 3
    16b0:	85 91       	lpm	r24, Z+
    16b2:	93 ff       	sbrs	r25, 3
    16b4:	81 91       	ld	r24, Z+
    16b6:	6f 01       	movw	r12, r30
    16b8:	81 11       	cpse	r24, r1
    16ba:	c0 cf       	rjmp	.-128    	; 0x163c <vfprintf+0x80>
    16bc:	98 2f       	mov	r25, r24
    16be:	95 54       	subi	r25, 0x45	; 69
    16c0:	93 30       	cpi	r25, 0x03	; 3
    16c2:	18 f0       	brcs	.+6      	; 0x16ca <vfprintf+0x10e>
    16c4:	90 52       	subi	r25, 0x20	; 32
    16c6:	93 30       	cpi	r25, 0x03	; 3
    16c8:	28 f4       	brcc	.+10     	; 0x16d4 <vfprintf+0x118>
    16ca:	0c 5f       	subi	r16, 0xFC	; 252
    16cc:	1f 4f       	sbci	r17, 0xFF	; 255
    16ce:	ff e3       	ldi	r31, 0x3F	; 63
    16d0:	f9 83       	std	Y+1, r31	; 0x01
    16d2:	0d c0       	rjmp	.+26     	; 0x16ee <vfprintf+0x132>
    16d4:	83 36       	cpi	r24, 0x63	; 99
    16d6:	31 f0       	breq	.+12     	; 0x16e4 <vfprintf+0x128>
    16d8:	83 37       	cpi	r24, 0x73	; 115
    16da:	71 f0       	breq	.+28     	; 0x16f8 <vfprintf+0x13c>
    16dc:	83 35       	cpi	r24, 0x53	; 83
    16de:	09 f0       	breq	.+2      	; 0x16e2 <vfprintf+0x126>
    16e0:	5a c0       	rjmp	.+180    	; 0x1796 <vfprintf+0x1da>
    16e2:	22 c0       	rjmp	.+68     	; 0x1728 <vfprintf+0x16c>
    16e4:	f8 01       	movw	r30, r16
    16e6:	80 81       	ld	r24, Z
    16e8:	89 83       	std	Y+1, r24	; 0x01
    16ea:	0e 5f       	subi	r16, 0xFE	; 254
    16ec:	1f 4f       	sbci	r17, 0xFF	; 255
    16ee:	44 24       	eor	r4, r4
    16f0:	43 94       	inc	r4
    16f2:	51 2c       	mov	r5, r1
    16f4:	54 01       	movw	r10, r8
    16f6:	14 c0       	rjmp	.+40     	; 0x1720 <vfprintf+0x164>
    16f8:	38 01       	movw	r6, r16
    16fa:	f2 e0       	ldi	r31, 0x02	; 2
    16fc:	6f 0e       	add	r6, r31
    16fe:	71 1c       	adc	r7, r1
    1700:	f8 01       	movw	r30, r16
    1702:	a0 80       	ld	r10, Z
    1704:	b1 80       	ldd	r11, Z+1	; 0x01
    1706:	26 ff       	sbrs	r18, 6
    1708:	03 c0       	rjmp	.+6      	; 0x1710 <vfprintf+0x154>
    170a:	65 2d       	mov	r22, r5
    170c:	70 e0       	ldi	r23, 0x00	; 0
    170e:	02 c0       	rjmp	.+4      	; 0x1714 <vfprintf+0x158>
    1710:	6f ef       	ldi	r22, 0xFF	; 255
    1712:	7f ef       	ldi	r23, 0xFF	; 255
    1714:	c5 01       	movw	r24, r10
    1716:	2c 87       	std	Y+12, r18	; 0x0c
    1718:	4e d1       	rcall	.+668    	; 0x19b6 <strnlen>
    171a:	2c 01       	movw	r4, r24
    171c:	83 01       	movw	r16, r6
    171e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1720:	6f e7       	ldi	r22, 0x7F	; 127
    1722:	26 2e       	mov	r2, r22
    1724:	22 22       	and	r2, r18
    1726:	17 c0       	rjmp	.+46     	; 0x1756 <vfprintf+0x19a>
    1728:	38 01       	movw	r6, r16
    172a:	f2 e0       	ldi	r31, 0x02	; 2
    172c:	6f 0e       	add	r6, r31
    172e:	71 1c       	adc	r7, r1
    1730:	f8 01       	movw	r30, r16
    1732:	a0 80       	ld	r10, Z
    1734:	b1 80       	ldd	r11, Z+1	; 0x01
    1736:	26 ff       	sbrs	r18, 6
    1738:	03 c0       	rjmp	.+6      	; 0x1740 <vfprintf+0x184>
    173a:	65 2d       	mov	r22, r5
    173c:	70 e0       	ldi	r23, 0x00	; 0
    173e:	02 c0       	rjmp	.+4      	; 0x1744 <vfprintf+0x188>
    1740:	6f ef       	ldi	r22, 0xFF	; 255
    1742:	7f ef       	ldi	r23, 0xFF	; 255
    1744:	c5 01       	movw	r24, r10
    1746:	2c 87       	std	Y+12, r18	; 0x0c
    1748:	2b d1       	rcall	.+598    	; 0x19a0 <strnlen_P>
    174a:	2c 01       	movw	r4, r24
    174c:	2c 85       	ldd	r18, Y+12	; 0x0c
    174e:	50 e8       	ldi	r21, 0x80	; 128
    1750:	25 2e       	mov	r2, r21
    1752:	22 2a       	or	r2, r18
    1754:	83 01       	movw	r16, r6
    1756:	23 fc       	sbrc	r2, 3
    1758:	1a c0       	rjmp	.+52     	; 0x178e <vfprintf+0x1d2>
    175a:	05 c0       	rjmp	.+10     	; 0x1766 <vfprintf+0x1aa>
    175c:	b7 01       	movw	r22, r14
    175e:	80 e2       	ldi	r24, 0x20	; 32
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	34 d1       	rcall	.+616    	; 0x19cc <fputc>
    1764:	3a 94       	dec	r3
    1766:	83 2d       	mov	r24, r3
    1768:	90 e0       	ldi	r25, 0x00	; 0
    176a:	48 16       	cp	r4, r24
    176c:	59 06       	cpc	r5, r25
    176e:	b0 f3       	brcs	.-20     	; 0x175c <vfprintf+0x1a0>
    1770:	0e c0       	rjmp	.+28     	; 0x178e <vfprintf+0x1d2>
    1772:	f5 01       	movw	r30, r10
    1774:	27 fc       	sbrc	r2, 7
    1776:	85 91       	lpm	r24, Z+
    1778:	27 fe       	sbrs	r2, 7
    177a:	81 91       	ld	r24, Z+
    177c:	5f 01       	movw	r10, r30
    177e:	b7 01       	movw	r22, r14
    1780:	90 e0       	ldi	r25, 0x00	; 0
    1782:	24 d1       	rcall	.+584    	; 0x19cc <fputc>
    1784:	31 10       	cpse	r3, r1
    1786:	3a 94       	dec	r3
    1788:	f1 e0       	ldi	r31, 0x01	; 1
    178a:	4f 1a       	sub	r4, r31
    178c:	51 08       	sbc	r5, r1
    178e:	41 14       	cp	r4, r1
    1790:	51 04       	cpc	r5, r1
    1792:	79 f7       	brne	.-34     	; 0x1772 <vfprintf+0x1b6>
    1794:	e5 c0       	rjmp	.+458    	; 0x1960 <vfprintf+0x3a4>
    1796:	84 36       	cpi	r24, 0x64	; 100
    1798:	11 f0       	breq	.+4      	; 0x179e <vfprintf+0x1e2>
    179a:	89 36       	cpi	r24, 0x69	; 105
    179c:	39 f5       	brne	.+78     	; 0x17ec <vfprintf+0x230>
    179e:	f8 01       	movw	r30, r16
    17a0:	27 ff       	sbrs	r18, 7
    17a2:	07 c0       	rjmp	.+14     	; 0x17b2 <vfprintf+0x1f6>
    17a4:	60 81       	ld	r22, Z
    17a6:	71 81       	ldd	r23, Z+1	; 0x01
    17a8:	82 81       	ldd	r24, Z+2	; 0x02
    17aa:	93 81       	ldd	r25, Z+3	; 0x03
    17ac:	0c 5f       	subi	r16, 0xFC	; 252
    17ae:	1f 4f       	sbci	r17, 0xFF	; 255
    17b0:	08 c0       	rjmp	.+16     	; 0x17c2 <vfprintf+0x206>
    17b2:	60 81       	ld	r22, Z
    17b4:	71 81       	ldd	r23, Z+1	; 0x01
    17b6:	88 27       	eor	r24, r24
    17b8:	77 fd       	sbrc	r23, 7
    17ba:	80 95       	com	r24
    17bc:	98 2f       	mov	r25, r24
    17be:	0e 5f       	subi	r16, 0xFE	; 254
    17c0:	1f 4f       	sbci	r17, 0xFF	; 255
    17c2:	4f e6       	ldi	r20, 0x6F	; 111
    17c4:	b4 2e       	mov	r11, r20
    17c6:	b2 22       	and	r11, r18
    17c8:	97 ff       	sbrs	r25, 7
    17ca:	09 c0       	rjmp	.+18     	; 0x17de <vfprintf+0x222>
    17cc:	90 95       	com	r25
    17ce:	80 95       	com	r24
    17d0:	70 95       	com	r23
    17d2:	61 95       	neg	r22
    17d4:	7f 4f       	sbci	r23, 0xFF	; 255
    17d6:	8f 4f       	sbci	r24, 0xFF	; 255
    17d8:	9f 4f       	sbci	r25, 0xFF	; 255
    17da:	f0 e8       	ldi	r31, 0x80	; 128
    17dc:	bf 2a       	or	r11, r31
    17de:	2a e0       	ldi	r18, 0x0A	; 10
    17e0:	30 e0       	ldi	r19, 0x00	; 0
    17e2:	a4 01       	movw	r20, r8
    17e4:	1f d1       	rcall	.+574    	; 0x1a24 <__ultoa_invert>
    17e6:	a8 2e       	mov	r10, r24
    17e8:	a8 18       	sub	r10, r8
    17ea:	42 c0       	rjmp	.+132    	; 0x1870 <vfprintf+0x2b4>
    17ec:	85 37       	cpi	r24, 0x75	; 117
    17ee:	31 f4       	brne	.+12     	; 0x17fc <vfprintf+0x240>
    17f0:	3f ee       	ldi	r19, 0xEF	; 239
    17f2:	b3 2e       	mov	r11, r19
    17f4:	b2 22       	and	r11, r18
    17f6:	2a e0       	ldi	r18, 0x0A	; 10
    17f8:	30 e0       	ldi	r19, 0x00	; 0
    17fa:	24 c0       	rjmp	.+72     	; 0x1844 <vfprintf+0x288>
    17fc:	99 ef       	ldi	r25, 0xF9	; 249
    17fe:	b9 2e       	mov	r11, r25
    1800:	b2 22       	and	r11, r18
    1802:	8f 36       	cpi	r24, 0x6F	; 111
    1804:	b9 f0       	breq	.+46     	; 0x1834 <vfprintf+0x278>
    1806:	20 f4       	brcc	.+8      	; 0x1810 <vfprintf+0x254>
    1808:	88 35       	cpi	r24, 0x58	; 88
    180a:	09 f0       	breq	.+2      	; 0x180e <vfprintf+0x252>
    180c:	ac c0       	rjmp	.+344    	; 0x1966 <vfprintf+0x3aa>
    180e:	0d c0       	rjmp	.+26     	; 0x182a <vfprintf+0x26e>
    1810:	80 37       	cpi	r24, 0x70	; 112
    1812:	21 f0       	breq	.+8      	; 0x181c <vfprintf+0x260>
    1814:	88 37       	cpi	r24, 0x78	; 120
    1816:	09 f0       	breq	.+2      	; 0x181a <vfprintf+0x25e>
    1818:	a6 c0       	rjmp	.+332    	; 0x1966 <vfprintf+0x3aa>
    181a:	02 c0       	rjmp	.+4      	; 0x1820 <vfprintf+0x264>
    181c:	20 e1       	ldi	r18, 0x10	; 16
    181e:	b2 2a       	or	r11, r18
    1820:	b4 fe       	sbrs	r11, 4
    1822:	0b c0       	rjmp	.+22     	; 0x183a <vfprintf+0x27e>
    1824:	84 e0       	ldi	r24, 0x04	; 4
    1826:	b8 2a       	or	r11, r24
    1828:	08 c0       	rjmp	.+16     	; 0x183a <vfprintf+0x27e>
    182a:	24 ff       	sbrs	r18, 4
    182c:	09 c0       	rjmp	.+18     	; 0x1840 <vfprintf+0x284>
    182e:	e6 e0       	ldi	r30, 0x06	; 6
    1830:	be 2a       	or	r11, r30
    1832:	06 c0       	rjmp	.+12     	; 0x1840 <vfprintf+0x284>
    1834:	28 e0       	ldi	r18, 0x08	; 8
    1836:	30 e0       	ldi	r19, 0x00	; 0
    1838:	05 c0       	rjmp	.+10     	; 0x1844 <vfprintf+0x288>
    183a:	20 e1       	ldi	r18, 0x10	; 16
    183c:	30 e0       	ldi	r19, 0x00	; 0
    183e:	02 c0       	rjmp	.+4      	; 0x1844 <vfprintf+0x288>
    1840:	20 e1       	ldi	r18, 0x10	; 16
    1842:	32 e0       	ldi	r19, 0x02	; 2
    1844:	f8 01       	movw	r30, r16
    1846:	b7 fe       	sbrs	r11, 7
    1848:	07 c0       	rjmp	.+14     	; 0x1858 <vfprintf+0x29c>
    184a:	60 81       	ld	r22, Z
    184c:	71 81       	ldd	r23, Z+1	; 0x01
    184e:	82 81       	ldd	r24, Z+2	; 0x02
    1850:	93 81       	ldd	r25, Z+3	; 0x03
    1852:	0c 5f       	subi	r16, 0xFC	; 252
    1854:	1f 4f       	sbci	r17, 0xFF	; 255
    1856:	06 c0       	rjmp	.+12     	; 0x1864 <vfprintf+0x2a8>
    1858:	60 81       	ld	r22, Z
    185a:	71 81       	ldd	r23, Z+1	; 0x01
    185c:	80 e0       	ldi	r24, 0x00	; 0
    185e:	90 e0       	ldi	r25, 0x00	; 0
    1860:	0e 5f       	subi	r16, 0xFE	; 254
    1862:	1f 4f       	sbci	r17, 0xFF	; 255
    1864:	a4 01       	movw	r20, r8
    1866:	de d0       	rcall	.+444    	; 0x1a24 <__ultoa_invert>
    1868:	a8 2e       	mov	r10, r24
    186a:	a8 18       	sub	r10, r8
    186c:	ff e7       	ldi	r31, 0x7F	; 127
    186e:	bf 22       	and	r11, r31
    1870:	b6 fe       	sbrs	r11, 6
    1872:	0b c0       	rjmp	.+22     	; 0x188a <vfprintf+0x2ce>
    1874:	2b 2d       	mov	r18, r11
    1876:	2e 7f       	andi	r18, 0xFE	; 254
    1878:	a5 14       	cp	r10, r5
    187a:	50 f4       	brcc	.+20     	; 0x1890 <vfprintf+0x2d4>
    187c:	b4 fe       	sbrs	r11, 4
    187e:	0a c0       	rjmp	.+20     	; 0x1894 <vfprintf+0x2d8>
    1880:	b2 fc       	sbrc	r11, 2
    1882:	08 c0       	rjmp	.+16     	; 0x1894 <vfprintf+0x2d8>
    1884:	2b 2d       	mov	r18, r11
    1886:	2e 7e       	andi	r18, 0xEE	; 238
    1888:	05 c0       	rjmp	.+10     	; 0x1894 <vfprintf+0x2d8>
    188a:	7a 2c       	mov	r7, r10
    188c:	2b 2d       	mov	r18, r11
    188e:	03 c0       	rjmp	.+6      	; 0x1896 <vfprintf+0x2da>
    1890:	7a 2c       	mov	r7, r10
    1892:	01 c0       	rjmp	.+2      	; 0x1896 <vfprintf+0x2da>
    1894:	75 2c       	mov	r7, r5
    1896:	24 ff       	sbrs	r18, 4
    1898:	0d c0       	rjmp	.+26     	; 0x18b4 <vfprintf+0x2f8>
    189a:	fe 01       	movw	r30, r28
    189c:	ea 0d       	add	r30, r10
    189e:	f1 1d       	adc	r31, r1
    18a0:	80 81       	ld	r24, Z
    18a2:	80 33       	cpi	r24, 0x30	; 48
    18a4:	11 f4       	brne	.+4      	; 0x18aa <vfprintf+0x2ee>
    18a6:	29 7e       	andi	r18, 0xE9	; 233
    18a8:	09 c0       	rjmp	.+18     	; 0x18bc <vfprintf+0x300>
    18aa:	22 ff       	sbrs	r18, 2
    18ac:	06 c0       	rjmp	.+12     	; 0x18ba <vfprintf+0x2fe>
    18ae:	73 94       	inc	r7
    18b0:	73 94       	inc	r7
    18b2:	04 c0       	rjmp	.+8      	; 0x18bc <vfprintf+0x300>
    18b4:	82 2f       	mov	r24, r18
    18b6:	86 78       	andi	r24, 0x86	; 134
    18b8:	09 f0       	breq	.+2      	; 0x18bc <vfprintf+0x300>
    18ba:	73 94       	inc	r7
    18bc:	23 fd       	sbrc	r18, 3
    18be:	13 c0       	rjmp	.+38     	; 0x18e6 <vfprintf+0x32a>
    18c0:	20 ff       	sbrs	r18, 0
    18c2:	0e c0       	rjmp	.+28     	; 0x18e0 <vfprintf+0x324>
    18c4:	5a 2c       	mov	r5, r10
    18c6:	73 14       	cp	r7, r3
    18c8:	58 f4       	brcc	.+22     	; 0x18e0 <vfprintf+0x324>
    18ca:	53 0c       	add	r5, r3
    18cc:	57 18       	sub	r5, r7
    18ce:	73 2c       	mov	r7, r3
    18d0:	07 c0       	rjmp	.+14     	; 0x18e0 <vfprintf+0x324>
    18d2:	b7 01       	movw	r22, r14
    18d4:	80 e2       	ldi	r24, 0x20	; 32
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	2c 87       	std	Y+12, r18	; 0x0c
    18da:	78 d0       	rcall	.+240    	; 0x19cc <fputc>
    18dc:	73 94       	inc	r7
    18de:	2c 85       	ldd	r18, Y+12	; 0x0c
    18e0:	73 14       	cp	r7, r3
    18e2:	b8 f3       	brcs	.-18     	; 0x18d2 <vfprintf+0x316>
    18e4:	04 c0       	rjmp	.+8      	; 0x18ee <vfprintf+0x332>
    18e6:	73 14       	cp	r7, r3
    18e8:	10 f4       	brcc	.+4      	; 0x18ee <vfprintf+0x332>
    18ea:	37 18       	sub	r3, r7
    18ec:	01 c0       	rjmp	.+2      	; 0x18f0 <vfprintf+0x334>
    18ee:	31 2c       	mov	r3, r1
    18f0:	24 ff       	sbrs	r18, 4
    18f2:	11 c0       	rjmp	.+34     	; 0x1916 <vfprintf+0x35a>
    18f4:	b7 01       	movw	r22, r14
    18f6:	80 e3       	ldi	r24, 0x30	; 48
    18f8:	90 e0       	ldi	r25, 0x00	; 0
    18fa:	2c 87       	std	Y+12, r18	; 0x0c
    18fc:	67 d0       	rcall	.+206    	; 0x19cc <fputc>
    18fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1900:	22 ff       	sbrs	r18, 2
    1902:	1c c0       	rjmp	.+56     	; 0x193c <vfprintf+0x380>
    1904:	21 ff       	sbrs	r18, 1
    1906:	03 c0       	rjmp	.+6      	; 0x190e <vfprintf+0x352>
    1908:	88 e5       	ldi	r24, 0x58	; 88
    190a:	90 e0       	ldi	r25, 0x00	; 0
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <vfprintf+0x356>
    190e:	88 e7       	ldi	r24, 0x78	; 120
    1910:	90 e0       	ldi	r25, 0x00	; 0
    1912:	b7 01       	movw	r22, r14
    1914:	0c c0       	rjmp	.+24     	; 0x192e <vfprintf+0x372>
    1916:	82 2f       	mov	r24, r18
    1918:	86 78       	andi	r24, 0x86	; 134
    191a:	81 f0       	breq	.+32     	; 0x193c <vfprintf+0x380>
    191c:	21 fd       	sbrc	r18, 1
    191e:	02 c0       	rjmp	.+4      	; 0x1924 <vfprintf+0x368>
    1920:	80 e2       	ldi	r24, 0x20	; 32
    1922:	01 c0       	rjmp	.+2      	; 0x1926 <vfprintf+0x36a>
    1924:	8b e2       	ldi	r24, 0x2B	; 43
    1926:	27 fd       	sbrc	r18, 7
    1928:	8d e2       	ldi	r24, 0x2D	; 45
    192a:	b7 01       	movw	r22, r14
    192c:	90 e0       	ldi	r25, 0x00	; 0
    192e:	4e d0       	rcall	.+156    	; 0x19cc <fputc>
    1930:	05 c0       	rjmp	.+10     	; 0x193c <vfprintf+0x380>
    1932:	b7 01       	movw	r22, r14
    1934:	80 e3       	ldi	r24, 0x30	; 48
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	49 d0       	rcall	.+146    	; 0x19cc <fputc>
    193a:	5a 94       	dec	r5
    193c:	a5 14       	cp	r10, r5
    193e:	c8 f3       	brcs	.-14     	; 0x1932 <vfprintf+0x376>
    1940:	aa 94       	dec	r10
    1942:	f4 01       	movw	r30, r8
    1944:	ea 0d       	add	r30, r10
    1946:	f1 1d       	adc	r31, r1
    1948:	b7 01       	movw	r22, r14
    194a:	80 81       	ld	r24, Z
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	3e d0       	rcall	.+124    	; 0x19cc <fputc>
    1950:	a1 10       	cpse	r10, r1
    1952:	f6 cf       	rjmp	.-20     	; 0x1940 <vfprintf+0x384>
    1954:	05 c0       	rjmp	.+10     	; 0x1960 <vfprintf+0x3a4>
    1956:	b7 01       	movw	r22, r14
    1958:	80 e2       	ldi	r24, 0x20	; 32
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	37 d0       	rcall	.+110    	; 0x19cc <fputc>
    195e:	3a 94       	dec	r3
    1960:	31 10       	cpse	r3, r1
    1962:	f9 cf       	rjmp	.-14     	; 0x1956 <vfprintf+0x39a>
    1964:	50 ce       	rjmp	.-864    	; 0x1606 <vfprintf+0x4a>
    1966:	f7 01       	movw	r30, r14
    1968:	26 81       	ldd	r18, Z+6	; 0x06
    196a:	37 81       	ldd	r19, Z+7	; 0x07
    196c:	02 c0       	rjmp	.+4      	; 0x1972 <vfprintf+0x3b6>
    196e:	2f ef       	ldi	r18, 0xFF	; 255
    1970:	3f ef       	ldi	r19, 0xFF	; 255
    1972:	c9 01       	movw	r24, r18
    1974:	2c 96       	adiw	r28, 0x0c	; 12
    1976:	cd bf       	out	0x3d, r28	; 61
    1978:	de bf       	out	0x3e, r29	; 62
    197a:	df 91       	pop	r29
    197c:	cf 91       	pop	r28
    197e:	1f 91       	pop	r17
    1980:	0f 91       	pop	r16
    1982:	ff 90       	pop	r15
    1984:	ef 90       	pop	r14
    1986:	df 90       	pop	r13
    1988:	cf 90       	pop	r12
    198a:	bf 90       	pop	r11
    198c:	af 90       	pop	r10
    198e:	9f 90       	pop	r9
    1990:	8f 90       	pop	r8
    1992:	7f 90       	pop	r7
    1994:	6f 90       	pop	r6
    1996:	5f 90       	pop	r5
    1998:	4f 90       	pop	r4
    199a:	3f 90       	pop	r3
    199c:	2f 90       	pop	r2
    199e:	08 95       	ret

000019a0 <strnlen_P>:
    19a0:	fc 01       	movw	r30, r24
    19a2:	05 90       	lpm	r0, Z+
    19a4:	61 50       	subi	r22, 0x01	; 1
    19a6:	70 40       	sbci	r23, 0x00	; 0
    19a8:	01 10       	cpse	r0, r1
    19aa:	d8 f7       	brcc	.-10     	; 0x19a2 <strnlen_P+0x2>
    19ac:	80 95       	com	r24
    19ae:	90 95       	com	r25
    19b0:	8e 0f       	add	r24, r30
    19b2:	9f 1f       	adc	r25, r31
    19b4:	08 95       	ret

000019b6 <strnlen>:
    19b6:	fc 01       	movw	r30, r24
    19b8:	61 50       	subi	r22, 0x01	; 1
    19ba:	70 40       	sbci	r23, 0x00	; 0
    19bc:	01 90       	ld	r0, Z+
    19be:	01 10       	cpse	r0, r1
    19c0:	d8 f7       	brcc	.-10     	; 0x19b8 <strnlen+0x2>
    19c2:	80 95       	com	r24
    19c4:	90 95       	com	r25
    19c6:	8e 0f       	add	r24, r30
    19c8:	9f 1f       	adc	r25, r31
    19ca:	08 95       	ret

000019cc <fputc>:
    19cc:	0f 93       	push	r16
    19ce:	1f 93       	push	r17
    19d0:	cf 93       	push	r28
    19d2:	df 93       	push	r29
    19d4:	8c 01       	movw	r16, r24
    19d6:	eb 01       	movw	r28, r22
    19d8:	8b 81       	ldd	r24, Y+3	; 0x03
    19da:	81 fd       	sbrc	r24, 1
    19dc:	03 c0       	rjmp	.+6      	; 0x19e4 <fputc+0x18>
    19de:	0f ef       	ldi	r16, 0xFF	; 255
    19e0:	1f ef       	ldi	r17, 0xFF	; 255
    19e2:	1a c0       	rjmp	.+52     	; 0x1a18 <fputc+0x4c>
    19e4:	82 ff       	sbrs	r24, 2
    19e6:	0d c0       	rjmp	.+26     	; 0x1a02 <fputc+0x36>
    19e8:	2e 81       	ldd	r18, Y+6	; 0x06
    19ea:	3f 81       	ldd	r19, Y+7	; 0x07
    19ec:	8c 81       	ldd	r24, Y+4	; 0x04
    19ee:	9d 81       	ldd	r25, Y+5	; 0x05
    19f0:	28 17       	cp	r18, r24
    19f2:	39 07       	cpc	r19, r25
    19f4:	64 f4       	brge	.+24     	; 0x1a0e <fputc+0x42>
    19f6:	e8 81       	ld	r30, Y
    19f8:	f9 81       	ldd	r31, Y+1	; 0x01
    19fa:	01 93       	st	Z+, r16
    19fc:	e8 83       	st	Y, r30
    19fe:	f9 83       	std	Y+1, r31	; 0x01
    1a00:	06 c0       	rjmp	.+12     	; 0x1a0e <fputc+0x42>
    1a02:	e8 85       	ldd	r30, Y+8	; 0x08
    1a04:	f9 85       	ldd	r31, Y+9	; 0x09
    1a06:	80 2f       	mov	r24, r16
    1a08:	19 95       	eicall
    1a0a:	89 2b       	or	r24, r25
    1a0c:	41 f7       	brne	.-48     	; 0x19de <fputc+0x12>
    1a0e:	8e 81       	ldd	r24, Y+6	; 0x06
    1a10:	9f 81       	ldd	r25, Y+7	; 0x07
    1a12:	01 96       	adiw	r24, 0x01	; 1
    1a14:	8e 83       	std	Y+6, r24	; 0x06
    1a16:	9f 83       	std	Y+7, r25	; 0x07
    1a18:	c8 01       	movw	r24, r16
    1a1a:	df 91       	pop	r29
    1a1c:	cf 91       	pop	r28
    1a1e:	1f 91       	pop	r17
    1a20:	0f 91       	pop	r16
    1a22:	08 95       	ret

00001a24 <__ultoa_invert>:
    1a24:	fa 01       	movw	r30, r20
    1a26:	aa 27       	eor	r26, r26
    1a28:	28 30       	cpi	r18, 0x08	; 8
    1a2a:	51 f1       	breq	.+84     	; 0x1a80 <__ultoa_invert+0x5c>
    1a2c:	20 31       	cpi	r18, 0x10	; 16
    1a2e:	81 f1       	breq	.+96     	; 0x1a90 <__ultoa_invert+0x6c>
    1a30:	e8 94       	clt
    1a32:	6f 93       	push	r22
    1a34:	6e 7f       	andi	r22, 0xFE	; 254
    1a36:	6e 5f       	subi	r22, 0xFE	; 254
    1a38:	7f 4f       	sbci	r23, 0xFF	; 255
    1a3a:	8f 4f       	sbci	r24, 0xFF	; 255
    1a3c:	9f 4f       	sbci	r25, 0xFF	; 255
    1a3e:	af 4f       	sbci	r26, 0xFF	; 255
    1a40:	b1 e0       	ldi	r27, 0x01	; 1
    1a42:	3e d0       	rcall	.+124    	; 0x1ac0 <__ultoa_invert+0x9c>
    1a44:	b4 e0       	ldi	r27, 0x04	; 4
    1a46:	3c d0       	rcall	.+120    	; 0x1ac0 <__ultoa_invert+0x9c>
    1a48:	67 0f       	add	r22, r23
    1a4a:	78 1f       	adc	r23, r24
    1a4c:	89 1f       	adc	r24, r25
    1a4e:	9a 1f       	adc	r25, r26
    1a50:	a1 1d       	adc	r26, r1
    1a52:	68 0f       	add	r22, r24
    1a54:	79 1f       	adc	r23, r25
    1a56:	8a 1f       	adc	r24, r26
    1a58:	91 1d       	adc	r25, r1
    1a5a:	a1 1d       	adc	r26, r1
    1a5c:	6a 0f       	add	r22, r26
    1a5e:	71 1d       	adc	r23, r1
    1a60:	81 1d       	adc	r24, r1
    1a62:	91 1d       	adc	r25, r1
    1a64:	a1 1d       	adc	r26, r1
    1a66:	20 d0       	rcall	.+64     	; 0x1aa8 <__ultoa_invert+0x84>
    1a68:	09 f4       	brne	.+2      	; 0x1a6c <__ultoa_invert+0x48>
    1a6a:	68 94       	set
    1a6c:	3f 91       	pop	r19
    1a6e:	2a e0       	ldi	r18, 0x0A	; 10
    1a70:	26 9f       	mul	r18, r22
    1a72:	11 24       	eor	r1, r1
    1a74:	30 19       	sub	r19, r0
    1a76:	30 5d       	subi	r19, 0xD0	; 208
    1a78:	31 93       	st	Z+, r19
    1a7a:	de f6       	brtc	.-74     	; 0x1a32 <__ultoa_invert+0xe>
    1a7c:	cf 01       	movw	r24, r30
    1a7e:	08 95       	ret
    1a80:	46 2f       	mov	r20, r22
    1a82:	47 70       	andi	r20, 0x07	; 7
    1a84:	40 5d       	subi	r20, 0xD0	; 208
    1a86:	41 93       	st	Z+, r20
    1a88:	b3 e0       	ldi	r27, 0x03	; 3
    1a8a:	0f d0       	rcall	.+30     	; 0x1aaa <__ultoa_invert+0x86>
    1a8c:	c9 f7       	brne	.-14     	; 0x1a80 <__ultoa_invert+0x5c>
    1a8e:	f6 cf       	rjmp	.-20     	; 0x1a7c <__ultoa_invert+0x58>
    1a90:	46 2f       	mov	r20, r22
    1a92:	4f 70       	andi	r20, 0x0F	; 15
    1a94:	40 5d       	subi	r20, 0xD0	; 208
    1a96:	4a 33       	cpi	r20, 0x3A	; 58
    1a98:	18 f0       	brcs	.+6      	; 0x1aa0 <__ultoa_invert+0x7c>
    1a9a:	49 5d       	subi	r20, 0xD9	; 217
    1a9c:	31 fd       	sbrc	r19, 1
    1a9e:	40 52       	subi	r20, 0x20	; 32
    1aa0:	41 93       	st	Z+, r20
    1aa2:	02 d0       	rcall	.+4      	; 0x1aa8 <__ultoa_invert+0x84>
    1aa4:	a9 f7       	brne	.-22     	; 0x1a90 <__ultoa_invert+0x6c>
    1aa6:	ea cf       	rjmp	.-44     	; 0x1a7c <__ultoa_invert+0x58>
    1aa8:	b4 e0       	ldi	r27, 0x04	; 4
    1aaa:	a6 95       	lsr	r26
    1aac:	97 95       	ror	r25
    1aae:	87 95       	ror	r24
    1ab0:	77 95       	ror	r23
    1ab2:	67 95       	ror	r22
    1ab4:	ba 95       	dec	r27
    1ab6:	c9 f7       	brne	.-14     	; 0x1aaa <__ultoa_invert+0x86>
    1ab8:	00 97       	sbiw	r24, 0x00	; 0
    1aba:	61 05       	cpc	r22, r1
    1abc:	71 05       	cpc	r23, r1
    1abe:	08 95       	ret
    1ac0:	9b 01       	movw	r18, r22
    1ac2:	ac 01       	movw	r20, r24
    1ac4:	0a 2e       	mov	r0, r26
    1ac6:	06 94       	lsr	r0
    1ac8:	57 95       	ror	r21
    1aca:	47 95       	ror	r20
    1acc:	37 95       	ror	r19
    1ace:	27 95       	ror	r18
    1ad0:	ba 95       	dec	r27
    1ad2:	c9 f7       	brne	.-14     	; 0x1ac6 <__ultoa_invert+0xa2>
    1ad4:	62 0f       	add	r22, r18
    1ad6:	73 1f       	adc	r23, r19
    1ad8:	84 1f       	adc	r24, r20
    1ada:	95 1f       	adc	r25, r21
    1adc:	a0 1d       	adc	r26, r0
    1ade:	08 95       	ret

00001ae0 <_exit>:
    1ae0:	f8 94       	cli

00001ae2 <__stop_program>:
    1ae2:	ff cf       	rjmp	.-2      	; 0x1ae2 <__stop_program>
