/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Aug 24 11:29:32 2015
 *                 Full Compile MD5 Checksum  cecd4eac458fcdc4b77c82d0630f17be
 *                     (minus title and desc)
 *                 MD5 Checksum               c9a18191e1cdbfad4487ef21d91e95fc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     126
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   current
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MCPB_DESC_DONE_INTR_L2_H__
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_H__

/***************************************************************************
 *XPT_MCPB_DESC_DONE_INTR_L2 - Descriptor done interrupt
 ***************************************************************************/
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS 0x20a70040 /* [RO] CPU interrupt Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET  0x20a70044 /* [WO] CPU interrupt Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR 0x20a70048 /* [WO] CPU interrupt Clear Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS 0x20a7004c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET 0x20a70050 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR 0x20a70054 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS 0x20a70058 /* [RO] PCI interrupt Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET  0x20a7005c /* [WO] PCI interrupt Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR 0x20a70060 /* [WO] PCI interrupt Clear Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS 0x20a70064 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET 0x20a70068 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR 0x20a7006c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: CPU_MASK_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_31_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_30_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_29_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_28_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_27_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_26_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_25_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_24_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_23_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_22_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_21_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_20_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_19_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_18_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_17_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_16_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000000

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_STATUS :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_SET :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_SET_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_31_INTR [31:31] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_31_INTR_MASK 0x80000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_31_INTR_SHIFT 31
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_31_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_30_INTR [30:30] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_30_INTR_MASK 0x40000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_30_INTR_SHIFT 30
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_30_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_29_INTR [29:29] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_29_INTR_MASK 0x20000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_29_INTR_SHIFT 29
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_29_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_28_INTR [28:28] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_28_INTR_MASK 0x10000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_28_INTR_SHIFT 28
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_28_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_27_INTR [27:27] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_27_INTR_MASK 0x08000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_27_INTR_SHIFT 27
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_27_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_26_INTR [26:26] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_26_INTR_MASK 0x04000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_26_INTR_SHIFT 26
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_26_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_25_INTR [25:25] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_25_INTR_MASK 0x02000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_25_INTR_SHIFT 25
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_25_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_24_INTR [24:24] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_24_INTR_MASK 0x01000000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_24_INTR_SHIFT 24
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_24_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_23_INTR [23:23] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_23_INTR_MASK 0x00800000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_23_INTR_SHIFT 23
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_23_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_22_INTR [22:22] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_22_INTR_MASK 0x00400000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_22_INTR_SHIFT 22
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_22_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_21_INTR [21:21] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_21_INTR_MASK 0x00200000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_21_INTR_SHIFT 21
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_21_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_20_INTR [20:20] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_20_INTR_MASK 0x00100000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_20_INTR_SHIFT 20
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_20_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_19_INTR [19:19] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_19_INTR_MASK 0x00080000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_19_INTR_SHIFT 19
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_19_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_18_INTR [18:18] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_18_INTR_MASK 0x00040000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_18_INTR_SHIFT 18
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_18_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_17_INTR [17:17] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_17_INTR_MASK 0x00020000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_17_INTR_SHIFT 17
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_17_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_16_INTR [16:16] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_16_INTR_MASK 0x00010000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_16_INTR_SHIFT 16
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_16_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_15_INTR [15:15] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_15_INTR_MASK 0x00008000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_15_INTR_SHIFT 15
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_15_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_14_INTR [14:14] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_14_INTR_MASK 0x00004000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_14_INTR_SHIFT 14
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_14_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_13_INTR [13:13] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_13_INTR_MASK 0x00002000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_13_INTR_SHIFT 13
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_13_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_12_INTR [12:12] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_12_INTR_MASK 0x00001000
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_12_INTR_SHIFT 12
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_12_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_11_INTR [11:11] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_11_INTR_MASK 0x00000800
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_11_INTR_SHIFT 11
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_11_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_10_INTR [10:10] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_10_INTR_MASK 0x00000400
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_10_INTR_SHIFT 10
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_10_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_09_INTR [09:09] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_09_INTR_MASK 0x00000200
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_09_INTR_SHIFT 9
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_09_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_08_INTR [08:08] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_08_INTR_MASK 0x00000100
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_08_INTR_SHIFT 8
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_08_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_07_INTR [07:07] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_07_INTR_MASK 0x00000080
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_07_INTR_SHIFT 7
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_07_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_06_INTR [06:06] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_06_INTR_MASK 0x00000040
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_06_INTR_SHIFT 6
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_06_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_05_INTR [05:05] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_05_INTR_MASK 0x00000020
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_05_INTR_SHIFT 5
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_05_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_04_INTR [04:04] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_04_INTR_MASK 0x00000010
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_04_INTR_SHIFT 4
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_04_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_03_INTR [03:03] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_03_INTR_MASK 0x00000008
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_03_INTR_SHIFT 3
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_03_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_02_INTR [02:02] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_02_INTR_MASK 0x00000004
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_02_INTR_SHIFT 2
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_02_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_01_INTR [01:01] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_01_INTR_MASK 0x00000002
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_01_INTR_SHIFT 1
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_01_INTR_DEFAULT 0x00000001

/* XPT_MCPB_DESC_DONE_INTR_L2 :: PCI_MASK_CLEAR :: MCPB_CHAN_00_INTR [00:00] */
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_00_INTR_MASK 0x00000001
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_00_INTR_SHIFT 0
#define BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_CLEAR_MCPB_CHAN_00_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_XPT_MCPB_DESC_DONE_INTR_L2_H__ */

/* End of File */
