VPR FPGA Placement and Routing.
Version: 8.1.0-dev+7be7cbe3d
Revision: v8.0.0-3332-g7be7cbe3d
Compiled: 2021-02-26T03:04:33
Compiler: GNU 9.3.0 on Linux-5.8.0-44-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/jiayin/App/vtr/vpr/vpr /home/jiayin/App/vtr/vtr_flow/arch/timing/EArch.xml /home/jiayin/App/vtr/vtr_flow/benchmarks/blif/tseng.blif --route_chan_width 100 --analysis --disp on


Architecture file: /home/jiayin/App/vtr/vtr_flow/arch/timing/EArch.xml
Circuit name: tseng

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 15.8 MiB, delta_rss +1.4 MiB)
# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 22.4 MiB, delta_rss +6.6 MiB)
# Load circuit
# Load circuit took 0.02 seconds (max_rss 24.8 MiB, delta_rss +2.4 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 24.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 24.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 24.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1605
    .input :      52
    .latch :     385
    .output:     122
    6-LUT  :    1046
  Nets  : 1483
    Avg Fanout:     3.1
    Max Fanout:   388.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6012
  Timing Graph Edges: 8936
  Timing Graph Levels: 30
# Build Timing Graph took 0.01 seconds (max_rss 25.6 MiB, delta_rss +0.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 385 pins (6.4%), 385 blocks (24.0%)
# Load Timing Constraints

SDC file 'tseng.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 25.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: tseng.net
Circuit placement file: tseng.place
Circuit routing file: tseng.route
Circuit SDC file: tseng.sdc
Vpr floorplanning constraints file: 

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'tseng.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.142374 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.17 seconds (max_rss 34.1 MiB, delta_rss +8.4 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 569
Netlist num_blocks: 230
Netlist EMPTY blocks: 0.
Netlist io blocks: 174.
Netlist clb blocks: 56.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 0.
Netlist inputs pins: 52
Netlist output pins: 122


Pb types usage...
  io              : 174
   inpad          : 52
   outpad         : 122
  clb             : 56
   fle            : 525
    lut5inter     : 525
     ble5         : 1047
      flut5       : 1047
       lut5       : 1046
        lut       : 1046
       ff         : 385

# Create Device
## Build Device Grid
FPGA sized to 11 x 11: 121 grid tiles (auto)

Resource usage...
	Netlist
		174	blocks of type: io
	Architecture
		288	blocks of type: io
	Netlist
		56	blocks of type: clb
	Architecture
		63	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.64 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.60 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.89 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 4: in check_rr_node: RR node: 580 type: OPIN location: (1,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 5: in check_rr_node: RR node: 2012 type: OPIN location: (3,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 6: in check_rr_node: RR node: 3026 type: OPIN location: (4,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 7: in check_rr_node: RR node: 4040 type: OPIN location: (5,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 8: in check_rr_node: RR node: 5726 type: OPIN location: (7,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 9: in check_rr_node: RR node: 6740 type: OPIN location: (8,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
Warning 10: in check_rr_node: RR node: 7754 type: OPIN location: (9,1) pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 has no out-going edges.
## Build routing resource graph took 0.06 seconds (max_rss 35.2 MiB, delta_rss +1.1 MiB)
  RR Graph Nodes: 15052
  RR Graph Edges: 114130
# Create Device took 0.07 seconds (max_rss 35.2 MiB, delta_rss +1.1 MiB)

# Load Placement
Reading tseng.place.

Successfully read tseng.place.

# Load Placement took 0.00 seconds (max_rss 35.2 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.08 seconds (max_rss 35.2 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 35.2 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -819001321
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 73.5 MiB, delta_rss +0.0 MiB)
Found 1713 mismatches between routing and packing results.
Fixed 1133 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.03 seconds (max_rss 74.1 MiB, delta_rss +0.6 MiB)
	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 174, average # input + clock pins used: 0.701149, average # output pins used: 0.298851
	clb: # blocks: 56, average # input + clock pins used: 22.6786, average # output pins used: 9.23214
	mult_36: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	memory: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 914 out of 1483 nets, 569 nets not absorbed.


Average number of bends per net: 1.91725  Maximum # of bends: 44

Number of global nets: 1
Number of routed nets (nonglobal): 568
Wire length results (in units of 1 clb segments)...
	Total wirelength: 6601, average net length: 11.6215
	Maximum net length: 175

Wire length results in terms of physical segments...
	Total wiring segments used: 1926, average wire segments per net: 3.39085
	Maximum segments used by a net: 52
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  4 (  2.0%) |*****
[      0.5:      0.6) 36 ( 18.0%) |*******************************************
[      0.4:      0.5) 34 ( 17.0%) |*****************************************
[      0.3:      0.4) 40 ( 20.0%) |************************************************
[      0.2:      0.3) 40 ( 20.0%) |************************************************
[      0.1:      0.2) 24 ( 12.0%) |*****************************
[        0:      0.1) 22 ( 11.0%) |**************************
Maximum routing channel utilization:      0.64 at (5,1)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      51  30.636      100
                         1      64  33.364      100
                         2      60  36.182      100
                         3      44  28.909      100
                         4      61  36.000      100
                         5      56  33.182      100
                         6      56  30.273      100
                         7      52  30.182      100
                         8      37  19.545      100
                         9      34  19.909      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      28  15.455      100
                         1      19  10.818      100
                         2      29  20.364      100
                         3      59  34.000      100
                         4      64  41.545      100
                         5      50  28.364      100
                         6      60  36.545      100
                         7      78  47.818      100
                         8      60  36.818      100
                         9      54  30.182      100

Total tracks in x-direction: 1000, in y-direction: 1000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.73532e+06
	Total used logic block area: 3.01806e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 696123., per logic tile: 5753.08

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.321

Segment usage by length: length utilization
                         ------ -----------
                              4       0.321


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.9e-10:  3.9e-10) 175 ( 34.5%) |***********************************************
[  3.9e-10:  4.8e-10)   8 (  1.6%) |**
[  4.8e-10:  5.8e-10) 158 ( 31.2%) |******************************************
[  5.8e-10:  6.7e-10)  25 (  4.9%) |*******
[  6.7e-10:  7.7e-10)  32 (  6.3%) |*********
[  7.7e-10:  8.7e-10)  42 (  8.3%) |***********
[  8.7e-10:  9.6e-10)  38 (  7.5%) |**********
[  9.6e-10:  1.1e-09)  17 (  3.4%) |*****
[  1.1e-09:  1.2e-09)   8 (  1.6%) |**
[  1.2e-09:  1.2e-09)   4 (  0.8%) |*

Final critical path delay (least slack): 6.44702 ns, Fmax: 155.11 MHz
Final setup Worst Negative Slack (sWNS): -6.44702 ns
Final setup Total Negative Slack (sTNS): -1043.21 ns

Final setup slack histogram:
[ -6.4e-09: -5.9e-09)  21 (  4.1%) |*****
[ -5.9e-09: -5.3e-09)   5 (  1.0%) |*
[ -5.3e-09: -4.7e-09)  16 (  3.2%) |****
[ -4.7e-09: -4.1e-09)   6 (  1.2%) |*
[ -4.1e-09: -3.5e-09)   5 (  1.0%) |*
[ -3.5e-09: -2.9e-09)  16 (  3.2%) |****
[ -2.9e-09: -2.3e-09)  21 (  4.1%) |*****
[ -2.3e-09: -1.7e-09) 188 ( 37.1%) |***********************************************
[ -1.7e-09: -1.1e-09) 147 ( 29.0%) |*************************************
[ -1.1e-09: -5.4e-10)  82 ( 16.2%) |*********************

Final geomean non-virtual intra-domain period: 6.44702 ns (155.11 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.44702 ns (155.11 MHz)

Incr Slack updates 1 in 7.3147e-05 sec
Full Max Req/Worst Slack updates 1 in 1.1632e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000113253 sec
Flow timing analysis took 0.15177 seconds (0.150898 STA, 0.000871278 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR succeeded
The entire flow of VPR took 11.90 seconds (max_rss 77.7 MiB)
Incr Slack updates 1 in 0.000146025 sec
Full Max Req/Worst Slack updates 1 in 1.4577e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000119324 sec
