{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594845395814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594845395815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 15 22:36:35 2020 " "Processing started: Wed Jul 15 22:36:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594845395815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594845395815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off master_thesis_layer -c inverted_residual_block --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594845395815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594845396457 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594845396457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 2 1 " "Found 2 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_pkg (SystemVerilog) " "Found design unit 1: tb_pkg (SystemVerilog)" {  } { { "tb_pkg.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594845406062 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/testbench.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594845406062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594845406062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pkg.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb_pkg.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594845406065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ffill FFILL inverted_residual_block.sv(8) " "Verilog HDL Declaration information at inverted_residual_block.sv(8): object \"ffill\" differs only in case from object \"FFILL\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594845406068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "fwrite FWRITE inverted_residual_block.sv(8) " "Verilog HDL Declaration information at inverted_residual_block.sv(8): object \"fwrite\" differs only in case from object \"FWRITE\" in the same scope" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1594845406068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverted_residual_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file inverted_residual_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inverted_residual_block " "Found entity 1: inverted_residual_block" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594845406069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594845406069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/RAM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594845406071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594845406071 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "inverted_residual_block " "Elaborating entity \"inverted_residual_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594845406118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 inverted_residual_block.sv(34) " "Verilog HDL assignment warning at inverted_residual_block.sv(34): truncated value with size 16 to match size of target (1)" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594845406119 "|inverted_residual_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inverted_residual_block.sv(71) " "Verilog HDL assignment warning at inverted_residual_block.sv(71): truncated value with size 32 to match size of target (3)" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594845406120 "|inverted_residual_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inverted_residual_block.sv(80) " "Verilog HDL assignment warning at inverted_residual_block.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594845406120 "|inverted_residual_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inverted_residual_block.sv(92) " "Verilog HDL assignment warning at inverted_residual_block.sv(92): truncated value with size 32 to match size of target (3)" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594845406120 "|inverted_residual_block"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 inverted_residual_block.sv(101) " "Verilog HDL assignment warning at inverted_residual_block.sv(101): truncated value with size 32 to match size of target (3)" {  } { { "inverted_residual_block.sv" "" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1594845406121 "|inverted_residual_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram1\"" {  } { { "inverted_residual_block.sv" "ram1" { Text "D:/GitRepo/Memoire/src/Simulation_code/inverted_residual_block.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594845406132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg " "Generated suppressed messages file D:/GitRepo/Memoire/src/Simulation_code/output_files/inverted_residual_block.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1594845406186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594845406194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 15 22:36:46 2020 " "Processing ended: Wed Jul 15 22:36:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594845406194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594845406194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594845406194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594845406194 ""}
