// Seed: 72199213
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign id_4 = 1;
  assign module_1.id_8 = 0;
  tri0 id_6 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd54
) (
    output wire id_0,
    input wor id_1,
    output wire id_2[1 : -1 'b0 ==  1],
    output logic id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri _id_6,
    input tri id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply1 id_10,
    output tri0 id_11,
    output wand id_12
    , id_16,
    output logic id_13,
    output supply1 id_14
);
  id_17 :
  assert property (@(negedge id_10 + id_10 + id_9) id_9 - 1) id_3 = id_6;
  assign id_17 = id_7;
  wire id_18;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_11
  );
  wire id_19, id_20;
  final id_13 <= id_1 - 1'b0;
  wire [-1 : id_6] id_21;
endmodule
