# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../tutorial.srcs/sim_1/imports/Aula1/tutorial_tb.vhd" \

# Do not sort compile order
nosort
