xst -intstyle ise -ifn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/RCA.xst" -ofn "C:/Users/Alex/Documents/PF_RL_2021/LongDivisionCircuit/RCA.syr" 
netgen -intstyle ise -ar Structure -tm RCA -w -dir netgen/synthesis -ofmt vhdl -sim RCA.ngc RCA_synthesis.vhd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s200-pq208-5 RCA.ngc RCA.ngd  
map -intstyle ise -p xc3s200-pq208-5 -cm area -ir off -pr off -c 100 -o RCA_map.ncd RCA.ngd RCA.pcf 
par -w -intstyle ise -ol high -t 1 RCA_map.ncd RCA.ncd RCA.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml RCA.twx RCA.ncd -o RCA.twr RCA.pcf 
netgen -intstyle ise -s 5  -pcf RCA.pcf -rpw 100 -tpw 0 -ar Structure -tm RCA -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim RCA.ncd RCA_timesim.vhd 
