<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 2.0.00.17.20.15 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2012, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  ktest1
Project Path         :  C:\Users\alanlow\Documents\GitHub\CPLD_FPGA\LATTICE
Project Fitted on    :  Sat Apr 11 22:00:53 2020

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  12
Available Blocks     :  4
Speed                :  -5.8
Part Number          :  LC4064ZE-5TN48I
Source Format        :  Pure_VHDL


<font color=green size=4><span class=blink><strong><B>Project 'ktest1' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.06 secs
Partition Time                  0.05 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                9
Total Logic Functions           34
  Total Output Pins             8
  Total Bidir I/O Pins          0
  Total Buried Nodes            26
Total Flip-Flops                25
  Total D Flip-Flops            9
  Total T Flip-Flops            16
  Total Latches                 0
Total Product Terms             97

Total Reserved Pins             0
Total Locked Pins               17
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             2
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               2


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        3      1    -->    75
  I/O / Enable Pins                 2        1      1    -->    50
I/O Pins                           30       13     17    -->    43
Logic Functions                    64       34     30    -->    53
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       55     89    -->    38
Logical Product Terms             320       48    272    -->    15
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64       34     30    -->    53

Control Product Terms:
  GLB Clock/Clock Enables           4        4      0    -->   100
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        0     64    -->     0
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       35     65    -->    35
  GRP from IFB                     ..        9     ..    -->    ..
    (from input signals)           ..        9     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       26     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      4     5     9      2/8      0    4      0             12        7        4
  GLB    B      5     1     6      6/8      0    4      0             12        5        4
  GLB    C      2    11    13      4/8      0   12      0              4       16       12
  GLB    D      3    24    27      1/8      0   14      0              2       20       14
-------------------------------------------------------------------------------------------
TOTALS:        14    41    55     13/32     0   34      0             30       48       34

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      0      0      0      0
  GLB    B   1      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
</B>----------------------------------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |            |
2     |  I_O  |   0  | A8 |        |                 |       |            |
3     |  I_O  |   0  | A10|        |                 |       |            |
4     |  I_O  |   0  | A11|        |                 |       |            |
5     |GNDIO0 |   -  |    |        |                 |       |            |
6     |VCCIO0 |   -  |    |        |                 |       |            |
7     |  I_O  |   0  | B15|    *   |LVCMOS18         | Output|<A href=#17>adc_sel1</A>|
8     |  I_O  |   0  | B12|        |                 |       |            |
9     |  I_O  |   0  | B10|    *   |LVCMOS18         | Input |<A href=#10>pps_rstn</A>|
10    |  I_O  |   0  | B8 |    *   |LVCMOS18         | Output|<A href=#16>adc_clk1</A>|
11    | TCK   |   -  |    |        |                 |       |            |
12    | VCC   |   -  |    |        |                 |       |            |
13    | GND   |   -  |    |        |                 |       |            |
14    |  I_O  |   0  | B6 |    *   |LVCMOS18         | Input |<A href=#9>cpld_seln</A>|
15    |  I_O  |   0  | B4 |    *   |LVCMOS18         | Input |<A href=#14>cpld_sdi</A>|
16    |  I_O  |   0  | B2 |        |                 |       |            |
17    |  I_O  |   0  | B0 |    *   |LVCMOS18         | Output|<A href=#15>cpld_sdo</A>|
18    |INCLK1 |   0  |    |    *   |LVCMOS18         | Input |<A href=#8>adc_dclk</A>|
19    |INCLK2 |   1  |    |    *   |LVCMOS18         | Input |<A href=#11>adc_drdyn</A>|
20    |  I_O  |   1  | C0 |        |                 |       |            |
21    |  I_O  |   1  | C1 |    *   |LVCMOS18         | Output|<A href=#20>spi_clk</A>|
22    |  I_O  |   1  | C2 |    *   |LVCMOS18         | Output|<A href=#21>spi_mosi</A>|
23    |  I_O  |   1  | C4 |    *   |LVCMOS18         | Input |<A href=#12>spi_miso</A>|
24    |  I_O  |   1  | C6 |    *   |LVCMOS18         | Input |<A href=#13>cpld_clk</A>|
25    | TMS   |   -  |    |        |                 |       |            |
26    |  I_O  |   1  | C8 |        |                 |       |            |
27    |  I_O  |   1  | C10|        |                 |       |            |
28    |  I_O  |   1  | C11|        |                 |       |            |
29    |GNDIO1 |   -  |    |        |                 |       |            |
30    |VCCIO1 |   -  |    |        |                 |       |            |
31    |  I_O  |   1  | D15|        |                 |       |            |
32    |  I_O  |   1  | D12|        |                 |       |            |
33    |  I_O  |   1  | D10|        |                 |       |            |
34    |  I_O  |   1  | D8 |        |                 |       |            |
35    | TDO   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    |  I_O  |   1  | D6 |        |                 |       |            |
39    |  I_O  |   1  | D4 |    *   |LVCMOS18         | Output|<A href=#22>freq_clka</A>|
40    |  I_O  |   1  | D2 |        |                 |       |            |
41    | I_O/OE|   1  | D0 |        |                 |       |            |
42    |INCLK3 |   1  |    |        |                 |       |            |
43    |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |<A href=#6>mcu_clko</A>|
44    | I_O/OE|   0  | A0 |    *   |LVCMOS18         | Output|<A href=#18>adc_sel0</A>|
45    |  I_O  |   0  | A1 |    *   |LVCMOS18         | Output|<A href=#19>adc_clk0</A>|
46    |  I_O  |   0  | A2 |        |                 |       |            |
47    |  I_O  |   0  | A4 |        |                 |       |            |
48    |  I_O  |   0  | A6 |    *   |LVCMOS18         | Input |<A href=#7>rxd_1v8</A>|
----------------------------------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>----------------------------------------
  18  -- INCLK  2 AB--      Up <A name=8>adc_dclk</A>
  19  -- INCLK  2 AB--      Up <A name=11>adc_drdyn</A>
  24   C  I/O   1 --C-      Up <A name=13>cpld_clk</A>
  15   B  I/O   1 --C-      Up <A name=14>cpld_sdi</A>
  14   B  I/O   1 -B--      Up <A name=9>cpld_seln</A>
  43  -- INCLK  1 ---D      Up <A name=6>mcu_clko</A>
   9   B  I/O   3 A-CD      Up <A name=10>pps_rstn</A>
  48   A  I/O   3 A-CD      Up <A name=7>rxd_1v8</A>
  23   C  I/O   1 -B--      Up <A name=12>spi_miso</A>
----------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>----------------------------------------------------------------------
  45   A  1  1   1  1 COM                  ----  Fast     Up <A href=#19>adc_clk0</A>
  10   B  1  1   1  1 COM                  ----  Fast     Up <A href=#16>adc_clk1</A>
  44   A  1  1   1  1 COM                  ----  Fast     Up <A href=#18>adc_sel0</A>
   7   B  1  1   1  1 COM                  ----  Fast     Up <A href=#17>adc_sel1</A>
  17   B  3  1   2  1 COM                  ----  Fast     Up <A href=#15>cpld_sdo</A>
  39   D  1  1   1  1 COM                  ----  Fast     Up <A href=#22>freq_clka</A>
  21   C  1  1   1  1 COM                  ----  Fast     Up <A href=#20>spi_clk</A>
  22   C  1  1   1  1 COM                  ----  Fast     Up <A href=#21>spi_mosi</A>
----------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>
<B>        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P         Signal
</B>--------------------------------------------------------------------------
12   C  9  -   1  1 COM              2 A--D  <A href=#48>n151</A>
 5   C  3  1   1  1 DFF    * R       2 --CD  <A href=#25>pps_counter__temp_pcnt_5__i0</A>
 4   C  4  1   2  1 DFF    * R       2 --CD  <A href=#26>pps_counter__temp_pcnt_5__i1</A>
 6   A  5  2   3  1 DFF    * R       2 A--D  <A href=#35>pps_counter__temp_pcnt_5__i10</A>
 1   D  6  2   4  1 DFF    * R       2 A--D  <A href=#36>pps_counter__temp_pcnt_5__i11</A>
10   A  7  2   2  1 DFF    * R       2 A--D  <A href=#37>pps_counter__temp_pcnt_5__i12</A>
 3   D 15  1   1  1 TFF    * R       1 ---D  <A href=#38>pps_counter__temp_pcnt_5__i13</A>
 5   D 16  1   1  1 TFF    * R       1 ---D  <A href=#39>pps_counter__temp_pcnt_5__i14</A>
 6   D 17  1   1  1 TFF    * R       1 ---D  <A href=#40>pps_counter__temp_pcnt_5__i15</A>
 7   D 18  1   1  1 TFF    * R       1 ---D  <A href=#41>pps_counter__temp_pcnt_5__i16</A>
 8   D 19  1   1  1 TFF    * R       1 ---D  <A href=#42>pps_counter__temp_pcnt_5__i17</A>
 9   D 20  1   1  1 TFF    * R       1 ---D  <A href=#43>pps_counter__temp_pcnt_5__i18</A>
10   D 21  1   1  1 TFF    * R       1 ---D  <A href=#44>pps_counter__temp_pcnt_5__i19</A>
 0   C  5  1   3  1 DFF    * R       2 --CD  <A href=#27>pps_counter__temp_pcnt_5__i2</A>
11   D 22  1   1  1 TFF    * R       1 ---D  <A href=#45>pps_counter__temp_pcnt_5__i20</A>
12   D 23  1   1  1 TFF    * R       1 ---D  <A href=#46>pps_counter__temp_pcnt_5__i21</A>
13   D 24  1   1  1 TFF    * R       1 ---D  <A href=#47>pps_counter__temp_pcnt_5__i22</A>
 2   D 25  1   1  1 TFF    * R       1 -B--  <A href=#24>pps_counter__temp_pcnt_5__i23</A>
 0   D  6  1   4  1 DFF    * R       2 --CD  <A href=#28>pps_counter__temp_pcnt_5__i3</A>
 3   C  7  1   2  1 DFF    * R       2 --CD  <A href=#29>pps_counter__temp_pcnt_5__i4</A>
 6   C  7  1   1  1 TFF    * R       2 --CD  <A href=#30>pps_counter__temp_pcnt_5__i5</A>
 7   C  8  1   1  1 TFF    * R       2 --CD  <A href=#31>pps_counter__temp_pcnt_5__i6</A>
 8   C  9  1   1  1 TFF    * R       2 --CD  <A href=#32>pps_counter__temp_pcnt_5__i7</A>
 9   C 10  1   1  1 TFF    * R       2 --CD  <A href=#33>pps_counter__temp_pcnt_5__i8</A>
10   C 11  1   1  1 TFF    * R       2 A--D  <A href=#34>pps_counter__temp_pcnt_5__i9</A>
 6   B  2  1   1  1 DFF      R       1 -B--  <A href=#23>spi_module__spi_cntr_vPcnt_i0</A>
--------------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=19>adc_clk0</A> = <A href=#8>adc_dclk</A> ; (1 pterm, 1 signal)

<A name=16>adc_clk1</A> = <A href=#8>adc_dclk</A> ; (1 pterm, 1 signal)

<A name=18>adc_sel0</A> = <A href=#11>adc_drdyn</A> ; (1 pterm, 1 signal)

<A name=17>adc_sel1</A> = <A href=#11>adc_drdyn</A> ; (1 pterm, 1 signal)

<A name=15>cpld_sdo</A> = <A href=#9>cpld_seln</A> & <A href=#12>spi_miso</A>
    # !cpld_seln & <A href=#23>spi_module__spi_cntr_vPcnt_i0.Q</A> ; (2 pterms, 3 signals)

<A name=22>freq_clka</A> = <A href=#6>mcu_clko</A> ; (1 pterm, 1 signal)

<A name=48>n151</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A> & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A>
       & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A> & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A>
       & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A> & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A>
       & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A> & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A>
       & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A> ; (1 pterm, 9 signals)

<A name=25>pps_counter__temp_pcnt_5__i0.D</A> = !<A href=#25>pps_counter__temp_pcnt_5__i0.Q</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i0.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i0.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=26>pps_counter__temp_pcnt_5__i1.D</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & !<A href=#26>pps_counter__temp_pcnt_5__i1.Q</A>
    # !pps_counter__temp_pcnt_5__i0.Q & pps_counter__temp_pcnt_5__i1.Q ; (2 pterms, 2 signals)
pps_counter__temp_pcnt_5__i1.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i1.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=35>pps_counter__temp_pcnt_5__i10.D</A> = <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A>
       & !<A href=#35>pps_counter__temp_pcnt_5__i10.Q</A> & <A href=#48>n151</A>
    # !pps_counter__temp_pcnt_5__i9.Q & pps_counter__temp_pcnt_5__i10.Q
    # pps_counter__temp_pcnt_5__i10.Q & !n151 ; (3 pterms, 3 signals)
pps_counter__temp_pcnt_5__i10.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i10.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=36>pps_counter__temp_pcnt_5__i11.D</A> = <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A>
       & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A> & !<A href=#36>pps_counter__temp_pcnt_5__i11.Q</A>
       & <A href=#48>n151</A>
    # !pps_counter__temp_pcnt_5__i10.Q & pps_counter__temp_pcnt_5__i11.Q
    # !pps_counter__temp_pcnt_5__i9.Q & pps_counter__temp_pcnt_5__i11.Q
    # pps_counter__temp_pcnt_5__i11.Q & !n151 ; (4 pterms, 4 signals)
pps_counter__temp_pcnt_5__i11.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i11.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=37>pps_counter__temp_pcnt_5__i12.D.X1</A> = <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A>
       & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A> & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A>
       & <A href=#48>n151</A> ; (1 pterm, 4 signals)
pps_counter__temp_pcnt_5__i12.D.X2 = <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i12.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i12.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=38>pps_counter__temp_pcnt_5__i13.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A> ; (1 pterm, 13 signals)
pps_counter__temp_pcnt_5__i13.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i13.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=39>pps_counter__temp_pcnt_5__i14.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> ; (1 pterm, 14 signals)
pps_counter__temp_pcnt_5__i14.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i14.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=40>pps_counter__temp_pcnt_5__i15.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A> ; (1 pterm, 15 signals)
pps_counter__temp_pcnt_5__i15.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i15.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=41>pps_counter__temp_pcnt_5__i16.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> ; (1 pterm, 16 signals)
pps_counter__temp_pcnt_5__i16.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i16.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=42>pps_counter__temp_pcnt_5__i17.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A> ; (1 pterm, 17 signals)
pps_counter__temp_pcnt_5__i17.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i17.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=43>pps_counter__temp_pcnt_5__i18.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A>
       & <A href=#42>pps_counter__temp_pcnt_5__i17.Q</A> ; (1 pterm, 18 signals)
pps_counter__temp_pcnt_5__i18.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i18.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=44>pps_counter__temp_pcnt_5__i19.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A>
       & <A href=#42>pps_counter__temp_pcnt_5__i17.Q</A> & <A href=#43>pps_counter__temp_pcnt_5__i18.Q</A> ; (1 pterm, 19 signals)
pps_counter__temp_pcnt_5__i19.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i19.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=27>pps_counter__temp_pcnt_5__i2.D</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & !<A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
    # !pps_counter__temp_pcnt_5__i1.Q & pps_counter__temp_pcnt_5__i2.Q
    # !pps_counter__temp_pcnt_5__i0.Q & pps_counter__temp_pcnt_5__i2.Q ; (3 pterms, 3 signals)
pps_counter__temp_pcnt_5__i2.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i2.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=45>pps_counter__temp_pcnt_5__i20.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A>
       & <A href=#42>pps_counter__temp_pcnt_5__i17.Q</A> & <A href=#43>pps_counter__temp_pcnt_5__i18.Q</A>
       & <A href=#44>pps_counter__temp_pcnt_5__i19.Q</A> ; (1 pterm, 20 signals)
pps_counter__temp_pcnt_5__i20.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i20.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=46>pps_counter__temp_pcnt_5__i21.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A>
       & <A href=#42>pps_counter__temp_pcnt_5__i17.Q</A> & <A href=#43>pps_counter__temp_pcnt_5__i18.Q</A>
       & <A href=#44>pps_counter__temp_pcnt_5__i19.Q</A> & <A href=#45>pps_counter__temp_pcnt_5__i20.Q</A> ; (1 pterm, 21 signals)
pps_counter__temp_pcnt_5__i21.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i21.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=47>pps_counter__temp_pcnt_5__i22.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A>
       & <A href=#42>pps_counter__temp_pcnt_5__i17.Q</A> & <A href=#43>pps_counter__temp_pcnt_5__i18.Q</A>
       & <A href=#44>pps_counter__temp_pcnt_5__i19.Q</A> & <A href=#45>pps_counter__temp_pcnt_5__i20.Q</A>
       & <A href=#46>pps_counter__temp_pcnt_5__i21.Q</A> ; (1 pterm, 22 signals)
pps_counter__temp_pcnt_5__i22.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i22.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=24>pps_counter__temp_pcnt_5__i23.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A>
       & <A href=#34>pps_counter__temp_pcnt_5__i9.Q</A> & <A href=#35>pps_counter__temp_pcnt_5__i10.Q</A>
       & <A href=#36>pps_counter__temp_pcnt_5__i11.Q</A> & <A href=#37>pps_counter__temp_pcnt_5__i12.Q</A>
       & <A href=#38>pps_counter__temp_pcnt_5__i13.Q</A> & <A href=#39>pps_counter__temp_pcnt_5__i14.Q</A>
       & <A href=#40>pps_counter__temp_pcnt_5__i15.Q</A> & <A href=#41>pps_counter__temp_pcnt_5__i16.Q</A>
       & <A href=#42>pps_counter__temp_pcnt_5__i17.Q</A> & <A href=#43>pps_counter__temp_pcnt_5__i18.Q</A>
       & <A href=#44>pps_counter__temp_pcnt_5__i19.Q</A> & <A href=#45>pps_counter__temp_pcnt_5__i20.Q</A>
       & <A href=#46>pps_counter__temp_pcnt_5__i21.Q</A> & <A href=#47>pps_counter__temp_pcnt_5__i22.Q</A> ; (1 pterm, 23 signals)
pps_counter__temp_pcnt_5__i23.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i23.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=28>pps_counter__temp_pcnt_5__i3.D</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & !<A href=#28>pps_counter__temp_pcnt_5__i3.Q</A>
    # !pps_counter__temp_pcnt_5__i2.Q & pps_counter__temp_pcnt_5__i3.Q
    # !pps_counter__temp_pcnt_5__i1.Q & pps_counter__temp_pcnt_5__i3.Q
    # !pps_counter__temp_pcnt_5__i0.Q & pps_counter__temp_pcnt_5__i3.Q ; (4 pterms, 4 signals)
pps_counter__temp_pcnt_5__i3.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i3.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=29>pps_counter__temp_pcnt_5__i4.D.X1</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> ; (1 pterm, 4 signals)
pps_counter__temp_pcnt_5__i4.D.X2 = <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i4.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i4.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=30>pps_counter__temp_pcnt_5__i5.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A> ; (1 pterm, 5 signals)
pps_counter__temp_pcnt_5__i5.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i5.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=31>pps_counter__temp_pcnt_5__i6.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> ; (1 pterm, 6 signals)
pps_counter__temp_pcnt_5__i6.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i6.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=32>pps_counter__temp_pcnt_5__i7.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A> ; (1 pterm, 7 signals)
pps_counter__temp_pcnt_5__i7.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i7.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=33>pps_counter__temp_pcnt_5__i8.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> ; (1 pterm, 8 signals)
pps_counter__temp_pcnt_5__i8.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i8.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=34>pps_counter__temp_pcnt_5__i9.T</A> = <A href=#25>pps_counter__temp_pcnt_5__i0.Q</A>
       & <A href=#26>pps_counter__temp_pcnt_5__i1.Q</A> & <A href=#27>pps_counter__temp_pcnt_5__i2.Q</A>
       & <A href=#28>pps_counter__temp_pcnt_5__i3.Q</A> & <A href=#29>pps_counter__temp_pcnt_5__i4.Q</A>
       & <A href=#30>pps_counter__temp_pcnt_5__i5.Q</A> & <A href=#31>pps_counter__temp_pcnt_5__i6.Q</A>
       & <A href=#32>pps_counter__temp_pcnt_5__i7.Q</A> & <A href=#33>pps_counter__temp_pcnt_5__i8.Q</A> ; (1 pterm, 9 signals)
pps_counter__temp_pcnt_5__i9.C = <A href=#7>rxd_1v8</A> ; (1 pterm, 1 signal)
pps_counter__temp_pcnt_5__i9.AR = !<A href=#10>pps_rstn</A> ; (1 pterm, 1 signal)

<A name=20>spi_clk</A> = <A href=#13>cpld_clk</A> ; (1 pterm, 1 signal)

<A name=23>spi_module__spi_cntr_vPcnt_i0.D</A> = <A href=#24>pps_counter__temp_pcnt_5__i23.Q</A> ; (1 pterm, 1 signal)
spi_module__spi_cntr_vPcnt_i0.C = !<A href=#9>cpld_seln</A> ; (1 pterm, 1 signal)

<A name=21>spi_mosi</A> = <A href=#14>cpld_sdi</A> ; (1 pterm, 1 signal)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


