============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 12 2024  10:13:00 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin ALU0/result_o_reg[3]/CLK->D
     Startpoint: (R) a_reg_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) ALU0/result_o_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
             Setup:-     130                  
       Uncertainty:-      12                  
     Required Time:=    1021                  
      Launch Clock:-       0                  
         Data Path:-    1021                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  a_reg_reg[1]/CLK       -       -      R     (arrival)                    21    -     0     -       0 
  a_reg_reg[1]/Q         -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2      7 26.5    96   434     434 
  ALU0/fopt7041/Y        -       A->Y   R     sky130_fd_sc_hd__inv_2        1  3.7    37    62     496 
  ALU0/g6997/Y           -       A->Y   F     sky130_fd_sc_hd__nand2_1      1  5.5    52    56     552 
  ALU0/g7085/Y           -       B->Y   R     sky130_fd_sc_hd__nand2_2      1 10.1    72    86     638 
  ALU0/g7084/Y           -       A->Y   F     sky130_fd_sc_hd__nand2_4      3 15.0    50    61     698 
  ALU0/g7088/Y           -       A->Y   R     sky130_fd_sc_hd__nand2_4      3 12.0    61    66     764 
  ALU0/g6884/Y           -       A1->Y  F     sky130_fd_sc_hd__a21oi_1      1  5.5    60    74     838 
  ALU0/g6873/Y           -       A->Y   R     sky130_fd_sc_hd__nor2_2       1  3.8    73   106     944 
  ALU0/g6853/Y           -       B->Y   F     sky130_fd_sc_hd__nand3_1      1  3.2    57    78    1021 
  ALU0/result_o_reg[3]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1021 
#------------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin ALU0/carry_o_reg/CLK->D
     Startpoint: (R) a_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) ALU0/carry_o_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
             Setup:-     120                  
       Uncertainty:-      12                  
     Required Time:=    1031                  
      Launch Clock:-       0                  
         Data Path:-    1030                  
             Slack:=       1                  

#---------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  a_reg_reg[0]/CLK   -       -      R     (arrival)                     21    -     0     -       0 
  a_reg_reg[0]/Q     -       CLK->Q R     sky130_fd_sc_hd__dfrtp_1       3 10.0   104   347     347 
  ALU0/g7025/Y       -       A->Y   F     sky130_fd_sc_hd__clkinv_1      1  3.5    47    74     421 
  ALU0/g7003/Y       -       B->Y   R     sky130_fd_sc_hd__nand2_1       1  5.9    71    81     503 
  ALU0/g6992/Y       -       A->Y   F     sky130_fd_sc_hd__inv_2         2 10.4    34    49     551 
  ALU0/g6904/Y       -       B->Y   R     sky130_fd_sc_hd__nand2_2       1  5.9    51    63     614 
  ALU0/g6901/Y       -       A->Y   F     sky130_fd_sc_hd__nand2_2       2  8.4    46    56     669 
  ALU0/g6877/Y       -       A->Y   R     sky130_fd_sc_hd__nand2_2       1  5.9    51    59     728 
  ALU0/g6871/Y       -       A->Y   F     sky130_fd_sc_hd__nand2_2       3  9.9    51    60     788 
  ALU0/g61/Y         -       B->Y   R     sky130_fd_sc_hd__nand2_1       1  3.7    52    69     858 
  ALU0/g7146/Y       -       A->Y   F     sky130_fd_sc_hd__nand2_1       1  3.6    40    51     908 
  ALU0/g7130/Y       -       B->Y   R     sky130_fd_sc_hd__nand2b_1      1  3.7    58    68     976 
  ALU0/g57/Y         -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  3.2    35    54    1030 
  ALU0/carry_o_reg/D -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1030 
#---------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin ALU0/result_o_reg[2]/CLK->D
     Startpoint: (R) a_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) ALU0/result_o_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
             Setup:-      74                  
       Uncertainty:-      12                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1076                  
             Slack:=       1                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  a_reg_reg[2]/CLK       -       -      R     (arrival)                     21    -     0     -       0 
  a_reg_reg[2]/Q         -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       4 18.4    79   415     415 
  ALU0/g7009/Y           -       A->Y   R     sky130_fd_sc_hd__clkinv_2      4 14.9    62    83     498 
  ALU0/g7082/X           -       B->X   R     sky130_fd_sc_hd__xor2_1        2  6.5   182   190     688 
  ALU0/drc_bufs7065/X    -       A->X   R     sky130_fd_sc_hd__buf_1         1  3.7    57   118     806 
  ALU0/g6963/Y           -       A->Y   F     sky130_fd_sc_hd__inv_1         2  5.4    33    48     854 
  ALU0/g6864/Y           -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      1  3.5    48   135     989 
  ALU0/g6857/Y           -       D->Y   R     sky130_fd_sc_hd__nand4_1       1  3.3    75    87    1076 
  ALU0/result_o_reg[2]/D -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1076 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (6 ps) Setup Check with Pin ALU0/result_o_reg[1]/CLK->D
     Startpoint: (R) op_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) ALU0/result_o_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
             Setup:-     136                  
       Uncertainty:-      12                  
     Required Time:=    1014                  
      Launch Clock:-       0                  
         Data Path:-    1008                  
             Slack:=       6                  

#------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                             (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------
  op_reg_reg[0]/CLK      -       -      R     (arrival)                    21    -     0     -       0 
  op_reg_reg[0]/Q        -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  5.6    53   352     352 
  g32/Y                  -       A->Y   R     sky130_fd_sc_hd__inv_2        1 10.7    56    69     422 
  g31/Y                  -       A->Y   F     sky130_fd_sc_hd__inv_4        7 24.5    36    50     472 
  ALU0/g6967/Y           -       A2->Y  R     sky130_fd_sc_hd__o21ai_1      1  3.3   110   114     586 
  ALU0/g6941/Y           -       B1->Y  F     sky130_fd_sc_hd__o21ai_1      1  2.9    52    77     663 
  ALU0/g6905/X           -       B->X   F     sky130_fd_sc_hd__and2b_1      1  5.5    46   167     830 
  ALU0/g6883/Y           -       A->Y   R     sky130_fd_sc_hd__nor2_2       1  3.7    71    99     930 
  ALU0/g6860/Y           -       A->Y   F     sky130_fd_sc_hd__nand4_1      1  3.2    72    79    1008 
  ALU0/result_o_reg[1]/D -       -      F     sky130_fd_sc_hd__dfrtp_1      1    -     -     0    1008 
#------------------------------------------------------------------------------------------------------



Path 5: MET (10 ps) Setup Check with Pin ALU0/result_o_reg[0]/CLK->D
     Startpoint: (R) op_reg_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (R) ALU0/result_o_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
             Setup:-      74                  
       Uncertainty:-      12                  
     Required Time:=    1077                  
      Launch Clock:-       0                  
         Data Path:-    1067                  
             Slack:=      10                  

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                              (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------
  op_reg_reg[0]/CLK      -       -      R     (arrival)                     21    -     0     -       0 
  op_reg_reg[0]/Q        -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.6    53   352     352 
  g32/Y                  -       A->Y   R     sky130_fd_sc_hd__inv_2         1 10.7    56    69     422 
  g31/Y                  -       A->Y   F     sky130_fd_sc_hd__inv_4         7 24.5    36    50     472 
  ALU0/g7031/Y           -       A->Y   R     sky130_fd_sc_hd__inv_2         5 20.3    98    92     564 
  ALU0/g6959/Y           -       A->Y   F     sky130_fd_sc_hd__nand3_2       4 11.3    90    99     663 
  ALU0/g6906/Y           -       B1->Y  R     sky130_fd_sc_hd__o21ai_1       1  3.6   115    96     759 
  ALU0/g6896/Y           -       A->Y   F     sky130_fd_sc_hd__nand3_1       1  2.6    60    78     837 
  ALU0/g116/Y            -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      1  3.6    48   147     984 
  ALU0/g114/Y            -       B->Y   R     sky130_fd_sc_hd__nand4_1       1  3.3    75    83    1067 
  ALU0/result_o_reg[0]/D -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1067 
#-------------------------------------------------------------------------------------------------------



Path 6: MET (245 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
      Output Delay:-     581                  
       Uncertainty:-      12                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     245                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  carry_reg/CLK  -       -      R     (arrival)                    21    -     0     -       0 
  carry_reg/Q    -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry          -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (245 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
      Output Delay:-     581                  
       Uncertainty:-      12                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     245                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[0]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 8: MET (245 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
      Output Delay:-     581                  
       Uncertainty:-      12                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     245                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[1]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 9: MET (245 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
      Output Delay:-     581                  
       Uncertainty:-      12                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     245                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[2]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 10: MET (245 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1163            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1163            0     
                                              
      Output Delay:-     581                  
       Uncertainty:-      12                  
     Required Time:=     569                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     245                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[3]/CLK -       -      R     (arrival)                    21    -     0     -       0 
  result_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------

