// Seed: 158746761
module module_0 (
    input uwire id_0,
    output wire id_1
    , id_10,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wor id_7
    , id_11,
    output tri id_8
);
  wire id_12;
endmodule
program module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3
);
  parameter id_5 = ~1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3
  );
endprogram
module module_2 #(
    parameter id_32 = 32'd4,
    parameter id_5  = 32'd54
) (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 _id_5
    , id_30,
    input wire id_6,
    input wand id_7,
    input uwire id_8,
    output logic id_9,
    input wire id_10,
    output logic id_11,
    input wire id_12,
    output logic id_13,
    input wor id_14,
    input supply0 id_15,
    input wand id_16,
    input uwire id_17,
    inout tri1 id_18,
    input wire id_19
    , id_31,
    input supply1 id_20,
    input tri id_21,
    input supply0 id_22,
    output tri0 id_23,
    output tri1 id_24,
    output logic id_25,
    input supply1 id_26,
    input wire id_27,
    output logic id_28
);
  initial begin : LABEL_0
    id_13 = {id_12 - -1, 1'b0};
    if (1 - -1)
      fork : SymbolIdentifier
        id_25 <= -1;
        if (-1) begin : LABEL_1
          id_11 <= 1;
        end
      join
    else if (1) begin : LABEL_2
      id_28 = 1'h0;
    end else begin : LABEL_3
      id_9 <= id_15;
    end
  end
  logic [-1 : -1] _id_32;
  ;
  parameter id_33 = 1;
  module_0 modCall_1 (
      id_6,
      id_24,
      id_4,
      id_18,
      id_10,
      id_22,
      id_8,
      id_21,
      id_23
  );
  assign modCall_1.LABEL_0.id_5 = 0;
  wire [id_32 : |  id_5] id_34;
endmodule
