{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"",
   "Default View_Layout":"",
   "Default View_ScaleFactor":"0.296108",
   "Default View_TopLeft":"-486,-625",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"unused pins for PCIe bus configuration",
   "comment_1":"unused pins for PCIe bus configuration",
   "comment_2":"unused pins for PCIe bus configuration",
   "comment_3":"Unused Alex input pins",
   "commentid":"comment_0|comment_1|comment_2|comment_3|",
   "fillcolor_comment_1":"",
   "font_comment_0":"14",
   "font_comment_1":"14",
   "font_comment_2":"14",
   "font_comment_3":"14",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port PROM_SPI -pg 1 -lvl 11 -x 5620 -y 660 -defaultsOSRD
preplace port pcie_7x_mgt_rtl_0 -pg 1 -lvl 11 -x 5620 -y 70 -defaultsOSRD
preplace port pcie_diff_clock_rtl -pg 1 -lvl 0 -x -320 -y 800 -defaultsOSRD
preplace port port-id_ADC1Ovr_In_N -pg 1 -lvl 0 -x -320 -y 1030 -defaultsOSRD
preplace port port-id_ADC1Ovr_In_P -pg 1 -lvl 0 -x -320 -y 1060 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_CLK -pg 1 -lvl 11 -x 5620 -y -190 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_DAT -pg 1 -lvl 11 -x 5620 -y -160 -defaultsOSRD
preplace port port-id_ADC1_ATTEN_LE -pg 1 -lvl 11 -x 5620 -y -130 -defaultsOSRD
preplace port port-id_ADC1_CLKin_N -pg 1 -lvl 0 -x -320 -y 910 -defaultsOSRD
preplace port port-id_ADC1_CLKin_P -pg 1 -lvl 0 -x -320 -y 940 -defaultsOSRD
preplace port port-id_ADC2Ovr_In_N -pg 1 -lvl 0 -x -320 -y 1210 -defaultsOSRD
preplace port port-id_ADC2Ovr_In_P -pg 1 -lvl 0 -x -320 -y 1240 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_CLK -pg 1 -lvl 11 -x 5620 -y -100 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_DAT -pg 1 -lvl 11 -x 5620 -y -70 -defaultsOSRD
preplace port port-id_ADC2_ATTEN_LE -pg 1 -lvl 11 -x 5620 -y -40 -defaultsOSRD
preplace port port-id_ADC2_CLKin_N -pg 1 -lvl 0 -x -320 -y 1090 -defaultsOSRD
preplace port port-id_ADC2_CLKin_P -pg 1 -lvl 0 -x -320 -y 1120 -defaultsOSRD
preplace port port-id_ADC_MISO -pg 1 -lvl 0 -x -320 -y 1410 -defaultsOSRD
preplace port port-id_BCLK -pg 1 -lvl 11 -x 5620 -y 990 -defaultsOSRD
preplace port port-id_BUFF_Alex_Pin1 -pg 1 -lvl 0 -x -320 -y 610 -defaultsOSRD
preplace port port-id_BUFF_Alex_Pin8 -pg 1 -lvl 0 -x -320 -y 640 -defaultsOSRD
preplace port port-id_CTRL_TRSW -pg 1 -lvl 11 -x 5620 -y 510 -defaultsOSRD
preplace port port-id_DRIVER_PA_EN -pg 1 -lvl 11 -x 5620 -y 420 -defaultsOSRD
preplace port port-id_EMC_CLK -pg 1 -lvl 0 -x -320 -y 580 -defaultsOSRD
preplace port port-id_LRCLK -pg 1 -lvl 11 -x 5620 -y 950 -defaultsOSRD
preplace port port-id_MCLK -pg 1 -lvl 11 -x 5620 -y 1120 -defaultsOSRD
preplace port port-id_MOX_strobe -pg 1 -lvl 11 -x 5620 -y 480 -defaultsOSRD
preplace port port-id_PCIe_T_SMBCLK -pg 1 -lvl 0 -x -320 -y 1470 -defaultsOSRD
preplace port port-id_PCIe_T_SMBDAT -pg 1 -lvl 0 -x -320 -y 1440 -defaultsOSRD
preplace port port-id_RF_SPI_CK -pg 1 -lvl 11 -x 5620 -y 570 -defaultsOSRD
preplace port port-id_RF_SPI_DATA -pg 1 -lvl 11 -x 5620 -y 600 -defaultsOSRD
preplace port port-id_RF_SPI_RX_LOAD -pg 1 -lvl 11 -x 5620 -y 630 -defaultsOSRD
preplace port port-id_RF_SPI_TX_LOAD -pg 1 -lvl 11 -x 5620 -y 690 -defaultsOSRD
preplace port port-id_TX_DAC_PWM -pg 1 -lvl 11 -x 5620 -y 720 -defaultsOSRD
preplace port port-id_TX_ENABLE -pg 1 -lvl 0 -x -320 -y 770 -defaultsOSRD
preplace port port-id_clock_122_in_n -pg 1 -lvl 0 -x -320 -y 1300 -defaultsOSRD
preplace port port-id_clock_122_in_p -pg 1 -lvl 0 -x -320 -y 1350 -defaultsOSRD
preplace port port-id_i2srxd -pg 1 -lvl 0 -x -320 -y 740 -defaultsOSRD
preplace port port-id_i2stxd -pg 1 -lvl 11 -x 5620 -y 1060 -defaultsOSRD
preplace port port-id_pcie_reset_n -pg 1 -lvl 0 -x -320 -y 880 -defaultsOSRD
preplace port port-id_pll_cr -pg 1 -lvl 11 -x 5620 -y -220 -defaultsOSRD
preplace port port-id_ref_in_10 -pg 1 -lvl 0 -x -320 -y 1380 -defaultsOSRD
preplace port port-id_CODEC_SPI_DATA -pg 1 -lvl 11 -x 5620 -y 1620 -defaultsOSRD
preplace port port-id_CODEC_SPI_CLK -pg 1 -lvl 11 -x 5620 -y 1640 -defaultsOSRD
preplace port port-id_CODEC_CS -pg 1 -lvl 11 -x 5620 -y 1240 -defaultsOSRD
preplace portBus ADC1_In_N -pg 1 -lvl 0 -x -320 -y 970 -defaultsOSRD
preplace portBus ADC1_In_P -pg 1 -lvl 0 -x -320 -y 1000 -defaultsOSRD
preplace portBus ADC2_In_N -pg 1 -lvl 0 -x -320 -y 1150 -defaultsOSRD
preplace portBus ADC2_In_P -pg 1 -lvl 0 -x -320 -y 1180 -defaultsOSRD
preplace portBus ADC_CLK -pg 1 -lvl 11 -x 5620 -y 180 -defaultsOSRD
preplace portBus ADC_MOSI -pg 1 -lvl 11 -x 5620 -y 1450 -defaultsOSRD
preplace portBus ATU_TUNE -pg 1 -lvl 11 -x 5620 -y 210 -defaultsOSRD
preplace portBus BLINK_LED -pg 1 -lvl 11 -x 5620 -y -10 -defaultsOSRD
preplace portBus BUF_Out_FPGA -pg 1 -lvl 11 -x 5620 -y 450 -defaultsOSRD
preplace portBus DAC_Out_N -pg 1 -lvl 11 -x 5620 -y 770 -defaultsOSRD
preplace portBus DAC_Out_P -pg 1 -lvl 11 -x 5620 -y 800 -defaultsOSRD
preplace portBus Dac_Atten -pg 1 -lvl 11 -x 5620 -y 240 -defaultsOSRD
preplace portBus Dac_Atten_Clk -pg 1 -lvl 11 -x 5620 -y 390 -defaultsOSRD
preplace portBus Dac_Atten_Data -pg 1 -lvl 11 -x 5620 -y 360 -defaultsOSRD
preplace portBus Dac_Atten_LE -pg 1 -lvl 11 -x 5620 -y 300 -defaultsOSRD
preplace portBus Dac_Atten_Mode -pg 1 -lvl 11 -x 5620 -y 330 -defaultsOSRD
preplace portBus FPGA_CM4_EN -pg 1 -lvl 11 -x 5620 -y 1390 -defaultsOSRD
preplace portBus GPIO_OUT -pg 1 -lvl 11 -x 5620 -y 270 -defaultsOSRD
preplace portBus LEDOutputs -pg 1 -lvl 11 -x 5620 -y 40 -defaultsOSRD
preplace portBus PCIECLKREQN -pg 1 -lvl 11 -x 5620 -y 1090 -defaultsOSRD
preplace portBus PCI_LINK_LED -pg 1 -lvl 11 -x 5620 -y 1510 -defaultsOSRD
preplace portBus TXRX_RELAY -pg 1 -lvl 11 -x 5620 -y 540 -defaultsOSRD
preplace portBus nADC_CS -pg 1 -lvl 11 -x 5620 -y 1480 -defaultsOSRD
preplace portBus status_in -pg 1 -lvl 0 -x -320 -y 550 -defaultsOSRD
preplace inst ADC_LVDS_Pins -pg 1 -lvl 1 -x 70 -y 1130 -defaultsOSRD
preplace inst DAC_LVDS_Pins -pg 1 -lvl 10 -x 5291 -y 820 -defaultsOSRD
preplace inst FIFO_Interfaces -pg 1 -lvl 9 -x 4541 -y 1270 -defaultsOSRD -resize 448 539
preplace inst PCIe -pg 1 -lvl 4 -x 1400 -y 1120 -defaultsOSRD
preplace inst RF_interfaces -pg 1 -lvl 6 -x 2907 -y 330 -defaultsOSRD
preplace inst Receiver -pg 1 -lvl 6 -x 2907 -y 1750 -defaultsOSRD
preplace inst Transmitter -pg 1 -lvl 6 -x 2907 -y 950 -defaultsOSRD
preplace inst audio_codec_0 -pg 1 -lvl 8 -x 3891 -y 1280 -defaultsOSRD
preplace inst clock_generator -pg 1 -lvl 1 -x 70 -y 1410 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 5 -x 2117 -y 40 -defaultsOSRD
preplace inst xlslice_1 -pg 1 -lvl 5 -x 2117 -y 160 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 5 -x 2117 -y 310 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 5 -x 2117 -y 410 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 5 -x 2117 -y 510 -defaultsOSRD
preplace inst clock_monitor_0 -pg 1 -lvl 2 -x 520 -y 1480 -defaultsOSRD
preplace inst IambicKeyer -pg 1 -lvl 7 -x 3410 -y 80 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 2907 -y 1260 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -x 810 -y 1550 -defaultsOSRD
preplace netloc ADC1Ovr_In_N_1 1 0 1 -270 1030n
preplace netloc ADC1Ovr_In_P_1 1 0 1 -280 1060n
preplace netloc ADC1_CLKin_N_1 1 0 1 -230 910n
preplace netloc ADC1_CLKin_P_1 1 0 1 -240 940n
preplace netloc ADC1_In_N_1 1 0 1 -250 970n
preplace netloc ADC1_In_P_1 1 0 1 -260 1000n
preplace netloc ADC1_Overrange_1 1 1 3 NJ 1100 N 1100 1000
preplace netloc ADC2Ovr_In_N_1 1 0 1 -260 1190n
preplace netloc ADC2Ovr_In_P_1 1 0 1 -240 1210n
preplace netloc ADC2_CLKin_N_1 1 0 1 -300 1090n
preplace netloc ADC2_CLKin_P_1 1 0 1 -300 1120n
preplace netloc ADC2_In_N_1 1 0 1 N 1150
preplace netloc ADC2_In_P_1 1 0 1 -300 1170n
preplace netloc ADC2_Overrange_1 1 1 3 NJ 1140 N 1140 1010
preplace netloc ADC_Ctrl_1 1 4 2 1660 250 N
preplace netloc ADC_LVDS_Pins_ADC1_SingleEnded 1 1 5 330 1330 N 1330 970 1750 N 1750 N
preplace netloc ADC_LVDS_Pins_ADC2_SingleEnded 1 1 5 300 1340 N 1340 960 1770 N 1770 N
preplace netloc ADC_MISO_0_1 1 0 4 -290J 930 NJ 930 NJ 930 1040
preplace netloc BUFF_Alex_Pin1_0_1 1 0 6 NJ 610 NJ 610 NJ 610 960 590 NJ 590 2230J
preplace netloc BUFF_Alex_Pin8_0_1 1 0 6 NJ 640 NJ 640 NJ 640 970 610 NJ 610 2607J
preplace netloc Byteswap_1 1 4 4 N 1360 2687 1360 3260 1340 N
preplace netloc CodecConfig_1 1 4 4 1580 -100 N -100 N -100 3671
preplace netloc CodecMicResetn_1 1 4 5 NJ 1400 NJ 1400 NJ 1400 N 1400 4130
preplace netloc CodecSpkResetn_1 1 4 5 NJ 1420 NJ 1420 3180J 1100 3560 1060 4260
preplace netloc DAC_Ctrl_1 1 4 2 1700 580 2260
preplace netloc DAC_LVDS_Pins_DAC_Out_N 1 10 1 5580 770n
preplace netloc DAC_LVDS_Pins_DAC_Out_P 1 10 1 5600 800n
preplace netloc DAC_SingleEnded_1 1 6 4 3260 800 N 800 N 800 N
preplace netloc EMC_CLK_1 1 0 2 N 580 310
preplace netloc IambicConfig_1 1 4 3 1947J -30 NJ -30 3120
preplace netloc IambicKeyer_CW_Key_Down 1 5 3 2687 640 NJ 640 3560
preplace netloc PCIe_ADC_CLK 1 4 7 1560J -90 NJ -90 NJ -90 N -90 N -90 4860 10 5590J
preplace netloc PCIe_ADC_MOSI 1 4 7 1600J -80 NJ -80 NJ -80 N -80 N -80 4850 20 5530J
preplace netloc PCIe_FPGA_CM4_EN 1 4 7 1640J -70 NJ -70 NJ -70 N -70 N -70 4840 30 5520J
preplace netloc PCIe_LEDDrivers 1 4 7 1680 -60 N -60 NJ -60 N -60 N -60 4830 40 NJ
preplace netloc PCIe_PCIECLKREQN 1 4 7 1570J 1110 2637J 1130 NJ 1130 3590 1100 4170 1550 4810 1090 NJ
preplace netloc PCIe_PCI_LINK_LED 1 4 7 1730 1140 NJ 1140 3140J 1120 3580 1080 4210 1560 4850 1510 NJ
preplace netloc PCIe_RFGPIOData 1 4 2 1720 600 2617
preplace netloc PCIe_TXTestFreqData 1 4 2 1987 920 N
preplace netloc PCIe_T_SMBCLK_0_1 1 0 4 -300J 1510 270J 1310 NJ 1310 1030
preplace netloc PCIe_T_SMBDAT_0_1 1 0 4 -290J 1520 380J 1320 NJ 1320 1040
preplace netloc PCIe_aresetn12 1 4 5 1997J 1150 2677J 1150 3160 1170 3681 1150 4190
preplace netloc PCIe_axi_aclk_125 1 1 8 400 1620 N 1620 1090 1570 1670J 1370 NJ 1370 N 1370 3691 1140 4220
preplace netloc PCIe_axi_resetn 1 4 1 1937 40n
preplace netloc PCIe_codec_cs 1 4 7 2007J 1160 NJ 1160 NJ 1160 3661 1130 4140 1570 4840 1240 N
preplace netloc PCIe_codecspiclk 1 4 7 1630J 1340 2270J 1350 3200J 1140 3610 1110 4120 1640 N 1640 NJ
preplace netloc PCIe_codecspidata 1 4 7 1560J 1350 2240J 1380 NJ 1380 3560 1420 4080 1620 N 1620 NJ
preplace netloc PCIe_nADC_CS 1 4 7 1720J 1330 2250J 1410 NJ 1410 N 1410 4090 1600 4860 1480 NJ
preplace netloc PWM_DAC_0_DAC_bit 1 6 5 3140 520 N 520 N 520 N 520 5460
preplace netloc RF_interfaces_BUF_Out_FPGA 1 6 5 3230 260 N 260 N 260 N 260 5590J
preplace netloc RF_interfaces_Dac_Atten_Clk 1 6 5 3200 310 N 310 N 310 N 310 5580J
preplace netloc RF_interfaces_Dac_Atten_Data 1 6 5 3170 330 N 330 N 330 N 330 5570J
preplace netloc RF_interfaces_Dac_Atten_LE 1 6 5 3160 320 N 320 N 320 N 320 5570J
preplace netloc RF_interfaces_Dac_Atten_Mode 1 6 5 3200 340 N 340 N 340 N 340 5600J
preplace netloc RF_interfaces_Dbounced_Key_Dash 1 6 1 3150 30n
preplace netloc RF_interfaces_Debounced_Key_Dot 1 6 1 3180 50n
preplace netloc RF_interfaces_IO8 1 6 1 3210 130n
preplace netloc RF_interfaces_status_out 1 3 4 1240 1540 N 1540 N 1540 3120
preplace netloc RX_FIFO_aresetn_1 1 4 5 NJ 1440 NJ 1440 NJ 1440 N 1440 4250
preplace netloc SPI_0_Rx_load_strobe 1 6 5 N 450 N 450 N 450 N 450 5480
preplace netloc SPI_0_SPI_clock 1 6 5 3140 420 N 420 N 420 N 420 5510
preplace netloc SPI_0_SPI_data 1 6 5 N 430 N 430 N 430 N 430 5500
preplace netloc SPI_0_Tx_load_strobe 1 6 5 N 470 N 470 N 470 N 470 5470
preplace netloc SerialAtten_0_ATTN_CLK 1 6 5 3090 -190 N -190 N -190 N -190 N
preplace netloc SerialAtten_0_ATTN_DATA 1 6 5 3110 -160 N -160 N -160 N -160 N
preplace netloc SerialAtten_0_ATTN_LE 1 6 5 3250 190 N 190 N 190 N 190 5460
preplace netloc SerialAtten_1_ATTN_CLK 1 6 5 3090 180 N 180 N 180 N 180 5470
preplace netloc SerialAtten_1_ATTN_DATA 1 6 5 3230 200 N 200 N 200 N 200 5510
preplace netloc SerialAtten_1_ATTN_LE 1 6 5 3140 -40 N -40 N -40 4810 60 5480
preplace netloc TXConfig_1 1 4 2 1957 860 N
preplace netloc TXLOTune_1 1 4 2 1977 880 N
preplace netloc TX_ENABLE_0_1 1 0 6 NJ 770 NJ 770 N 770 1220 690 NJ 690 2220J
preplace netloc TX_FIFO_aresetn_1 1 4 5 NJ 1460 NJ 1460 3250J 1150 3641 1120 4230
preplace netloc Transmitter_cw_ptt1 1 3 4 1230 700 N 700 2637 690 3110
preplace netloc Transmitter_txmux_reset 1 6 3 NJ 1010 N 1010 4270
preplace netloc aclk_1 1 1 9 290 760 NJ 760 980 680 1570J 710 NJ 710 NJ 710 N 710 N 710 4860
preplace netloc adcrand_1 1 0 7 -120 750 NJ 750 NJ 750 970 670 1590J 720 NJ 720 3090
preplace netloc aresetn_125_1 1 1 8 410 1610 N 1610 1010 1560 1610J 1450 NJ 1450 N 1450 N 1450 4240
preplace netloc audio_codec_0_BCLK 1 8 3 4160 980 4860 990 N
preplace netloc audio_codec_0_LRCLK 1 8 3 4150 950 N 950 N
preplace netloc audio_codec_0_MCLK 1 8 3 4110 1580 4830 1120 NJ
preplace netloc audio_codec_0_i2stxd 1 8 3 4100 1590 4820 1060 NJ
preplace netloc clk_wiz_0_clk_out2 1 1 8 300J 1370 630 1380 1210 1530 2017 1320 2597 0 3240 290 3631 1090 4280
preplace netloc clock_122_1 1 0 1 -150J 1350n
preplace netloc clock_122_in_n_1 1 0 1 -140J 1300n
preplace netloc clock_generator_clock_122_out 1 0 9 -120 1530 360 1360 640 1370 1220 1550 N 1550 2667 1170 3140 1180 3701 1160 4200
preplace netloc clock_generator_clock_122_out_ADC 1 0 2 -130 1540 260
preplace netloc clock_generator_pll_lock 1 1 3 370J 1350 N 1350 1050
preplace netloc clock_mon_1 1 2 2 650J 1360 1060
preplace netloc clock_monitor_0_LED 1 2 1 630 1490n
preplace netloc is2rxd_1 1 0 8 NJ 740 N 740 N 740 960 660 1610 730 N 730 N 730 3600
preplace netloc keyer_config_1 1 4 2 1967 1030 2657
preplace netloc ref_in_10_1 1 0 2 -170J 1550 390
preplace netloc regmux_2_1_1_dout 1 6 5 N 270 N 270 N 270 N 270 5540
preplace netloc reset_rtl_0_1 1 0 4 NJ 880 N 880 N 880 1020
preplace netloc status_in_1 1 0 6 NJ 550 N 550 N 550 N 550 1957 570 2627
preplace netloc tx_samples_1 1 5 2 2707 750 3100
preplace netloc util_reduced_logic_0_Res 1 1 10 280 -220 N -220 N -220 N -220 N -220 NJ -220 N -220 N -220 N -220 N
preplace netloc util_reduced_logic_1_Res 1 5 6 2697 650 3130 480 N 480 N 480 N 480 5600
preplace netloc util_reduced_logic_2_Res 1 6 5 3220 280 N 280 N 280 N 280 5560
preplace netloc util_reduced_logic_3_Res 1 6 5 3140 500 N 500 N 500 N 500 5490
preplace netloc util_vector_logic_0_Res 1 3 8 990J -20 NJ -20 NJ -20 3130J -30 N -30 N -30 4800 70 5500
preplace netloc xlslice_0_Dout 1 6 5 3190 300 N 300 N 300 N 300 5550
preplace netloc xlslice_0_Dout1 1 5 1 2697 40n
preplace netloc xlslice_1_Dout1 1 5 4 2647 1470 N 1470 N 1470 N
preplace netloc xlslice_2_Dout 1 5 3 2220 10 3260 250 3651
preplace netloc xlslice_3_Dout 1 5 1 2280 410n
preplace netloc xlslice_4_Dout 1 5 5 2657 740 NJ 740 N 740 N 740 4830
preplace netloc xlslice_5_Dout 1 6 5 N 210 N 210 N 210 N 210 N
preplace netloc FIFO_Interfaces_M_AXIS_codec 1 7 3 3711 970 N 970 4790
preplace netloc PCIe_M03_AXI_0 1 4 5 1650J 670 NJ 670 N 670 N 670 4290
preplace netloc PCIe_M08_AXI_0 1 4 2 NJ 820 N
preplace netloc PCIe_M09_AXI 1 4 2 1710 930 2230
preplace netloc PCIe_M_AXI_Alex 1 4 2 1630 230 NJ
preplace netloc PCIe_M_AXI_full_0 1 4 5 1670J 660 NJ 660 N 660 N 660 4120
preplace netloc PCIe_SPI_0_0 1 4 7 1690J 680 NJ 680 NJ 680 N 680 4150 660 N 660 NJ
preplace netloc PCIe_pcie_7x_mgt_rtl_0 1 4 7 1620 -40 N -40 3100 -50 N -50 N -50 4820 50 5540
preplace netloc Receiver_RX_Data 1 6 3 3230 1110 3570 1070 N
preplace netloc S_AXIS_codec_1 1 8 1 4180 1100n
preplace netloc TX_IQ_In_1 1 5 5 2717 700 NJ 700 N 700 N 700 4800
preplace netloc Transmitter_m_axis_sidetoneampl 1 5 2 2727 760 3090
preplace netloc axis_data_fifo_0_M_AXIS 1 6 2 3220 1240 N
preplace netloc diff_clock_rtl_0_1 1 0 4 NJ 800 N 800 N 800 1070
preplace netloc s_axi_0_1 1 4 2 NJ 760 2617
preplace netloc s_axi_1_1 1 4 2 NJ 780 2260
preplace cgraphic comment_3 place left 328 -10 textcolor 4 linecolor 3
preplace cgraphic comment_2 place top -100 454 textcolor 4 linecolor 3
preplace cgraphic comment_1 place left -71 -409 textcolor 4 linecolor 3
preplace cgraphic comment_0 place left 301 84 textcolor 4 linecolor 3
levelinfo -pg 1 -320 70 520 810 1400 2117 2907 3410 3891 4541 5291 5620
pagesize -pg 1 -db -bbox -sgen -510 -530 13660 5820
",
   "linecolor_comment_1":"",
   "linecolor_comment_10":"",
   "linecolor_comment_7":"",
   "linecolor_comment_8":"",
   "linecolor_comment_9":"",
   "linktoobj_comment_0":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_1":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_10":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_12":"",
   "linktoobj_comment_13":"",
   "linktoobj_comment_14":"",
   "linktoobj_comment_2":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_3":"/RF_interfaces/BUFF_Alex_Pin1",
   "linktoobj_comment_4":"",
   "linktoobj_comment_5":"",
   "linktoobj_comment_6":"",
   "linktoobj_comment_7":"/PCIe/PCIe_T_SMBDAT",
   "linktoobj_comment_8":"/RF_interfaces/BUFF_Alex_Pin1",
   "linktoobj_comment_9":"/PCIe/PCIe_T_SMBDAT",
   "linktotype_comment_0":"bd_design",
   "linktotype_comment_1":"bd_port",
   "linktotype_comment_10":"bd_port",
   "linktotype_comment_12":"bd_design",
   "linktotype_comment_13":"bd_design",
   "linktotype_comment_14":"bd_design",
   "linktotype_comment_2":"bd_design",
   "linktotype_comment_3":"bd_design",
   "linktotype_comment_4":"bd_design",
   "linktotype_comment_5":"bd_design",
   "linktotype_comment_6":"bd_design",
   "linktotype_comment_7":"bd_port",
   "linktotype_comment_8":"bd_port",
   "linktotype_comment_9":"bd_port",
   "textcolor_comment_1":"",
   "textcolor_comment_10":"",
   "textcolor_comment_7":"",
   "textcolor_comment_8":"",
   "textcolor_comment_9":""
}
0
{
   "/PCIe/PCIe_T_SMBDAT/comment_0":"comment_0",
   "/PCIe/PCIe_T_SMBDAT/comment_5":"comment_1",
   "/PCIe/PCIe_T_SMBDAT/comment_6":"comment_2",
   "/RF_interfaces/BUFF_Alex_Pin1/comment_4":"comment_3"
}