$date
	Tue Apr 28 14:23:51 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dfftx_tb $end
$var wire 1 ! s2 $end
$var reg 1 " clk $end
$var reg 1 # s1 $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ nclk $end
$var wire 1 ! q $end
$var wire 1 % s1 $end
$var wire 1 & s2 $end
$var wire 1 ' s3 $end
$var wire 1 ( s4 $end
$var wire 1 ) s5 $end
$var wire 1 * s6 $end
$var wire 1 + s7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
x*
x)
x(
x'
x&
x%
1$
x#
0"
x!
$end
#100
1&
1%
0#
#200
0'
#300
0&
0%
1(
1#
#400
1'
#500
0(
#600
1&
1%
0#
#700
0'
#800
1(
#900
0&
0%
1#
#1000
1)
0$
1'
1&
1"
#1100
1%
0!
0*
0&
0(
0)
0'
0#
#1200
1+
1)
1'
1&
1(
1!
1*
#1300
0&
0(
0!
0*
0)
0'
0+
#1400
0%
1)
1'
1+
1&
1(
1!
1*
1#
#1500
0&
0(
0!
0*
0)
0'
0+
#1600
1)
1'
1+
1&
1(
1!
1*
#1700
1%
0&
0(
0!
0*
0)
0'
0+
0#
#1800
1)
1'
1+
1&
1(
1!
1*
#1900
0&
0(
0!
0*
0)
0'
0+
#2000
0%
1$
1'
1)
1+
1(
1!
1*
1#
0&
0"
#2100
0(
0!
0*
0)
0+
#2200
1)
1+
1!
1*
#2300
1&
1%
0!
0*
0)
0+
0#
#2350
0&
0%
1#
#2400
1)
1+
1!
1*
#2500
0!
0*
0)
0+
#2600
1)
1+
1!
1*
#2700
0!
0*
0)
0+
#2750
1&
1%
0#
#2800
1)
1+
1!
1*
#2850
0'
#2900
0!
0*
0)
0+
#2950
1(
#3000
0$
0)
1+
1!
1*
1"
#3050
0%
1#
#3100
0+
#3350
1%
0#
#3550
