v 20081231 1
C 40000 40000 0 0 0 title-B.sym
C 45900 48900 1 0 0 asic-pmos-1.sym
{
T 47300 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 46700 49700 5 10 1 1 0 0 1
refdes=M2
T 46700 49500 5 8 1 1 0 0 1
model-name=pmos4
T 46700 49200 5 8 1 0 0 0 1
w=1u
T 46700 49000 5 8 1 0 0 0 1
l=10u
}
C 49400 48900 1 0 0 asic-pmos-1.sym
{
T 50800 49700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 50200 49700 5 10 1 1 0 0 1
refdes=M3
T 50200 49500 5 8 1 1 0 0 1
model-name=pmos4
T 50200 49200 5 8 1 0 0 0 1
w=1u
T 50200 49000 5 8 1 0 0 0 1
l=10u
}
C 45900 45100 1 0 0 asic-nmos-1.sym
{
T 47300 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 46700 45900 5 10 1 1 0 0 1
refdes=M5
T 46700 45700 5 8 1 1 0 0 1
model-name=nmos4
T 46700 45400 5 8 1 0 0 0 1
w=1u
T 46700 45200 5 8 1 0 0 0 1
l=3u
}
C 49400 45100 1 0 0 asic-nmos-1.sym
{
T 50800 45900 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 50200 45900 5 10 1 1 0 0 1
refdes=M7
T 50200 45700 5 8 1 1 0 0 1
model-name=nmos4
T 50200 45400 5 8 1 0 0 0 1
w=1u
T 50200 45200 5 8 1 0 0 0 1
l=3u
}
C 46700 42500 1 0 0 asic-nmos-1.sym
{
T 48100 43300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 47500 43300 5 10 1 1 0 0 1
refdes=M9
T 47500 43100 5 8 1 1 0 0 1
model-name=nmos4
T 47500 42800 5 8 1 0 0 0 1
w=1u
T 47500 42600 5 8 1 0 0 0 1
l=3u
}
C 50200 42500 1 0 0 asic-nmos-1.sym
{
T 51600 43300 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 51000 43300 5 10 1 1 0 0 1
refdes=M10
T 51000 43100 5 8 1 1 0 0 1
model-name=nmos4
T 51000 42800 5 8 1 0 0 0 1
w=1u
T 51000 42600 5 8 1 0 0 0 1
l=3u
}
C 47200 41600 1 0 0 gnd-1.sym
C 50700 41500 1 0 0 gnd-1.sym
C 53900 45800 1 0 0 gnd-1.sym
N 44700 43000 46700 43000 4
N 46500 45000 48000 45000 4
N 48000 45000 48000 45100 4
N 46500 45000 46500 45100 4
N 47300 41900 47300 42500 4
N 50000 45100 50000 44900 4
N 50000 44900 51500 44900 4
N 51500 44900 51500 45100 4
N 54000 46100 54000 46400 4
N 50000 49900 51500 49900 4
N 46500 49900 48000 49900 4
N 48000 46700 52200 46700 4
N 46500 46400 49300 46400 4
N 49300 46400 49300 45600 4
N 52200 46700 52200 45600 4
N 52200 45600 52100 45600 4
N 45900 48700 45900 49400 4
N 45900 48700 46500 48700 4
N 48600 49400 48600 48700 4
N 48600 48700 48000 48700 4
N 49400 49400 49400 48700 4
N 50000 48700 52100 48700 4
N 52100 49400 52100 48700 4
N 46600 49400 47100 49400 4
N 47100 49400 47100 49900 4
N 47900 49400 47500 49400 4
N 47500 49400 47500 49900 4
N 50100 49400 50600 49400 4
N 50600 49400 50600 49900 4
N 51400 49400 51000 49400 4
N 51000 49400 51000 49900 4
N 46600 45600 47900 45600 4
N 47400 43000 47800 43000 4
N 47800 42300 47800 45600 4
N 47800 42300 47300 42300 4
N 46600 43000 46600 41500 4
N 46600 41500 50200 41500 4
N 50200 41500 50200 43000 4
N 50800 42500 50800 41800 4
N 50100 45600 51400 45600 4
N 51200 43000 50900 43000 4
N 51200 42300 51200 45600 4
N 50800 42300 51200 42300 4
T 52300 40900 9 10 1 0 0 0 1
Comparador
T 50200 40400 9 10 1 0 0 0 1
SUBcomp.1.sch
T 50400 40100 9 10 1 0 0 0 1
1
T 52000 40100 9 10 1 0 0 0 1
1
T 55000 40400 9 10 1 0 0 0 1
1
T 54400 40100 9 10 1 0 0 0 1
Facundo J Ferrer
N 48600 45600 48800 45600 4
N 46500 46100 46500 48900 4
N 48000 46100 48000 48900 4
N 52500 47700 53300 47700 4
N 52500 47700 52500 47100 4
N 52500 47100 51500 47100 4
N 50000 46100 50000 48900 4
N 49400 48700 50000 48700 4
N 44200 45600 45900 45600 4
N 49300 45600 49400 45600 4
N 51500 46100 51500 48900 4
N 50800 43500 50800 44900 4
N 47300 43500 47300 45000 4
N 48800 44300 48800 45600 4
N 48800 44300 44200 44300 4
N 54000 48900 54000 50500 4
N 47300 49900 47300 50500 4
N 47300 50500 54000 50500 4
N 50800 49900 50800 50500 4
N 54000 47700 54800 47700 4
C 43600 45500 1 0 0 in-1.sym
{
T 43600 45800 5 10 0 0 0 0 1
device=INPUT
T 43600 45800 5 10 1 1 0 0 1
refdes=V+
}
C 43600 44200 1 0 0 in-1.sym
{
T 43600 44500 5 10 0 0 0 0 1
device=INPUT
T 43600 44500 5 10 1 1 0 0 1
refdes=V-
}
C 44100 42900 1 0 0 in-1.sym
{
T 44100 43200 5 10 0 0 0 0 1
device=INPUT
T 44100 43200 5 10 1 1 0 0 1
refdes=Vbias
}
C 54800 47600 1 0 0 out-1.sym
{
T 54800 47900 5 10 0 0 0 0 1
device=OUTPUT
T 54800 47900 5 10 1 1 0 0 1
refdes=Vout
}
C 51400 51100 1 270 0 in-1.sym
{
T 51700 51100 5 10 0 0 270 0 1
device=INPUT
T 51700 51100 5 10 1 1 270 0 1
refdes=Vdd
}
C 53400 46400 1 0 0 asic-nmos-1.sym
{
T 54800 47200 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 54200 47200 5 10 1 1 0 0 1
refdes=M11
T 54200 47000 5 8 1 1 0 0 1
model-name=nmos4
T 54200 46700 5 8 1 0 0 0 1
w=3u
T 54200 46500 5 8 1 0 0 0 1
l=0.8u
}
C 53400 47900 1 0 0 asic-pmos-1.sym
{
T 54800 48700 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 54200 48700 5 10 1 1 0 0 1
refdes=M12
T 54200 48500 5 8 1 1 0 0 1
model-name=pmos4
T 54200 48200 5 8 1 0 0 0 1
w=10u
T 54200 48000 5 8 1 0 0 0 1
l=0.8u
}
N 54000 47900 54000 47400 4
N 53400 48400 53300 48400 4
N 53300 48400 53300 46900 4
N 53300 46900 53400 46900 4
N 54100 48400 54800 48400 4
N 54800 48400 54800 49200 4
N 54800 49200 54000 49200 4
N 54100 46900 54700 46900 4
N 54700 46900 54700 46200 4
N 54700 46200 54000 46200 4
C 48600 45100 1 0 1 asic-nmos-1.sym
{
T 47200 45900 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 47800 45900 5 10 1 1 0 6 1
refdes=M6
T 47800 45700 5 8 1 1 0 6 1
model-name=nmos4
T 47800 45400 5 8 1 0 0 6 1
w=1u
T 47800 45200 5 8 1 0 0 6 1
l=3u
}
C 52100 45100 1 0 1 asic-nmos-1.sym
{
T 50700 45900 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 51300 45900 5 10 1 1 0 6 1
refdes=M8
T 51300 45700 5 8 1 1 0 6 1
model-name=nmos4
T 51300 45400 5 8 1 0 0 6 1
w=1u
T 51300 45200 5 8 1 0 0 6 1
l=3u
}
C 48600 48900 1 0 1 asic-pmos-1.sym
{
T 47200 49700 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 47800 49700 5 10 1 1 0 6 1
refdes=M1
T 47800 49500 5 8 1 1 0 6 1
model-name=pmos4
T 47800 49200 5 8 1 0 0 6 1
w=10u
T 47800 49000 5 8 1 0 0 6 1
l=1u
}
C 52100 48900 1 0 1 asic-pmos-1.sym
{
T 50700 49700 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 51300 49700 5 10 1 1 0 6 1
refdes=M4
T 51300 49500 5 8 1 1 0 6 1
model-name=pmos4
T 51300 49200 5 8 1 0 0 6 1
w=10u
T 51300 49000 5 8 1 0 0 6 1
l=1u
}
