{
  "module_name": "ivpu_hw_40xx_reg.h",
  "hash_id": "927202e26c3005630cd9b2b61b34b77403a9543f5e63fd22dc18fca7ebdad192",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/ivpu/ivpu_hw_40xx_reg.h",
  "human_readable_source": " \n \n\n#ifndef __IVPU_HW_40XX_REG_H__\n#define __IVPU_HW_40XX_REG_H__\n\n#include <linux/bits.h>\n\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT\t\t\t\t0x00000000u\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_FREQ_CHANGE_MASK\t\tBIT_MASK(0)\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_ATS_ERR_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_CFI0_ERR_MASK\t\t\tBIT_MASK(2)\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_CFI1_ERR_MASK\t\t\tBIT_MASK(3)\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_IMR0_ERR_MASK\t\t\tBIT_MASK(4)\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_IMR1_ERR_MASK\t\t\tBIT_MASK(5)\n#define VPU_40XX_BUTTRESS_INTERRUPT_STAT_SURV_ERR_MASK\t\t\tBIT_MASK(6)\n\n#define VPU_40XX_BUTTRESS_LOCAL_INT_MASK\t\t\t\t0x00000004u\n#define VPU_40XX_BUTTRESS_GLOBAL_INT_MASK\t\t\t\t0x00000008u\n\n#define VPU_40XX_BUTTRESS_HM_ATS\t\t\t\t\t0x0000000cu\n\n#define VPU_40XX_BUTTRESS_ATS_ERR_LOG1\t\t\t\t\t0x00000010u\n#define VPU_40XX_BUTTRESS_ATS_ERR_LOG2\t\t\t\t\t0x00000014u\n#define VPU_40XX_BUTTRESS_ATS_ERR_CLEAR\t\t\t\t\t0x00000018u\n\n#define VPU_40XX_BUTTRESS_CFI0_ERR_LOG\t\t\t\t\t0x0000001cu\n#define VPU_40XX_BUTTRESS_CFI0_ERR_CLEAR\t\t\t\t0x00000020u\n\n#define VPU_40XX_BUTTRESS_PORT_ARBITRATION_WEIGHTS_ATS\t\t\t0x00000024u\n\n#define VPU_40XX_BUTTRESS_CFI1_ERR_LOG\t\t\t\t\t0x00000040u\n#define VPU_40XX_BUTTRESS_CFI1_ERR_CLEAR\t\t\t\t0x00000044u\n\n#define VPU_40XX_BUTTRESS_IMR_ERR_CFI0_LOW\t\t\t\t0x00000048u\n#define VPU_40XX_BUTTRESS_IMR_ERR_CFI0_HIGH\t\t\t\t0x0000004cu\n#define VPU_40XX_BUTTRESS_IMR_ERR_CFI0_CLEAR\t\t\t\t0x00000050u\n\n#define VPU_40XX_BUTTRESS_PORT_ARBITRATION_WEIGHTS\t\t\t0x00000054u\n\n#define VPU_40XX_BUTTRESS_IMR_ERR_CFI1_LOW\t\t\t\t0x00000058u\n#define VPU_40XX_BUTTRESS_IMR_ERR_CFI1_HIGH\t\t\t\t0x0000005cu\n#define VPU_40XX_BUTTRESS_IMR_ERR_CFI1_CLEAR\t\t\t\t0x00000060u\n\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0\t\t\t\t0x00000130u\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0_MIN_RATIO_MASK\t\tGENMASK(15, 0)\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD0_MAX_RATIO_MASK\t\tGENMASK(31, 16)\n\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD1\t\t\t\t0x00000134u\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD1_TARGET_RATIO_MASK\t\tGENMASK(15, 0)\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD1_EPP_MASK\t\t\tGENMASK(31, 16)\n\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD2\t\t\t\t0x00000138u\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD2_CONFIG_MASK\t\t\tGENMASK(15, 0)\n#define VPU_40XX_BUTTRESS_WP_REQ_PAYLOAD2_CDYN_MASK\t\t\tGENMASK(31, 16)\n\n#define VPU_40XX_BUTTRESS_WP_REQ_CMD\t\t\t\t\t0x0000013cu\n#define VPU_40XX_BUTTRESS_WP_REQ_CMD_SEND_MASK\t\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_BUTTRESS_PLL_FREQ\t\t\t\t\t0x00000148u\n#define VPU_40XX_BUTTRESS_PLL_FREQ_RATIO_MASK\t\t\t\tGENMASK(15, 0)\n\n#define VPU_40XX_BUTTRESS_TILE_FUSE\t\t\t\t\t0x00000150u\n#define VPU_40XX_BUTTRESS_TILE_FUSE_VALID_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_40XX_BUTTRESS_TILE_FUSE_CONFIG_MASK\t\t\t\tGENMASK(6, 1)\n\n#define VPU_40XX_BUTTRESS_VPU_STATUS\t\t\t\t\t0x00000154u\n#define VPU_40XX_BUTTRESS_VPU_STATUS_READY_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_40XX_BUTTRESS_VPU_STATUS_IDLE_MASK\t\t\t\tBIT_MASK(1)\n#define VPU_40XX_BUTTRESS_VPU_STATUS_DUP_IDLE_MASK\t\t\tBIT_MASK(2)\n#define VPU_40XX_BUTTRESS_VPU_STATUS_CLOCK_RESOURCE_OWN_ACK_MASK\tBIT_MASK(6)\n#define VPU_40XX_BUTTRESS_VPU_STATUS_POWER_RESOURCE_OWN_ACK_MASK\tBIT_MASK(7)\n#define VPU_40XX_BUTTRESS_VPU_STATUS_PERF_CLK_MASK\t\t\tBIT_MASK(11)\n#define VPU_40XX_BUTTRESS_VPU_STATUS_DISABLE_CLK_RELINQUISH_MASK        BIT_MASK(12)\n\n#define VPU_40XX_BUTTRESS_IP_RESET\t\t\t\t\t0x00000160u\n#define VPU_40XX_BUTTRESS_IP_RESET_TRIGGER_MASK\t\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_BUTTRESS_D0I3_CONTROL\t\t\t\t\t0x00000164u\n#define VPU_40XX_BUTTRESS_D0I3_CONTROL_INPROGRESS_MASK\t\t\tBIT_MASK(0)\n#define VPU_40XX_BUTTRESS_D0I3_CONTROL_I3_MASK\t\t\t\tBIT_MASK(2)\n\n#define VPU_40XX_BUTTRESS_VPU_TELEMETRY_OFFSET\t\t\t\t0x00000168u\n#define VPU_40XX_BUTTRESS_VPU_TELEMETRY_SIZE\t\t\t\t0x0000016cu\n#define VPU_40XX_BUTTRESS_VPU_TELEMETRY_ENABLE\t\t\t\t0x00000170u\n\n#define VPU_40XX_BUTTRESS_FMIN_FUSE\t\t\t\t\t0x00000174u\n#define VPU_40XX_BUTTRESS_FMIN_FUSE_MIN_RATIO_MASK\t\t\tGENMASK(7, 0)\n#define VPU_40XX_BUTTRESS_FMIN_FUSE_PN_RATIO_MASK\t\t\tGENMASK(15, 8)\n\n#define VPU_40XX_BUTTRESS_FMAX_FUSE\t\t\t\t\t0x00000178u\n#define VPU_40XX_BUTTRESS_FMAX_FUSE_MAX_RATIO_MASK\t\t\tGENMASK(7, 0)\n\n#define VPU_40XX_HOST_SS_CPR_CLK_EN\t\t\t\t\t0x00000080u\n#define VPU_40XX_HOST_SS_CPR_CLK_EN_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_CPR_CLK_EN_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_40XX_HOST_SS_CPR_CLK_EN_CSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_40XX_HOST_SS_CPR_CLK_SET\t\t\t\t\t0x00000084u\n#define VPU_40XX_HOST_SS_CPR_CLK_SET_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_CPR_CLK_SET_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_40XX_HOST_SS_CPR_CLK_SET_MSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_40XX_HOST_SS_CPR_RST_EN\t\t\t\t\t0x00000090u\n#define VPU_40XX_HOST_SS_CPR_RST_EN_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_CPR_RST_EN_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_40XX_HOST_SS_CPR_RST_EN_CSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_40XX_HOST_SS_CPR_RST_SET\t\t\t\t\t0x00000094u\n#define VPU_40XX_HOST_SS_CPR_RST_SET_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_CPR_RST_SET_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_40XX_HOST_SS_CPR_RST_SET_MSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_40XX_HOST_SS_CPR_RST_CLR\t\t\t\t\t0x00000098u\n#define VPU_40XX_HOST_SS_CPR_RST_CLR_TOP_NOC_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_CPR_RST_CLR_DSS_MAS_MASK\t\t\tBIT_MASK(10)\n#define VPU_40XX_HOST_SS_CPR_RST_CLR_MSS_MAS_MASK\t\t\tBIT_MASK(11)\n\n#define VPU_40XX_HOST_SS_HW_VERSION\t\t\t\t\t0x00000108u\n#define VPU_40XX_HOST_SS_HW_VERSION_SOC_REVISION_MASK\t\t\tGENMASK(7, 0)\n#define VPU_40XX_HOST_SS_HW_VERSION_SOC_NUMBER_MASK\t\t\tGENMASK(15, 8)\n#define VPU_40XX_HOST_SS_HW_VERSION_VPU_GENERATION_MASK\t\t\tGENMASK(23, 16)\n\n#define VPU_40XX_HOST_SS_SW_VERSION\t\t\t\t\t0x0000010cu\n\n#define VPU_40XX_HOST_SS_GEN_CTRL\t\t\t\t\t0x00000118u\n#define VPU_40XX_HOST_SS_GEN_CTRL_PS_MASK\t\t\t\tGENMASK(31, 29)\n\n#define VPU_40XX_HOST_SS_NOC_QREQN\t\t\t\t\t0x00000154u\n#define VPU_40XX_HOST_SS_NOC_QREQN_TOP_SOCMMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_HOST_SS_NOC_QACCEPTN\t\t\t\t\t0x00000158u\n#define VPU_40XX_HOST_SS_NOC_QACCEPTN_TOP_SOCMMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_HOST_SS_NOC_QDENY\t\t\t\t\t0x0000015cu\n#define VPU_40XX_HOST_SS_NOC_QDENY_TOP_SOCMMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_TOP_NOC_QREQN\t\t\t\t\t\t0x00000160u\n#define VPU_40XX_TOP_NOC_QREQN_CPU_CTRL_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_40XX_TOP_NOC_QREQN_HOSTIF_L2CACHE_MASK\t\t\tBIT_MASK(2)\n\n#define VPU_40XX_TOP_NOC_QACCEPTN\t\t\t\t\t0x00000164u\n#define VPU_40XX_TOP_NOC_QACCEPTN_CPU_CTRL_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_40XX_TOP_NOC_QACCEPTN_HOSTIF_L2CACHE_MASK\t\t\tBIT_MASK(2)\n\n#define VPU_40XX_TOP_NOC_QDENY\t\t\t\t\t\t0x00000168u\n#define VPU_40XX_TOP_NOC_QDENY_CPU_CTRL_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_40XX_TOP_NOC_QDENY_HOSTIF_L2CACHE_MASK\t\t\tBIT_MASK(2)\n\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN\t\t\t\t\t0x00000170u\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_CSS_ROM_CMX_MASK\t\t\tBIT_MASK(0)\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_CSS_DBG_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_CSS_CTRL_MASK\t\t\tBIT_MASK(2)\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_DEC400_MASK\t\t\tBIT_MASK(3)\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_MSS_NCE_MASK\t\t\tBIT_MASK(4)\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_MSS_MBI_MASK\t\t\tBIT_MASK(5)\n#define VPU_40XX_HOST_SS_FW_SOC_IRQ_EN_MSS_MBI_CMX_MASK\t\t\tBIT_MASK(6)\n\n#define VPU_40XX_HOST_SS_ICB_STATUS_0\t\t\t\t\t0x00010210u\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_0_INT_MASK\t\t\tBIT_MASK(0)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_1_INT_MASK\t\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_2_INT_MASK\t\t\tBIT_MASK(2)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_TIMER_3_INT_MASK\t\t\tBIT_MASK(3)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_HOST_IPC_FIFO_INT_MASK\t\tBIT_MASK(4)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_0_INT_MASK\t\tBIT_MASK(5)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_1_INT_MASK\t\tBIT_MASK(6)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_MMU_IRQ_2_INT_MASK\t\tBIT_MASK(7)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_NOC_FIREWALL_INT_MASK\t\tBIT_MASK(8)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_CPU_INT_REDIRECT_0_INT_MASK\tBIT_MASK(30)\n#define VPU_40XX_HOST_SS_ICB_STATUS_0_CPU_INT_REDIRECT_1_INT_MASK\tBIT_MASK(31)\n\n#define VPU_40XX_HOST_SS_ICB_STATUS_1\t\t\t\t\t0x00010214u\n#define VPU_40XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_2_INT_MASK\tBIT_MASK(0)\n#define VPU_40XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_3_INT_MASK\tBIT_MASK(1)\n#define VPU_40XX_HOST_SS_ICB_STATUS_1_CPU_INT_REDIRECT_4_INT_MASK\tBIT_MASK(2)\n\n#define VPU_40XX_HOST_SS_ICB_CLEAR_0\t\t\t\t\t0x00010220u\n#define VPU_40XX_HOST_SS_ICB_CLEAR_1\t\t\t\t\t0x00010224u\n#define VPU_40XX_HOST_SS_ICB_ENABLE_0\t\t\t\t\t0x00010240u\n#define VPU_40XX_HOST_SS_ICB_ENABLE_1\t\t\t\t\t0x00010244u\n\n#define VPU_40XX_HOST_SS_TIM_IPC_FIFO_ATM\t\t\t\t0x000200f4u\n\n#define VPU_40XX_HOST_SS_TIM_IPC_FIFO_STAT\t\t\t\t0x000200fcu\n#define VPU_40XX_HOST_SS_TIM_IPC_FIFO_STAT_FILL_LEVEL_MASK\t\tGENMASK(23, 16)\n\n#define VPU_40XX_HOST_SS_AON_PWR_ISO_EN0\t\t\t\t0x00030020u\n#define VPU_40XX_HOST_SS_AON_PWR_ISO_EN0_CSS_CPU_MASK\t\t\tBIT_MASK(3)\n\n#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_EN0\t\t\t\t0x00030024u\n#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_EN0_CSS_CPU_MASK\t\tBIT_MASK(3)\n\n#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0\t\t\t0x00030028u\n#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_TRICKLE_EN0_CSS_CPU_MASK\tBIT_MASK(3)\n\n#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_STATUS0\t\t\t\t0x0003002cu\n#define VPU_40XX_HOST_SS_AON_PWR_ISLAND_STATUS0_CSS_CPU_MASK\t\tBIT_MASK(3)\n\n#define VPU_40XX_HOST_SS_AON_IDLE_GEN\t\t\t\t\t0x00030200u\n#define VPU_40XX_HOST_SS_AON_IDLE_GEN_EN_MASK\t\t\t\tBIT_MASK(0)\n#define VPU_40XX_HOST_SS_AON_IDLE_GEN_HW_PG_EN_MASK\t\t\tBIT_MASK(1)\n\n#define VPU_40XX_HOST_SS_AON_DPU_ACTIVE\t\t\t\t\t0x00030204u\n#define VPU_40XX_HOST_SS_AON_DPU_ACTIVE_DPU_ACTIVE_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO\t\t\t0x00040040u\n#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO_DONE_MASK\t\tBIT_MASK(0)\n#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO_IOSF_RS_ID_MASK\tGENMASK(2, 1)\n#define VPU_40XX_HOST_SS_VERIFICATION_ADDRESS_LO_IMAGE_LOCATION_MASK\tGENMASK(31, 3)\n\n#define VPU_40XX_HOST_SS_WORKPOINT_CONFIG_MIRROR\t\t\t0x00082020u\n#define VPU_40XX_HOST_SS_WORKPOINT_CONFIG_MIRROR_FINAL_PLL_FREQ_MASK\tGENMASK(15, 0)\n#define VPU_40XX_HOST_SS_WORKPOINT_CONFIG_MIRROR_CONFIG_ID_MASK\t\tGENMASK(31, 16)\n\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES\t\t\t\t0x00360000u\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_CACHE_OVERRIDE_EN_MASK\tBIT_MASK(0)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_AWCACHE_OVERRIDE_MASK\tBIT_MASK(1)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_ARCACHE_OVERRIDE_MASK\tBIT_MASK(2)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_SNOOP_OVERRIDE_EN_MASK\tBIT_MASK(3)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_AW_SNOOP_OVERRIDE_MASK\tBIT_MASK(4)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_AR_SNOOP_OVERRIDE_MASK\tBIT_MASK(5)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_PTW_AW_CONTEXT_FLAG_MASK\tGENMASK(10, 6)\n#define VPU_40XX_HOST_IF_TCU_PTW_OVERRIDES_PTW_AR_CONTEXT_FLAG_MASK\tGENMASK(15, 11)\n\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV\t\t\t\t\t0x00360004u\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU0_AWMMUSSIDV_MASK\t\tBIT_MASK(0)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU0_ARMMUSSIDV_MASK\t\tBIT_MASK(1)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU1_AWMMUSSIDV_MASK\t\tBIT_MASK(2)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU1_ARMMUSSIDV_MASK\t\tBIT_MASK(3)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU2_AWMMUSSIDV_MASK\t\tBIT_MASK(4)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU2_ARMMUSSIDV_MASK\t\tBIT_MASK(5)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU3_AWMMUSSIDV_MASK\t\tBIT_MASK(6)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU3_ARMMUSSIDV_MASK\t\tBIT_MASK(7)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU4_AWMMUSSIDV_MASK\t\tBIT_MASK(8)\n#define VPU_40XX_HOST_IF_TBU_MMUSSIDV_TBU4_ARMMUSSIDV_MASK\t\tBIT_MASK(9)\n\n#define VPU_40XX_CPU_SS_DSU_LEON_RT_BASE\t\t\t\t0x04000000u\n#define VPU_40XX_CPU_SS_DSU_LEON_RT_DSU_CTRL\t\t\t\t0x04000000u\n#define VPU_40XX_CPU_SS_DSU_LEON_RT_PC_REG\t\t\t\t0x04400010u\n#define VPU_40XX_CPU_SS_DSU_LEON_RT_NPC_REG\t\t\t\t0x04400014u\n#define VPU_40XX_CPU_SS_DSU_LEON_RT_DSU_TRAP_REG\t\t\t0x04400020u\n\n#define VPU_40XX_CPU_SS_TIM_WATCHDOG\t\t\t\t\t0x0102009cu\n#define VPU_40XX_CPU_SS_TIM_WDOG_EN\t\t\t\t\t0x010200a4u\n#define VPU_40XX_CPU_SS_TIM_SAFE\t\t\t\t\t0x010200a8u\n\n#define VPU_40XX_CPU_SS_TIM_GEN_CONFIG\t\t\t\t\t0x01021008u\n#define VPU_40XX_CPU_SS_TIM_GEN_CONFIG_WDOG_TO_INT_CLR_MASK\t\tBIT_MASK(9)\n\n#define VPU_40XX_CPU_SS_CPR_NOC_QREQN\t\t\t\t\t0x01010030u\n#define VPU_40XX_CPU_SS_CPR_NOC_QREQN_TOP_MMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_CPU_SS_CPR_NOC_QACCEPTN\t\t\t\t0x01010034u\n#define VPU_40XX_CPU_SS_CPR_NOC_QACCEPTN_TOP_MMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_CPU_SS_CPR_NOC_QDENY\t\t\t\t\t0x01010038u\n#define VPU_40XX_CPU_SS_CPR_NOC_QDENY_TOP_MMIO_MASK\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_CPU_SS_TIM_IPC_FIFO\t\t\t\t\t0x010200f0u\n#define VPU_40XX_CPU_SS_TIM_PERF_EXT_FREE_CNT\t\t\t\t0x01029008u\n\n#define VPU_40XX_CPU_SS_DOORBELL_0\t\t\t\t\t0x01300000u\n#define VPU_40XX_CPU_SS_DOORBELL_0_SET_MASK\t\t\t\tBIT_MASK(0)\n\n#define VPU_40XX_CPU_SS_DOORBELL_1\t\t\t\t\t0x01301000u\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}