Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  6 11:04:38 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_tactico_timing_summary_routed.rpt -pb top_tactico_timing_summary_routed.pb -rpx top_tactico_timing_summary_routed.rpx -warn_on_violation
| Design       : top_tactico
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: SD_potente/initial_SD/send_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: SD_potente/initial_SD/slc_mux_sd_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: SD_potente/initial_SD/we_sd_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: SD_potente/spi_SD/registro_control/state_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rgb/digit_select_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: rgb/digit_select_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sensor_luz1/pmodALS/control_pmodALS/selec_out_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sensor_luz1/pmodALS/control_pmodALS/send_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sensor_luz1/pmodALS/control_pmodALS/we_reg_control_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: sensor_luz1/spi_pmodALS/registro_control/state_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8725 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.628        0.000                      0                17482        0.025        0.000                      0                17482        2.633        0.000                       0                  8731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_100Mhz_pi       {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100Mhz_pi                                                                                                                                                         3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         81.628        0.000                      0                17482        0.251        0.000                      0                17482       49.500        0.000                       0                  8727  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       81.644        0.000                      0                17482        0.251        0.000                      0                17482       49.500        0.000                       0                  8727  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         81.628        0.000                      0                17482        0.025        0.000                      0                17482  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       81.628        0.000                      0                17482        0.025        0.000                      0                17482  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100Mhz_pi
  To Clock:  clk_100Mhz_pi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100Mhz_pi
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       81.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.628ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.850ns  (logic 1.959ns (10.975%)  route 15.891ns (89.025%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.489    14.937    sensor_luz1/pmodALS/control_pmodALS/dato_ram[1]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.146    15.083 r  sensor_luz1/pmodALS/control_pmodALS/state[7]_i_2/O
                         net (fo=1, routed)           0.333    15.416    sensor_luz1/pmodALS/module_pmodALS1/D[7]
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.249    97.044    sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         97.044    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 81.628    

Slack (MET) :             82.397ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.410ns  (logic 1.950ns (11.200%)  route 15.460ns (88.800%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.244    14.853    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[2]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.124    14.977 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.977    sensor_luz1/pmodALS/module_pmodALS1/D[0]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.079    97.374    sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.374    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 82.397    

Slack (MET) :             82.401ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 1.971ns (11.525%)  route 15.132ns (88.475%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.183     9.571    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X35Y50         MUXF8 (Prop_muxf8_S_O)       0.273     9.844 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28/O
                         net (fo=1, routed)           1.143    10.987    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.316    11.303 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10/O
                         net (fo=1, routed)           0.000    11.303    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10_n_0
    SLICE_X38Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    11.517 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4/O
                         net (fo=1, routed)           1.126    12.642    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.297    12.939 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_2/O
                         net (fo=2, routed)           1.072    14.011    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[1]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.153    14.164 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.505    14.669    sensor_luz1/pmodALS/module_pmodALS1/D[5]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.223    97.070    sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 82.401    

Slack (MET) :             82.406ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.354ns  (logic 1.950ns (11.237%)  route 15.404ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.187    14.796    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/dato_ram[2]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.920 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000    14.920    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.326    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 82.406    

Slack (MET) :             82.455ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 1.963ns (11.315%)  route 15.386ns (88.685%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.318    14.765    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[1]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.150    14.915 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000    14.915    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.370    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 82.455    

Slack (MET) :             82.473ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.336ns  (logic 1.942ns (11.202%)  route 15.394ns (88.798%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           1.004    14.779    sensor_luz1/pmodALS/control_pmodALS/dato_ram[3]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124    14.903 r  sensor_luz1/pmodALS/control_pmodALS/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.903    sensor_luz1/pmodALS/module_pmodALS1/D[2]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.081    97.376    sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.376    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                 82.473    

Slack (MET) :             82.477ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.282ns  (logic 1.942ns (11.237%)  route 15.340ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           0.950    14.725    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[3]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.849 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000    14.849    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.326    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                 82.477    

Slack (MET) :             82.861ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        16.943ns  (logic 1.976ns (11.663%)  route 14.967ns (88.337%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.186    14.356    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[4]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.153    14.509 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000    14.509    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.370    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 82.861    

Slack (MET) :             83.026ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 1.973ns (11.729%)  route 14.848ns (88.271%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.068    14.237    sensor_luz1/pmodALS/control_pmodALS/dato_ram[4]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.150    14.387 r  sensor_luz1/pmodALS/control_pmodALS/state[3]_i_2/O
                         net (fo=1, routed)           0.000    14.387    sensor_luz1/pmodALS/module_pmodALS1/D[3]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.118    97.413    sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.413    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                 83.026    

Slack (MET) :             83.033ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 1.967ns (11.728%)  route 14.804ns (88.272%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.722    10.110    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X36Y60         MUXF8 (Prop_muxf8_S_O)       0.273    10.383 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26/O
                         net (fo=1, routed)           0.763    11.146    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.316    11.462 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9/O
                         net (fo=1, routed)           0.000    11.462    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    11.700 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4/O
                         net (fo=1, routed)           1.174    12.875    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.298    13.173 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_2/O
                         net (fo=2, routed)           1.041    14.214    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[0]
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.338 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_1/O
                         net (fo=1, routed)           0.000    14.338    sensor_luz1/pmodALS/module_pmodALS1/D[4]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077    97.370    sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 83.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/Q
                         net (fo=2, routed)           0.156    -0.262    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]
    SLICE_X57Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2_n_0
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.820    -0.332    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                         clock pessimism             -0.227    -0.559    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.091    -0.468    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.549    -0.563    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.242    SD_potente/spi_SD/master_race_spi/control_spi/addr2[2]
    SLICE_X51Y122        LUT5 (Prop_lut5_I1_O)        0.042    -0.200 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0_n_0
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.816    -0.336    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/C
                         clock pessimism             -0.227    -0.563    
    SLICE_X51Y122        FDRE (Hold_fdre_C_D)         0.107    -0.456    SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.554    -0.558    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.236    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[0]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.043    -0.193 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/p_1_in[3]
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.822    -0.330    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.558    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.107    -0.451    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.552    -0.560    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.210    SD_potente/spi_SD/master_race_spi/control_spi/rx[0]
    SLICE_X54Y117        LUT5 (Prop_lut5_I3_O)        0.043    -0.167 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[1]
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.819    -0.332    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.131    -0.429    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.209    SD_potente/spi_SD/master_race_spi/control_spi/rx[2]
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.043    -0.166 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[3]
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.821    -0.331    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.559    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.131    -0.428    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.560    -0.552    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.243    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X63Y110        LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_0[0]
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.831    -0.321    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091    -0.461    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/c1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/c1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  maquina_microprogramada/micro/c1_reg/Q
                         net (fo=2, routed)           0.175    -0.215    maquina_microprogramada/maquina_micro/c1
    SLICE_X66Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/c1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/c1_reg_0
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.827    -0.325    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X66Y77         FDRE (Hold_fdre_C_D)         0.120    -0.434    maquina_microprogramada/micro/c1_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.390 f  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.215    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.828    -0.324    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.230    -0.554    
    SLICE_X66Y78         FDRE (Hold_fdre_C_D)         0.120    -0.434    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 envio_pulso_send/guardar_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/guardar_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.564    -0.548    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  envio_pulso_send/guardar_reg/Q
                         net (fo=4, routed)           0.177    -0.207    envio_pulso_send/guardar_pulso
    SLICE_X66Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  envio_pulso_send/guardar_i_1/O
                         net (fo=1, routed)           0.000    -0.162    envio_pulso_send/guardar_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.834    -0.318    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
                         clock pessimism             -0.230    -0.548    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.120    -0.428    envio_pulso_send/guardar_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/en_initial_sd_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/en_initial_sd_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.556    -0.556    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  maquina_microprogramada/micro/en_initial_sd_reg/Q
                         net (fo=10, routed)          0.177    -0.215    maquina_microprogramada/maquina_micro/en_initial_sd
    SLICE_X56Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/en_initial_sd_i_1/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/en_initial_sd_reg_0
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.824    -0.328    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
                         clock pessimism             -0.228    -0.556    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.120    -0.436    maquina_microprogramada/micro/en_initial_sd_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X58Y118   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X58Y117   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][7]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X63Y133   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[69][7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X63Y133   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[69][7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X67Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[14][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X67Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[14][5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X67Y50    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[14][7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y61    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[249][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X58Y118   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X58Y117   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X58Y117   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100Mhz_pi }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       81.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.644ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.850ns  (logic 1.959ns (10.975%)  route 15.891ns (89.025%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.489    14.937    sensor_luz1/pmodALS/control_pmodALS/dato_ram[1]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.146    15.083 r  sensor_luz1/pmodALS/control_pmodALS/state[7]_i_2/O
                         net (fo=1, routed)           0.333    15.416    sensor_luz1/pmodALS/module_pmodALS1/D[7]
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.211    97.309    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.249    97.060    sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         97.060    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 81.644    

Slack (MET) :             82.413ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.410ns  (logic 1.950ns (11.200%)  route 15.460ns (88.800%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.244    14.853    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[2]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.124    14.977 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.977    sensor_luz1/pmodALS/module_pmodALS1/D[0]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.079    97.390    sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.390    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 82.413    

Slack (MET) :             82.417ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 1.971ns (11.525%)  route 15.132ns (88.475%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.183     9.571    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X35Y50         MUXF8 (Prop_muxf8_S_O)       0.273     9.844 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28/O
                         net (fo=1, routed)           1.143    10.987    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.316    11.303 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10/O
                         net (fo=1, routed)           0.000    11.303    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10_n_0
    SLICE_X38Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    11.517 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4/O
                         net (fo=1, routed)           1.126    12.642    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.297    12.939 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_2/O
                         net (fo=2, routed)           1.072    14.011    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[1]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.153    14.164 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.505    14.669    sensor_luz1/pmodALS/module_pmodALS1/D[5]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.211    97.309    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.223    97.086    sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.086    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 82.417    

Slack (MET) :             82.422ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.354ns  (logic 1.950ns (11.237%)  route 15.404ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.187    14.796    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/dato_ram[2]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.920 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000    14.920    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.342    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.342    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 82.422    

Slack (MET) :             82.471ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 1.963ns (11.315%)  route 15.386ns (88.685%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.318    14.765    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[1]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.150    14.915 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000    14.915    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.386    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.386    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 82.471    

Slack (MET) :             82.489ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.336ns  (logic 1.942ns (11.202%)  route 15.394ns (88.798%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           1.004    14.779    sensor_luz1/pmodALS/control_pmodALS/dato_ram[3]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124    14.903 r  sensor_luz1/pmodALS/control_pmodALS/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.903    sensor_luz1/pmodALS/module_pmodALS1/D[2]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.081    97.392    sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.392    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                 82.489    

Slack (MET) :             82.493ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.282ns  (logic 1.942ns (11.237%)  route 15.340ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           0.950    14.725    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[3]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.849 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000    14.849    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.342    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.342    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                 82.493    

Slack (MET) :             82.877ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        16.943ns  (logic 1.976ns (11.663%)  route 14.967ns (88.337%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.186    14.356    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[4]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.153    14.509 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000    14.509    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.386    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.386    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 82.877    

Slack (MET) :             83.042ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 1.973ns (11.729%)  route 14.848ns (88.271%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.068    14.237    sensor_luz1/pmodALS/control_pmodALS/dato_ram[4]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.150    14.387 r  sensor_luz1/pmodALS/control_pmodALS/state[3]_i_2/O
                         net (fo=1, routed)           0.000    14.387    sensor_luz1/pmodALS/module_pmodALS1/D[3]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.211    97.311    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.118    97.429    sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.429    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                 83.042    

Slack (MET) :             83.048ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 1.967ns (11.728%)  route 14.804ns (88.272%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.722    10.110    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X36Y60         MUXF8 (Prop_muxf8_S_O)       0.273    10.383 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26/O
                         net (fo=1, routed)           0.763    11.146    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.316    11.462 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9/O
                         net (fo=1, routed)           0.000    11.462    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    11.700 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4/O
                         net (fo=1, routed)           1.174    12.875    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.298    13.173 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_2/O
                         net (fo=2, routed)           1.041    14.214    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[0]
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.338 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_1/O
                         net (fo=1, routed)           0.000    14.338    sensor_luz1/pmodALS/module_pmodALS1/D[4]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.211    97.309    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077    97.386    sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]
  -------------------------------------------------------------------
                         required time                         97.386    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 83.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/Q
                         net (fo=2, routed)           0.156    -0.262    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]
    SLICE_X57Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2_n_0
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.820    -0.332    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                         clock pessimism             -0.227    -0.559    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.091    -0.468    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.549    -0.563    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.242    SD_potente/spi_SD/master_race_spi/control_spi/addr2[2]
    SLICE_X51Y122        LUT5 (Prop_lut5_I1_O)        0.042    -0.200 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0_n_0
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.816    -0.336    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/C
                         clock pessimism             -0.227    -0.563    
    SLICE_X51Y122        FDRE (Hold_fdre_C_D)         0.107    -0.456    SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.554    -0.558    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.236    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[0]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.043    -0.193 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/p_1_in[3]
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.822    -0.330    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.558    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.107    -0.451    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.552    -0.560    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.210    SD_potente/spi_SD/master_race_spi/control_spi/rx[0]
    SLICE_X54Y117        LUT5 (Prop_lut5_I3_O)        0.043    -0.167 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[1]
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.819    -0.332    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.228    -0.560    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.131    -0.429    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.209    SD_potente/spi_SD/master_race_spi/control_spi/rx[2]
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.043    -0.166 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[3]
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.821    -0.331    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.559    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.131    -0.428    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.560    -0.552    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.243    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X63Y110        LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_0[0]
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.831    -0.321    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091    -0.461    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/c1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/c1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  maquina_microprogramada/micro/c1_reg/Q
                         net (fo=2, routed)           0.175    -0.215    maquina_microprogramada/maquina_micro/c1
    SLICE_X66Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/c1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/c1_reg_0
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.827    -0.325    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
                         clock pessimism             -0.229    -0.554    
    SLICE_X66Y77         FDRE (Hold_fdre_C_D)         0.120    -0.434    maquina_microprogramada/micro/c1_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.390 f  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.215    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.828    -0.324    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.230    -0.554    
    SLICE_X66Y78         FDRE (Hold_fdre_C_D)         0.120    -0.434    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 envio_pulso_send/guardar_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/guardar_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.564    -0.548    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  envio_pulso_send/guardar_reg/Q
                         net (fo=4, routed)           0.177    -0.207    envio_pulso_send/guardar_pulso
    SLICE_X66Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  envio_pulso_send/guardar_i_1/O
                         net (fo=1, routed)           0.000    -0.162    envio_pulso_send/guardar_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.834    -0.318    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
                         clock pessimism             -0.230    -0.548    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.120    -0.428    envio_pulso_send/guardar_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/en_initial_sd_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/en_initial_sd_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.556    -0.556    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  maquina_microprogramada/micro/en_initial_sd_reg/Q
                         net (fo=10, routed)          0.177    -0.215    maquina_microprogramada/maquina_micro/en_initial_sd
    SLICE_X56Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/en_initial_sd_i_1/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/en_initial_sd_reg_0
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.824    -0.328    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
                         clock pessimism             -0.228    -0.556    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.120    -0.436    maquina_microprogramada/micro/en_initial_sd_reg
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X58Y118   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][4]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][5]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X58Y117   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][6]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][7]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X63Y133   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[69][7]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X63Y133   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[69][7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X67Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[14][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X67Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[14][5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X67Y50    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[14][7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X30Y61    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[249][3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X69Y51    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/memoria_reg[6][7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X58Y118   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X58Y117   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X58Y117   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X60Y121   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[14][7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X38Y109   SD_potente/spi_SD/memoria_ram/memoria_1/memoria_reg[150][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       81.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.628ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.850ns  (logic 1.959ns (10.975%)  route 15.891ns (89.025%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.489    14.937    sensor_luz1/pmodALS/control_pmodALS/dato_ram[1]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.146    15.083 r  sensor_luz1/pmodALS/control_pmodALS/state[7]_i_2/O
                         net (fo=1, routed)           0.333    15.416    sensor_luz1/pmodALS/module_pmodALS1/D[7]
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.249    97.044    sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         97.044    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 81.628    

Slack (MET) :             82.397ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.410ns  (logic 1.950ns (11.200%)  route 15.460ns (88.800%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.244    14.853    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[2]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.124    14.977 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.977    sensor_luz1/pmodALS/module_pmodALS1/D[0]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.079    97.374    sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.374    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 82.397    

Slack (MET) :             82.401ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 1.971ns (11.525%)  route 15.132ns (88.475%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.183     9.571    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X35Y50         MUXF8 (Prop_muxf8_S_O)       0.273     9.844 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28/O
                         net (fo=1, routed)           1.143    10.987    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.316    11.303 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10/O
                         net (fo=1, routed)           0.000    11.303    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10_n_0
    SLICE_X38Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    11.517 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4/O
                         net (fo=1, routed)           1.126    12.642    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.297    12.939 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_2/O
                         net (fo=2, routed)           1.072    14.011    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[1]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.153    14.164 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.505    14.669    sensor_luz1/pmodALS/module_pmodALS1/D[5]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.223    97.070    sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 82.401    

Slack (MET) :             82.406ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.354ns  (logic 1.950ns (11.237%)  route 15.404ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.187    14.796    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/dato_ram[2]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.920 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000    14.920    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.326    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 82.406    

Slack (MET) :             82.455ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 1.963ns (11.315%)  route 15.386ns (88.685%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.318    14.765    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[1]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.150    14.915 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000    14.915    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.370    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 82.455    

Slack (MET) :             82.473ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.336ns  (logic 1.942ns (11.202%)  route 15.394ns (88.798%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           1.004    14.779    sensor_luz1/pmodALS/control_pmodALS/dato_ram[3]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124    14.903 r  sensor_luz1/pmodALS/control_pmodALS/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.903    sensor_luz1/pmodALS/module_pmodALS1/D[2]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.081    97.376    sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.376    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                 82.473    

Slack (MET) :             82.477ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        17.282ns  (logic 1.942ns (11.237%)  route 15.340ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           0.950    14.725    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[3]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.849 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000    14.849    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.326    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                 82.477    

Slack (MET) :             82.861ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        16.943ns  (logic 1.976ns (11.663%)  route 14.967ns (88.337%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.186    14.356    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[4]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.153    14.509 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000    14.509    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.370    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 82.861    

Slack (MET) :             83.026ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 1.973ns (11.729%)  route 14.848ns (88.271%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.068    14.237    sensor_luz1/pmodALS/control_pmodALS/dato_ram[4]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.150    14.387 r  sensor_luz1/pmodALS/control_pmodALS/state[3]_i_2/O
                         net (fo=1, routed)           0.000    14.387    sensor_luz1/pmodALS/module_pmodALS1/D[3]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.118    97.413    sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.413    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                 83.026    

Slack (MET) :             83.033ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 1.967ns (11.728%)  route 14.804ns (88.272%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.722    10.110    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X36Y60         MUXF8 (Prop_muxf8_S_O)       0.273    10.383 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26/O
                         net (fo=1, routed)           0.763    11.146    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.316    11.462 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9/O
                         net (fo=1, routed)           0.000    11.462    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    11.700 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4/O
                         net (fo=1, routed)           1.174    12.875    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.298    13.173 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_2/O
                         net (fo=2, routed)           1.041    14.214    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[0]
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.338 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_1/O
                         net (fo=1, routed)           0.000    14.338    sensor_luz1/pmodALS/module_pmodALS1/D[4]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077    97.370    sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 83.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/Q
                         net (fo=2, routed)           0.156    -0.262    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]
    SLICE_X57Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2_n_0
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.820    -0.332    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                         clock pessimism             -0.227    -0.559    
                         clock uncertainty            0.226    -0.333    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.091    -0.242    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.549    -0.563    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.242    SD_potente/spi_SD/master_race_spi/control_spi/addr2[2]
    SLICE_X51Y122        LUT5 (Prop_lut5_I1_O)        0.042    -0.200 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0_n_0
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.816    -0.336    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/C
                         clock pessimism             -0.227    -0.563    
                         clock uncertainty            0.226    -0.337    
    SLICE_X51Y122        FDRE (Hold_fdre_C_D)         0.107    -0.230    SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.554    -0.558    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.236    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[0]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.043    -0.193 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/p_1_in[3]
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.822    -0.330    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.558    
                         clock uncertainty            0.226    -0.332    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.107    -0.225    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.552    -0.560    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.210    SD_potente/spi_SD/master_race_spi/control_spi/rx[0]
    SLICE_X54Y117        LUT5 (Prop_lut5_I3_O)        0.043    -0.167 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[1]
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.819    -0.332    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.226    -0.334    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.131    -0.203    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.209    SD_potente/spi_SD/master_race_spi/control_spi/rx[2]
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.043    -0.166 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[3]
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.821    -0.331    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.559    
                         clock uncertainty            0.226    -0.333    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.131    -0.202    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.560    -0.552    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.243    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X63Y110        LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_0[0]
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.831    -0.321    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                         clock pessimism             -0.231    -0.552    
                         clock uncertainty            0.226    -0.326    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091    -0.235    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/c1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/c1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  maquina_microprogramada/micro/c1_reg/Q
                         net (fo=2, routed)           0.175    -0.215    maquina_microprogramada/maquina_micro/c1
    SLICE_X66Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/c1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/c1_reg_0
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.827    -0.325    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.226    -0.328    
    SLICE_X66Y77         FDRE (Hold_fdre_C_D)         0.120    -0.208    maquina_microprogramada/micro/c1_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.390 f  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.215    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.828    -0.324    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.230    -0.554    
                         clock uncertainty            0.226    -0.328    
    SLICE_X66Y78         FDRE (Hold_fdre_C_D)         0.120    -0.208    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 envio_pulso_send/guardar_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/guardar_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.564    -0.548    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  envio_pulso_send/guardar_reg/Q
                         net (fo=4, routed)           0.177    -0.207    envio_pulso_send/guardar_pulso
    SLICE_X66Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  envio_pulso_send/guardar_i_1/O
                         net (fo=1, routed)           0.000    -0.162    envio_pulso_send/guardar_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.834    -0.318    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
                         clock pessimism             -0.230    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.120    -0.202    envio_pulso_send/guardar_reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/en_initial_sd_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/en_initial_sd_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.556    -0.556    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  maquina_microprogramada/micro/en_initial_sd_reg/Q
                         net (fo=10, routed)          0.177    -0.215    maquina_microprogramada/maquina_micro/en_initial_sd
    SLICE_X56Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/en_initial_sd_i_1/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/en_initial_sd_reg_0
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.824    -0.328    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
                         clock pessimism             -0.228    -0.556    
                         clock uncertainty            0.226    -0.330    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.120    -0.210    maquina_microprogramada/micro/en_initial_sd_reg
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.040    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       81.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.628ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.850ns  (logic 1.959ns (10.975%)  route 15.891ns (89.025%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.489    14.937    sensor_luz1/pmodALS/control_pmodALS/dato_ram[1]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.146    15.083 r  sensor_luz1/pmodALS/control_pmodALS/state[7]_i_2/O
                         net (fo=1, routed)           0.333    15.416    sensor_luz1/pmodALS/module_pmodALS1/D[7]
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y74         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y74         FDRE (Setup_fdre_C_D)       -0.249    97.044    sensor_luz1/pmodALS/module_pmodALS1/state_reg[7]
  -------------------------------------------------------------------
                         required time                         97.044    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 81.628    

Slack (MET) :             82.397ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.410ns  (logic 1.950ns (11.200%)  route 15.460ns (88.800%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.244    14.853    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[2]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.124    14.977 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.977    sensor_luz1/pmodALS/module_pmodALS1/D[0]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.079    97.374    sensor_luz1/pmodALS/module_pmodALS1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         97.374    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                 82.397    

Slack (MET) :             82.401ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.103ns  (logic 1.971ns (11.525%)  route 15.132ns (88.475%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.183     9.571    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X35Y50         MUXF8 (Prop_muxf8_S_O)       0.273     9.844 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28/O
                         net (fo=1, routed)           1.143    10.987    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_28_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.316    11.303 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10/O
                         net (fo=1, routed)           0.000    11.303    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_10_n_0
    SLICE_X38Y54         MUXF7 (Prop_muxf7_I1_O)      0.214    11.517 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4/O
                         net (fo=1, routed)           1.126    12.642    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[5]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.297    12.939 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_2/O
                         net (fo=2, routed)           1.072    14.011    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[1]
    SLICE_X54Y73         LUT3 (Prop_lut3_I0_O)        0.153    14.164 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[5]_i_1/O
                         net (fo=1, routed)           0.505    14.669    sensor_luz1/pmodALS/module_pmodALS1/D[5]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)       -0.223    97.070    sensor_luz1/pmodALS/module_pmodALS1/state_reg[5]
  -------------------------------------------------------------------
                         required time                         97.070    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 82.401    

Slack (MET) :             82.406ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.354ns  (logic 1.950ns (11.237%)  route 15.404ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.058    10.446    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X30Y65         MUXF8 (Prop_muxf8_S_O)       0.283    10.729 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41/O
                         net (fo=1, routed)           1.158    11.887    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_41_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I3_O)        0.319    12.206 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13/O
                         net (fo=1, routed)           0.000    12.206    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_13_n_0
    SLICE_X42Y70         MUXF7 (Prop_muxf7_I0_O)      0.209    12.415 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6/O
                         net (fo=1, routed)           0.897    13.312    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[0]_i_6_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I5_O)        0.297    13.609 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[0]_i_2/O
                         net (fo=2, routed)           1.187    14.796    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/dato_ram[2]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.920 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1/O
                         net (fo=1, routed)           0.000    14.920    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[4]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.326    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[4]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -14.920    
  -------------------------------------------------------------------
                         slack                                 82.406    

Slack (MET) :             82.455ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.349ns  (logic 1.963ns (11.315%)  route 15.386ns (88.685%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.892    10.280    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y58         MUXF8 (Prop_muxf8_S_O)       0.273    10.553 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25/O
                         net (fo=1, routed)           0.962    11.515    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_25_n_0
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.316    11.831 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11/O
                         net (fo=1, routed)           0.000    11.831    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_11_n_0
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I0_O)      0.209    12.040 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5/O
                         net (fo=1, routed)           1.111    13.150    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[7]_i_5_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.297    13.447 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[7]_i_3/O
                         net (fo=2, routed)           1.318    14.765    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[1]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.150    14.915 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1/O
                         net (fo=1, routed)           0.000    14.915    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[3]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.370    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[3]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 82.455    

Slack (MET) :             82.473ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.336ns  (logic 1.942ns (11.202%)  route 15.394ns (88.798%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           1.004    14.779    sensor_luz1/pmodALS/control_pmodALS/dato_ram[3]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.124    14.903 r  sensor_luz1/pmodALS/control_pmodALS/state[2]_i_1/O
                         net (fo=1, routed)           0.000    14.903    sensor_luz1/pmodALS/module_pmodALS1/D[2]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.081    97.376    sensor_luz1/pmodALS/module_pmodALS1/state_reg[2]
  -------------------------------------------------------------------
                         required time                         97.376    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                 82.473    

Slack (MET) :             82.477ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        17.282ns  (logic 1.942ns (11.237%)  route 15.340ns (88.763%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        11.313    10.700    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X45Y59         MUXF8 (Prop_muxf8_S_O)       0.273    10.973 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23/O
                         net (fo=1, routed)           1.001    11.974    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_23_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.316    12.290 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9/O
                         net (fo=1, routed)           0.000    12.290    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_9_n_0
    SLICE_X40Y55         MUXF7 (Prop_muxf7_I0_O)      0.212    12.502 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4/O
                         net (fo=1, routed)           0.973    13.476    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[2]_i_4_n_0
    SLICE_X54Y59         LUT6 (Prop_lut6_I1_O)        0.299    13.775 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[2]_i_2/O
                         net (fo=2, routed)           0.950    14.725    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[3]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.124    14.849 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1/O
                         net (fo=1, routed)           0.000    14.849    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[6]_i_1_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.031    97.326    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[6]
  -------------------------------------------------------------------
                         required time                         97.326    
                         arrival time                         -14.849    
  -------------------------------------------------------------------
                         slack                                 82.477    

Slack (MET) :             82.861ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        16.943ns  (logic 1.976ns (11.663%)  route 14.967ns (88.337%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.186    14.356    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]_0[4]
    SLICE_X53Y73         LUT3 (Prop_lut3_I1_O)        0.153    14.509 r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2/O
                         net (fo=1, routed)           0.000    14.509    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi[7]_i_2_n_0
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/CLK_10MHZ
    SLICE_X53Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X53Y73         FDRE (Setup_fdre_C_D)        0.075    97.370    sensor_luz1/spi_pmodALS/master_race_spi/reg_mosi/reg_shift_mosi_reg[7]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.509    
  -------------------------------------------------------------------
                         slack                                 82.861    

Slack (MET) :             83.026ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        16.821ns  (logic 1.973ns (11.729%)  route 14.848ns (88.271%))
  Logic Levels:           6  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.049ns = ( 97.951 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.179     9.567    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X32Y49         MUXF8 (Prop_muxf8_S_O)       0.273     9.840 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29/O
                         net (fo=1, routed)           1.015    10.854    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_29_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I1_O)        0.316    11.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11/O
                         net (fo=1, routed)           0.000    11.170    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_11_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I1_O)      0.217    11.387 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5/O
                         net (fo=1, routed)           1.483    12.871    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[3]_i_5_n_0
    SLICE_X53Y60         LUT6 (Prop_lut6_I1_O)        0.299    13.170 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[3]_i_3/O
                         net (fo=2, routed)           1.068    14.237    sensor_luz1/pmodALS/control_pmodALS/dato_ram[4]
    SLICE_X54Y73         LUT2 (Prop_lut2_I1_O)        0.150    14.387 r  sensor_luz1/pmodALS/control_pmodALS/state[3]_i_2/O
                         net (fo=1, routed)           0.000    14.387    sensor_luz1/pmodALS/module_pmodALS1/D[3]
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.489    97.951    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y73         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]/C
                         clock pessimism             -0.430    97.521    
                         clock uncertainty           -0.226    97.295    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.118    97.413    sensor_luz1/pmodALS/module_pmodALS1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         97.413    
                         arrival time                         -14.387    
  -------------------------------------------------------------------
                         slack                                 83.026    

Slack (MET) :             83.033ns  (required time - arrival time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        16.771ns  (logic 1.967ns (11.728%)  route 14.804ns (88.272%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.051ns = ( 97.949 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.613    -2.434    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X59Y72         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.419    -2.015 f  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2_reg[3]/Q
                         net (fo=5, routed)           1.103    -0.911    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/addr2[3]
    SLICE_X58Y73         LUT2 (Prop_lut2_I0_O)        0.299    -0.612 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/memoria[2][7]_i_6/O
                         net (fo=704, routed)        10.722    10.110    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_13_0
    SLICE_X36Y60         MUXF8 (Prop_muxf8_S_O)       0.273    10.383 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26/O
                         net (fo=1, routed)           0.763    11.146    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_26_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.316    11.462 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9/O
                         net (fo=1, routed)           0.000    11.462    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_9_n_0
    SLICE_X41Y53         MUXF7 (Prop_muxf7_I0_O)      0.238    11.700 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4/O
                         net (fo=1, routed)           1.174    12.875    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state_reg[4]_i_4_n_0
    SLICE_X53Y58         LUT6 (Prop_lut6_I1_O)        0.298    13.173 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_2/O
                         net (fo=2, routed)           1.041    14.214    sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/dato_ram[0]
    SLICE_X54Y75         LUT3 (Prop_lut3_I0_O)        0.124    14.338 r  sensor_luz1/spi_pmodALS/memoria_ram/memoria_1/state[4]_i_1/O
                         net (fo=1, routed)           0.000    14.338    sensor_luz1/pmodALS/module_pmodALS1/D[4]
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        1.487    97.949    sensor_luz1/pmodALS/module_pmodALS1/CLK_10MHZ
    SLICE_X54Y75         FDRE                                         r  sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]/C
                         clock pessimism             -0.430    97.519    
                         clock uncertainty           -0.226    97.293    
    SLICE_X54Y75         FDRE (Setup_fdre_C_D)        0.077    97.370    sensor_luz1/pmodALS/module_pmodALS1/state_reg[4]
  -------------------------------------------------------------------
                         required time                         97.370    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                 83.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/Q
                         net (fo=2, routed)           0.156    -0.262    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]
    SLICE_X57Y73         LUT5 (Prop_lut5_I3_O)        0.045    -0.217 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador[3]_i_2_n_0
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.820    -0.332    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X57Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]/C
                         clock pessimism             -0.227    -0.559    
                         clock uncertainty            0.226    -0.333    
    SLICE_X57Y73         FDRE (Hold_fdre_C_D)         0.091    -0.242    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/contador_reg[3]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.336ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.549    -0.563    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[2]/Q
                         net (fo=6, routed)           0.180    -0.242    SD_potente/spi_SD/master_race_spi/control_spi/addr2[2]
    SLICE_X51Y122        LUT5 (Prop_lut5_I1_O)        0.042    -0.200 r  SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.200    SD_potente/spi_SD/master_race_spi/control_spi/addr2[3]_i_1__0_n_0
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.816    -0.336    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X51Y122        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]/C
                         clock pessimism             -0.227    -0.563    
                         clock uncertainty            0.226    -0.337    
    SLICE_X51Y122        FDRE (Hold_fdre_C_D)         0.107    -0.230    SD_potente/spi_SD/master_race_spi/control_spi/addr2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.355%)  route 0.181ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.330ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.554    -0.558    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.236    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[0]
    SLICE_X61Y73         LUT5 (Prop_lut5_I3_O)        0.043    -0.193 r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/p_1_in[3]
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.822    -0.330    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X61Y73         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.558    
                         clock uncertainty            0.226    -0.332    
    SLICE_X61Y73         FDRE (Hold_fdre_C_D)         0.107    -0.225    sensor_luz1/spi_pmodALS/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.653%)  route 0.186ns (47.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.552    -0.560    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[0]/Q
                         net (fo=8, routed)           0.186    -0.210    SD_potente/spi_SD/master_race_spi/control_spi/rx[0]
    SLICE_X54Y117        LUT5 (Prop_lut5_I3_O)        0.043    -0.167 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[1]
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.819    -0.332    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y117        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]/C
                         clock pessimism             -0.228    -0.560    
                         clock uncertainty            0.226    -0.334    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.131    -0.203    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.331ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.553    -0.559    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[2]/Q
                         net (fo=6, routed)           0.186    -0.209    SD_potente/spi_SD/master_race_spi/control_spi/rx[2]
    SLICE_X54Y116        LUT5 (Prop_lut5_I1_O)        0.043    -0.166 r  SD_potente/spi_SD/master_race_spi/control_spi/rx[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    SD_potente/spi_SD/master_race_spi/control_spi/p_1_in[3]
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.821    -0.331    SD_potente/spi_SD/master_race_spi/control_spi/CLK_10MHZ
    SLICE_X54Y116        FDRE                                         r  SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]/C
                         clock pessimism             -0.228    -0.559    
                         clock uncertainty            0.226    -0.333    
    SLICE_X54Y116        FDRE (Hold_fdre_C_D)         0.131    -0.202    SD_potente/spi_SD/master_race_spi/control_spi/rx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.560    -0.552    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.411 f  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/Q
                         net (fo=4, routed)           0.168    -0.243    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]
    SLICE_X63Y110        LUT2 (Prop_lut2_I1_O)        0.045    -0.198 r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.198    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_0[0]
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.831    -0.321    SD_potente/spi_SD/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X63Y110        FDRE                                         r  SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]/C
                         clock pessimism             -0.231    -0.552    
                         clock uncertainty            0.226    -0.326    
    SLICE_X63Y110        FDRE (Hold_fdre_C_D)         0.091    -0.235    SD_potente/spi_SD/master_race_spi/clk_divider_spi/cntr_flankn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/c1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/c1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  maquina_microprogramada/micro/c1_reg/Q
                         net (fo=2, routed)           0.175    -0.215    maquina_microprogramada/maquina_micro/c1
    SLICE_X66Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/c1_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/c1_reg_0
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.827    -0.325    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X66Y77         FDRE                                         r  maquina_microprogramada/micro/c1_reg/C
                         clock pessimism             -0.229    -0.554    
                         clock uncertainty            0.226    -0.328    
    SLICE_X66Y77         FDRE (Hold_fdre_C_D)         0.120    -0.208    maquina_microprogramada/micro/c1_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.558    -0.554    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.390 f  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.215    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]
    SLICE_X66Y78         LUT2 (Prop_lut2_I1_O)        0.045    -0.170 r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_1[0]
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.828    -0.324    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/CLK_10MHZ
    SLICE_X66Y78         FDRE                                         r  sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]/C
                         clock pessimism             -0.230    -0.554    
                         clock uncertainty            0.226    -0.328    
    SLICE_X66Y78         FDRE (Hold_fdre_C_D)         0.120    -0.208    sensor_luz1/spi_pmodALS/master_race_spi/clk_divider_spi/cntr_flankp_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 envio_pulso_send/guardar_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            envio_pulso_send/guardar_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.564    -0.548    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  envio_pulso_send/guardar_reg/Q
                         net (fo=4, routed)           0.177    -0.207    envio_pulso_send/guardar_pulso
    SLICE_X66Y84         LUT5 (Prop_lut5_I4_O)        0.045    -0.162 r  envio_pulso_send/guardar_i_1/O
                         net (fo=1, routed)           0.000    -0.162    envio_pulso_send/guardar_i_1_n_0
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.834    -0.318    envio_pulso_send/CLK_10MHZ
    SLICE_X66Y84         FDRE                                         r  envio_pulso_send/guardar_reg/C
                         clock pessimism             -0.230    -0.548    
                         clock uncertainty            0.226    -0.322    
    SLICE_X66Y84         FDRE (Hold_fdre_C_D)         0.120    -0.202    envio_pulso_send/guardar_reg
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 maquina_microprogramada/micro/en_initial_sd_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            maquina_microprogramada/micro/en_initial_sd_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.556    -0.556    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  maquina_microprogramada/micro/en_initial_sd_reg/Q
                         net (fo=10, routed)          0.177    -0.215    maquina_microprogramada/maquina_micro/en_initial_sd
    SLICE_X56Y79         LUT5 (Prop_lut5_I4_O)        0.045    -0.170 r  maquina_microprogramada/maquina_micro/en_initial_sd_i_1/O
                         net (fo=1, routed)           0.000    -0.170    maquina_microprogramada/micro/en_initial_sd_reg_0
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100Mhz_pi (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=8725, routed)        0.824    -0.328    maquina_microprogramada/micro/CLK_10MHZ
    SLICE_X56Y79         FDRE                                         r  maquina_microprogramada/micro/en_initial_sd_reg/C
                         clock pessimism             -0.228    -0.556    
                         clock uncertainty            0.226    -0.330    
    SLICE_X56Y79         FDRE (Hold_fdre_C_D)         0.120    -0.210    maquina_microprogramada/micro/en_initial_sd_reg
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.040    





