Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Jul 15 11:17:02 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_cdc -file reports/cdc.rpt
| Design       : fpgaTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

CDC Report

Severity  Source Clock   Destination Clock                                                                                                                                          CDC Type      Exceptions               Endpoints  Safe  Unsafe  Unknown  No ASYNC_REG  
--------  -------------  ---------------------------------------------------------------------------------------------------------------------------------------------------------  ------------  -----------------------  ---------  ----  ------  -------  ------------  
Critical  clk_out3_mmcm  clk_div2_bufg_in                                                                                                                                           User Ignored  False Path                       1     0       1        0             1  
Critical  clk_out3_mmcm  clk_pll_i                                                                                                                                                  Safely Timed  Max Delay Datapath Only         25    14       1       10             1  
Critical  clk_out3_mmcm  mmcm_ps_clk_bufg_in                                                                                                                                        User Ignored  False Path                       1     0       1        0             1  
Warning   clk_out3_mmcm  clk_out2_mmcm                                                                                                                                              User Ignored  False Path                       1     1       0        0             1  
Info      clk_pll_i      clk_out2_mmcm                                                                                                                                              Safely Timed  Max Delay Datapath Only          1     1       0        0             0  
Info      clk_pll_i      clk_out3_mmcm                                                                                                                                              Safely Timed  None                           103   103       0        0             0  
Info      clk_out2_mmcm  clk_pll_i                                                                                                                                                  Safely Timed  None                            12    12       0        0             0  
Info      mem_refclk     clk_pll_i                                                                                                                                                  User Ignored  False Path                       2     2       0        0             0  
Info      sync_pulse     mem_refclk                                                                                                                                                 Safely Timed  None                             1     1       0        0             0  
Info      oserdes_clk    oserdes_clkdiv                                                                                                                                             Safely Timed  None                            12    12       0        0             0  
Info      oserdes_clk_1  oserdes_clkdiv_1                                                                                                                                           Safely Timed  None                            13    13       0        0             0  
Info      oserdes_clk_2  oserdes_clkdiv_2                                                                                                                                           Safely Timed  None                            15    15       0        0             0  
Info      oserdes_clk_3  oserdes_clkdiv_3                                                                                                                                           Safely Timed  None                            15    15       0        0             0  
Info      clk_pll_i      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  Safely Timed  None                             8     8       0        0             0  
Info      clk_pll_i      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  Safely Timed  None                             8     8       0        0             0  

