# Multiplication of two arbirtary bit binary numbers by repeated addition  

This system utilizes the fundamental definition of multiplication which esentially is repeated addition.  


## Algorithm  
![dq](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Multiplier/imgs/Algorithm.png)  

## Control path
![sd](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Multiplier/imgs/ControlPath.png)  

## Data flow  
![sd](https://github.com/AbhijitBaral/VerilogDigitalDesigns/blob/main/Multiplier/imgs/DataFlow.png)
