top: fm_3d_core

include_all_verilog_files: True
clocks:
  - name: clk_i
    period:  14.000