# compile vhdl design source files
vhdl xil_defaultlib  "../../../../vhdl/conv_pkg.vhd"
vhdl xil_defaultlib  "../../../../vhdl/single_reg_w_init.vhd"
vhdl xil_defaultlib  "../../../../vhdl/srl17e.vhd"
vhdl xbip_utils_v3_0_5  "../../../xsim_proj.ip_user_files/ipstatic/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0_1  "../../../xsim_proj.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0_vh_rfs.vhd"
vhdl c_reg_fd_v12_0_1  "../../../xsim_proj.ip_user_files/ipstatic/c_reg_fd_v12_0_1/hdl/c_reg_fd_v12_0.vhd"
vhdl xbip_dsp48_wrapper_v3_0_4  "../../../xsim_proj.ip_user_files/ipstatic/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd"
vhdl xbip_pipe_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_dsp48_addsub_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_dsp48_addsub_v3_0_1/hdl/xbip_dsp48_addsub_v3_0.vhd"
vhdl xbip_addsub_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0_vh_rfs.vhd"
vhdl xbip_addsub_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_addsub_v3_0_1/hdl/xbip_addsub_v3_0.vhd"
vhdl c_addsub_v12_0_8  "../../../xsim_proj.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0_vh_rfs.vhd"
vhdl c_addsub_v12_0_8  "../../../xsim_proj.ip_user_files/ipstatic/c_addsub_v12_0_8/hdl/c_addsub_v12_0.vhd"
vhdl c_gate_bit_v12_0_1  "../../../xsim_proj.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd"
vhdl c_gate_bit_v12_0_1  "../../../xsim_proj.ip_user_files/ipstatic/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0.vhd"
vhdl xbip_counter_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd"
vhdl xbip_counter_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0.vhd"
vhdl c_counter_binary_v12_0_8  "../../../xsim_proj.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd"
vhdl c_counter_binary_v12_0_8  "../../../xsim_proj.ip_user_files/ipstatic/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd"
vhdl xil_defaultlib  "../../../../build-ip/xc7k410tffg900-2/channelizer_c_counter_binary_v12_0_i0/sim/channelizer_c_counter_binary_v12_0_i0.vhd"
vhdl xil_defaultlib  "../../../../build-ip/xc7k410tffg900-2/channelizer_c_counter_binary_v12_0_i1/sim/channelizer_c_counter_binary_v12_0_i1.vhd"
vhdl axi_utils_v2_0_1  "../../../xsim_proj.ip_user_files/ipstatic/axi_utils_v2_0_1/hdl/axi_utils_v2_0_vh_rfs.vhd"
vhdl fir_compiler_v7_2_5  "../../../xsim_proj.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2_vh_rfs.vhd"
vhdl fir_compiler_v7_2_5  "../../../xsim_proj.ip_user_files/ipstatic/fir_compiler_v7_2_5/hdl/fir_compiler_v7_2.vhd"
vhdl xil_defaultlib  "../../../../build-ip/xc7k410tffg900-2/channelizer_fir_compiler_v7_2_i0/sim/channelizer_fir_compiler_v7_2_i0.vhd"
vhdl c_mux_bit_v12_0_1  "../../../xsim_proj.ip_user_files/ipstatic/c_mux_bit_v12_0_1/hdl/c_mux_bit_v12_0_vh_rfs.vhd"
vhdl c_mux_bit_v12_0_1  "../../../xsim_proj.ip_user_files/ipstatic/c_mux_bit_v12_0_1/hdl/c_mux_bit_v12_0.vhd"
vhdl c_shift_ram_v12_0_8  "../../../xsim_proj.ip_user_files/ipstatic/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0_vh_rfs.vhd"
vhdl c_shift_ram_v12_0_8  "../../../xsim_proj.ip_user_files/ipstatic/c_shift_ram_v12_0_8/hdl/c_shift_ram_v12_0.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0_vh_rfs.vhd"
vhdl xbip_bram18k_v3_0_1  "../../../xsim_proj.ip_user_files/ipstatic/xbip_bram18k_v3_0_1/hdl/xbip_bram18k_v3_0.vhd"
vhdl mult_gen_v12_0_10  "../../../xsim_proj.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0_vh_rfs.vhd"
vhdl mult_gen_v12_0_10  "../../../xsim_proj.ip_user_files/ipstatic/mult_gen_v12_0_10/hdl/mult_gen_v12_0.vhd"
vhdl cmpy_v6_0_10  "../../../xsim_proj.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0_vh_rfs.vhd"
vhdl cmpy_v6_0_10  "../../../xsim_proj.ip_user_files/ipstatic/cmpy_v6_0_10/hdl/cmpy_v6_0.vhd"
vhdl floating_point_v7_0_11  "../../../xsim_proj.ip_user_files/ipstatic/floating_point_v7_0_11/hdl/floating_point_v7_0_vh_rfs.vhd"
vhdl xfft_v9_0_9  "../../../xsim_proj.ip_user_files/ipstatic/xfft_v9_0_9/hdl/xfft_v9_0_vh_rfs.vhd"
vhdl xfft_v9_0_9  "../../../xsim_proj.ip_user_files/ipstatic/xfft_v9_0_9/hdl/xfft_v9_0.vhd"
vhdl xil_defaultlib  "../../../../build-ip/xc7k410tffg900-2/channelizer_xfft_v9_0_i0/sim/channelizer_xfft_v9_0_i0.vhd"
vhdl xil_defaultlib  "../../../../vhdl/synth_reg.vhd"
vhdl xil_defaultlib  "../../../../vhdl/synth_reg_reg.vhd"
vhdl xil_defaultlib  "../../../../vhdl/synth_reg_w_init.vhd"
vhdl xil_defaultlib  "../../../../vhdl/channelizer_entity_declarations.vhd"
vhdl xil_defaultlib  "../../../../vhdl/xlclockdriver_rd.vhd"
vhdl xil_defaultlib  "../../../../vhdl/channelizer.vhd"

# Do not sort compile order
nosort
