src/macsim.cc:149: (I=0  C=0):  initialize knobs
number of cores8
src/macsim.cc:395: (I=0  C=0):  initialize simulation
src/memory.cc:1330: (I=0  C=0):  Memory system(no_cache) has been initialized.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_DRAM_SIZE_PER_CONTROLLER" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_NUM_STREAMS" not found. unable to set value.
error: in fn int confio_t::applyConfiguration(attr_value_t*) in ../common/ioutil/confio.C:470: error: "g_PF_TRAIN" not found. unable to set value.
Ruby Timing Mode
Creating event queue...
Creating event queue done
Creating system...
  Processors: 8
CONTROL_MESSAGE_SIZE=8
DATA_MESSAGE_SIZE=32
Creating system done
Ruby initialization complete

================ Begin System Configuration Print ================

Ruby Configuration
------------------
protocol: Fusion
compiled_at: 19:31:35, Nov 22 2014
RUBY_DEBUG: false
hostname: cs-amoeba-n4
g_RANDOM_SEED: 1
g_YAO_DRIVER: 2
g_DEADLOCK_THRESHOLD: 500000
RANDOMIZATION: false
g_SYNTHETIC_DRIVER: false
g_DETERMINISTIC_DRIVER: false
g_FILTERING_ENABLED: false
g_DISTRIBUTED_PERSISTENT_ENABLED: true
g_DYNAMIC_TIMEOUT_ENABLED: true
g_RETRY_THRESHOLD: 1
g_FIXED_TIMEOUT_LATENCY: 300
g_trace_warmup_length: 1000000
g_bash_bandwidth_adaptive_threshold: 0.75
g_tester_length: 0
g_synthetic_locks: 2048
g_deterministic_addrs: 1
g_SpecifiedGenerator: DetermInvGenerator
g_callback_counter: 0
g_NUM_COMPLETIONS_BEFORE_PASS: 0
g_NUM_SMT_THREADS: 1
g_think_time: 5
g_hold_time: 5
g_wait_time: 5
PROTOCOL_DEBUG_TRACE: true
DEBUG_FILTER_STRING: lq
DEBUG_VERBOSITY_STRING: high
DEBUG_START_TIME: 1
DEBUG_OUTPUT_FILENAME: /dev/null
SIMICS_RUBY_MULTIPLIER: 4
OPAL_RUBY_MULTIPLIER: 1
TRANSACTION_TRACE_ENABLED: true
USER_MODE_DATA_ONLY: false
PROFILE_HOT_LINES: false
PROFILE_ALL_INSTRUCTIONS: false
PRINT_INSTRUCTION_TRACE: false
g_DEBUG_CYCLE: 0
BLOCK_STC: false
PERFECT_MEMORY_SYSTEM: false
PERFECT_MEMORY_SYSTEM_LATENCY: 0
DATA_BLOCK: false
REMOVE_SINGLE_CYCLE_DCACHE_FAST_PATH: true
g_SIMICS: false
L1_CACHE_ASSOC: 8
L1_CACHE_NUM_SETS_BITS: 8
L2_CACHE_ASSOC: 16
L2_CACHE_NUM_SETS_BITS: 14
L2_DIRECTORY_ASSOC: 8
L2_DIRECTORY_NUM_SETS_BITS: 9
L1T_CACHE_NUM_SETS_BITS: 2
L1T_CACHE_ASSOC: 32
L2T_CACHE_NUM_SETS_BITS: 16
L2T_CACHE_ASSOC: 32
g_MEMORY_SIZE_BYTES: 281474976710656
g_DATA_BLOCK_BYTES: 32
g_PAGE_SIZE_BYTES: 4096
g_REPLACEMENT_POLICY: LRU
g_DATA_MESSAGE_SIZE: 32
g_NUM_PROCESSORS: 8
g_NUM_L2_BANKS: 4
g_NUM_MEMORIES: 4
g_PROCS_PER_CHIP: 8
g_PROC_NUM_ACC: 2
g_DMA_PROC: 1
g_NUM_ACCS: 8
g_ACCS_PER_CHIP: 8
g_NUM_L2T_BANKS: 4
g_NUM_CHIPS: 1
g_NUM_CHIP_BITS: 0
g_MEMORY_SIZE_BITS: 48
g_DATA_BLOCK_BITS: 5
g_PAGE_SIZE_BITS: 12
g_NUM_PROCESSORS_BITS: 3
g_PROCS_PER_CHIP_BITS: 3
g_NUM_L2_BANKS_BITS: 2
g_NUM_L2_BANKS_PER_CHIP_BITS: 2
g_NUM_L2_BANKS_PER_CHIP: 4
g_NUM_MEMORIES_BITS: 2
g_NUM_MEMORIES_PER_CHIP: 4
g_MEMORY_MODULE_BITS: 41
g_MEMORY_MODULE_BLOCKS: 2199023255552
g_NUM_ACCS_BITS: 3
g_ACCS_PER_CHIP_BITS: 3
g_NUM_L2T_BANKS_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP_BITS: 2
g_NUM_L2T_BANKS_PER_CHIP: 4
MAP_L2BANKS_TO_LOWEST_BITS: false
L1_to_L2_MSG_LATENCY: 2
L1_to_L2_DATA_LATENCY: 2
L2_to_L1_MSG_LATENCY: 2
L2_to_L1_DATA_LATENCY: 8
L2T_to_L1T_DATA_LATENCY: 4
L2_to_MEM_MSG_LATENCY: 100
L2_to_MEM_DATA_LATENCY: 100
MEM_to_L2_MSG_LATENCY: 200
MEM_to_L2_DATA_LATENCY: 200
DIRECTORY_CACHE_LATENCY: 6
NULL_LATENCY: 1
ISSUE_LATENCY: 2
CACHE_RESPONSE_LATENCY: 12
L2_RESPONSE_LATENCY: 6
L2_TAG_LATENCY: 6
L1_RESPONSE_LATENCY: 3
MEMORY_RESPONSE_LATENCY_MINUS_2: 1
DIRECTORY_LATENCY: 80
NETWORK_LINK_LATENCY: 1
COPY_HEAD_LATENCY: 4
ON_CHIP_LINK_LATENCY: 1
RECYCLE_LATENCY: 10
L2_RECYCLE_LATENCY: 5
TIMER_LATENCY: 10000
TBE_RESPONSE_LATENCY: 1
PERIODIC_TIMER_WAKEUPS: true
PROFILE_EXCEPTIONS: false
PROFILE_XACT: true
PROFILE_NONXACT: false
XACT_DEBUG: true
XACT_DEBUG_LEVEL: 1
XACT_MEMORY: false
XACT_ENABLE_TOURMALINE: false
XACT_NUM_CURRENT: 0
XACT_LAST_UPDATE: 0
XACT_ISOLATION_CHECK: false
PERFECT_FILTER: true
READ_WRITE_FILTER: Perfect_
PERFECT_VIRTUAL_FILTER: true
VIRTUAL_READ_WRITE_FILTER: Perfect_
PERFECT_SUMMARY_FILTER: true
SUMMARY_READ_WRITE_FILTER: Perfect_
XACT_EAGER_CD: true
XACT_LAZY_VM: false
XACT_CONFLICT_RES: BASE
XACT_VISUALIZER: false
XACT_COMMIT_TOKEN_LATENCY: 0
XACT_NO_BACKOFF: false
XACT_LOG_BUFFER_SIZE: 0
XACT_STORE_PREDICTOR_HISTORY: 256
XACT_STORE_PREDICTOR_ENTRIES: 256
XACT_STORE_PREDICTOR_THRESHOLD: 4
XACT_FIRST_ACCESS_COST: 0
XACT_FIRST_PAGE_ACCESS_COST: 0
ENABLE_MAGIC_WAITING: false
ENABLE_WATCHPOINT: false
XACT_ENABLE_VIRTUALIZATION_LOGTM_SE: false
ATMTP_ENABLED: false
ATMTP_ABORT_ON_NON_XACT_INST: false
ATMTP_ALLOW_SAVE_RESTORE_IN_XACT: false
ATMTP_XACT_MAX_STORES: 32
ATMTP_DEBUG_LEVEL: 0
L1_REQUEST_LATENCY: 2
L2_REQUEST_LATENCY: 4
SINGLE_ACCESS_L2_BANKS: true
SEQUENCER_TO_CONTROLLER_LATENCY: 4
L1CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
L2CACHE_TRANSITIONS_PER_RUBY_CYCLE: 32
DIRECTORY_TRANSITIONS_PER_RUBY_CYCLE: 32
g_SEQUENCER_OUTSTANDING_REQUESTS: 256
NUMBER_OF_TBES: 128
NUMBER_OF_L1_TBES: 128
NUMBER_OF_L2_TBES: 256
FINITE_BUFFERING: false
FINITE_BUFFER_SIZE: 3
PROCESSOR_BUFFER_SIZE: 10
PROTOCOL_BUFFER_SIZE: 32
TSO: false
g_NETWORK_TOPOLOGY: ACC_NETWORK
g_CACHE_DESIGN: FUSION
g_endpoint_bandwidth: 10000
g_adaptive_routing: false
NUMBER_OF_VIRTUAL_NETWORKS: 8
FAN_OUT_DEGREE: 4
g_PRINT_TOPOLOGY: true
g_PROCS_PER_CLUSTER: 4
XACT_LENGTH: 0
XACT_SIZE: 0
ABORT_RETRY_TIME: 0
g_GARNET_NETWORK: true
g_DETAIL_NETWORK: true
g_NETWORK_TESTING: false
g_FLIT_SIZE: 8
g_NUM_PIPE_STAGES: 4
g_VCS_PER_CLASS: 4
g_BUFFER_SIZE: 4
MEM_BUS_CYCLE_MULTIPLIER: 10
BANKS_PER_RANK: 8
RANKS_PER_DIMM: 2
DIMMS_PER_CHANNEL: 2
BANK_BIT_0: 8
RANK_BIT_0: 11
DIMM_BIT_0: 12
BANK_QUEUE_SIZE: 12
BANK_BUSY_TIME: 11
RANK_RANK_DELAY: 1
READ_WRITE_DELAY: 2
BASIC_BUS_BUSY_TIME: 2
MEM_CTL_LATENCY: 12
REFRESH_PERIOD: 1560
TFAW: 0
MEM_RANDOM_ARBITRATE: 0
MEM_FIXED_DELAY: 0
g_GMEM_SKIP_L1D: false
WRITES_STALL_AT_MSHR: true
CL_FIXED_LEASE: 1000
CL_PREDICTOR_TYPE: 0
CL_PREDICTOR_TYPE_FIXED: 0
CL_PREDICTOR_TYPE_GLOBAL: 1
CL_PREDICTOR_TYPE_PERL2: 2
CL_PREDICTOR_TYPE_PCFIXED: 3
CL_PREDICTOR_TYPE_PCADAPTIVE: 4
CL_PREDICTOR_TYPE_ADDRFIXED: 5
CL_PREDICTOR_TYPE_ORACLE: 6
CL_PREDICTOR_TYPE_PCSAMPLER: 7
CL_PRED_GLOBAL_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_GLOBAL_L2EVICT_PENALTY: 0
CL_PRED_GLOBAL_EXPIREHIT_CREDIT: 0
CL_PRED_PERL2_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PERL2_L2EVICT_PENALTY: 0
CL_PRED_PERL2_EXPIREHIT_CREDIT: 0
CL_PRED_PCADAPTIVE_WRITEUNEXPIRED_PENALTY: 0
CL_PRED_PCADAPTIVE_L2EVICT_PENALTY: 0
CL_PRED_PCADAPTIVE_EXPIREHIT_CREDIT: 0
CL_PRED_PCFIXED_INFILE: DUMMY
CL_PRED_ADDRFIXED_INFILE: DUMMY
LIFETIME_PROFILER_PERPC_OUTMODE: 0
LIFETIME_PROFILER_PERPC_OUTFILE: DUMMY
LIFETIME_PROFILER_PERADDR_OUTMODE: 0
LIFETIME_PROFILER_PERADDR_OUTFILE: DUMMY
LIFETIMETRACE_ENABLED: false
LIFETIMETRACE_OUTFILE: DUMMY
BENCHMARK_CONTAINS_MEMBAR: false

Chip Config
-----------
Total_Chips: 1

L1TCache_mandatoryQueue numberPerChip: 8

L1TCache_sequencerT numberPerChip: 8
SequencerT: SequencerT - SC
  max_outstanding_requests: 256

L1TCache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1TCache_L1DcacheMemory numberPerChip: 8
Cache config: L1TCache_0_L1D
  cache_associativity: 32
  num_cache_sets_bits: 2
  num_cache_sets: 4
  cache_set_size_bytes: 128
  cache_set_size_Kbytes: 0.125
  cache_set_size_Mbytes: 0.00012207
  cache_size_bytes: 4096
  cache_size_Kbytes: 4
  cache_size_Mbytes: 0.00390625

L2TCache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2TCache_L2cacheMemory numberPerChip: 4
Cache config: L2TCache_0
  cache_associativity: 32
  num_cache_sets_bits: 16
  num_cache_sets: 65536
  cache_set_size_bytes: 2097152
  cache_set_size_Kbytes: 2048
  cache_set_size_Mbytes: 2
  cache_size_bytes: 67108864
  cache_size_Kbytes: 65536
  cache_size_Mbytes: 64

L2TCache_L2ExpireTriggerQueue numberPerChip: 4

L2Cache_L2_TBEs numberPerChip: 4
TBEs_per_TBETable: 128

L2Cache_L2cacheMemory numberPerChip: 4
Cache config: L2Cache_0
  cache_associativity: 16
  num_cache_sets_bits: 14
  num_cache_sets: 16384
  cache_set_size_bytes: 524288
  cache_set_size_Kbytes: 512
  cache_set_size_Mbytes: 0.5
  cache_size_bytes: 8388608
  cache_size_Kbytes: 8192
  cache_size_Mbytes: 8

L1Cache_L1_TBEs numberPerChip: 8
TBEs_per_TBETable: 128

L1Cache_L1IcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1I
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_L1DcacheMemory numberPerChip: 8
Cache config: L1Cache_0_L1D
  cache_associativity: 8
  num_cache_sets_bits: 8
  num_cache_sets: 256
  cache_set_size_bytes: 8192
  cache_set_size_Kbytes: 8
  cache_set_size_Mbytes: 0.0078125
  cache_size_bytes: 65536
  cache_size_Kbytes: 64
  cache_size_Mbytes: 0.0625

L1Cache_mandatoryQueue numberPerChip: 8

L1Cache_sequencer numberPerChip: 8
sequencer: Sequencer - SC
  max_outstanding_requests: 256

Directory_directory numberPerChip: 4
Memory config:
  memory_bits: 48
  memory_size_bytes: 281474976710656
  memory_size_Kbytes: 2.74878e+11
  memory_size_Mbytes: 2.68435e+08
  memory_size_Gbytes: 262144
  module_bits: 41
  module_size_lines: 2199023255552
  module_size_bytes: 70368744177664
  module_size_Kbytes: 6.87195e+10
  module_size_Mbytes: 6.71089e+07


Network Configuration
---------------------
network: GarnetNetwork_d
topology: ACC_NETWORK

virtual_net_0: active, unordered
virtual_net_1: active, unordered
virtual_net_2: active, unordered
virtual_net_3: active, unordered
virtual_net_4: active, unordered
virtual_net_5: active, ordered
virtual_net_6: active, ordered
virtual_net_7: inactive

[Network Interface 0] - [inLink 53] - [outLink 0]
[Network Interface 1] - [inLink 54] - [outLink 1]
[Network Interface 2] - [inLink 55] - [outLink 2]
[Network Interface 3] - [inLink 56] - [outLink 3]
[Network Interface 4] - [inLink 57] - [outLink 4]
[Network Interface 5] - [inLink 58] - [outLink 5]
[Network Interface 6] - [inLink 59] - [outLink 6]
[Network Interface 7] - [inLink 60] - [outLink 7]
[Network Interface 8] - [inLink 61] - [outLink 8]
[Network Interface 9] - [inLink 62] - [outLink 9]
[Network Interface 10] - [inLink 63] - [outLink 10]
[Network Interface 11] - [inLink 64] - [outLink 11]
[Network Interface 12] - [inLink 28] - [outLink 12]
[Network Interface 13] - [inLink 33] - [outLink 13]
[Network Interface 14] - [inLink 38] - [outLink 14]
[Network Interface 15] - [inLink 43] - [outLink 15]
[Network Interface 16] - [inLink 29] - [outLink 16]
[Network Interface 17] - [inLink 34] - [outLink 17]
[Network Interface 18] - [inLink 39] - [outLink 18]
[Network Interface 19] - [inLink 44] - [outLink 19]
[Network Interface 20] - [inLink 30] - [outLink 20]
[Network Interface 21] - [inLink 35] - [outLink 21]
[Network Interface 22] - [inLink 40] - [outLink 22]
[Network Interface 23] - [inLink 45] - [outLink 23]
[Network Interface 24] - [inLink 31] - [outLink 24]
[Network Interface 25] - [inLink 36] - [outLink 25]
[Network Interface 26] - [inLink 41] - [outLink 26]
[Network Interface 27] - [inLink 46] - [outLink 27]
[Router 0] :: 
[inLink - 12 - 16 - 20 - 24 - 48 - ]
[outLink - 28 - 29 - 30 - 31 - 32 - ]
[Router 1] :: 
[inLink - 13 - 17 - 21 - 25 - 49 - ]
[outLink - 33 - 34 - 35 - 36 - 37 - ]
[Router 2] :: 
[inLink - 14 - 18 - 22 - 26 - 50 - ]
[outLink - 38 - 39 - 40 - 41 - 42 - ]
[Router 3] :: 
[inLink - 15 - 19 - 23 - 27 - 51 - ]
[outLink - 43 - 44 - 45 - 46 - 47 - ]
[Router 4] :: 
[inLink - 32 - 37 - 42 - 47 - 65 - ]
[outLink - 48 - 49 - 50 - 51 - 52 - ]
[Router 5] :: 
[inLink - 0 - 1 - 2 - 3 - 4 - 5 - 6 - 7 - 8 - 9 - 10 - 11 - 52 - ]
[outLink - 53 - 54 - 55 - 56 - 57 - 58 - 59 - 60 - 61 - 62 - 63 - 64 - 65 - ]
--- Begin Topology Print ---

Topology print ONLY indicates the _NETWORK_ latency between two machines
It does NOT include the latency within the machines

L1TCache-0 Network Latencies
  L1TCache-0 -> L1TCache-1 net_lat: 3
  L1TCache-0 -> L1TCache-2 net_lat: 3
  L1TCache-0 -> L1TCache-3 net_lat: 3
  L1TCache-0 -> L1TCache-4 net_lat: 3
  L1TCache-0 -> L1TCache-5 net_lat: 3
  L1TCache-0 -> L1TCache-6 net_lat: 3
  L1TCache-0 -> L1TCache-7 net_lat: 3
  L1TCache-0 -> L2TCache-0 net_lat: 3
  L1TCache-0 -> L2TCache-1 net_lat: 3
  L1TCache-0 -> L2TCache-2 net_lat: 3
  L1TCache-0 -> L2TCache-3 net_lat: 3
  L1TCache-0 -> L2Cache-0 net_lat: 18
  L1TCache-0 -> L2Cache-1 net_lat: 18
  L1TCache-0 -> L2Cache-2 net_lat: 18
  L1TCache-0 -> L2Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-0 net_lat: 18
  L1TCache-0 -> L1Cache-1 net_lat: 16
  L1TCache-0 -> L1Cache-2 net_lat: 18
  L1TCache-0 -> L1Cache-3 net_lat: 18
  L1TCache-0 -> L1Cache-4 net_lat: 18
  L1TCache-0 -> L1Cache-5 net_lat: 18
  L1TCache-0 -> L1Cache-6 net_lat: 18
  L1TCache-0 -> L1Cache-7 net_lat: 18
  L1TCache-0 -> Directory-0 net_lat: 16
  L1TCache-0 -> Directory-1 net_lat: 16
  L1TCache-0 -> Directory-2 net_lat: 16
  L1TCache-0 -> Directory-3 net_lat: 16

L1TCache-1 Network Latencies
  L1TCache-1 -> L1TCache-0 net_lat: 3
  L1TCache-1 -> L1TCache-2 net_lat: 3
  L1TCache-1 -> L1TCache-3 net_lat: 3
  L1TCache-1 -> L1TCache-4 net_lat: 3
  L1TCache-1 -> L1TCache-5 net_lat: 3
  L1TCache-1 -> L1TCache-6 net_lat: 3
  L1TCache-1 -> L1TCache-7 net_lat: 3
  L1TCache-1 -> L2TCache-0 net_lat: 3
  L1TCache-1 -> L2TCache-1 net_lat: 3
  L1TCache-1 -> L2TCache-2 net_lat: 3
  L1TCache-1 -> L2TCache-3 net_lat: 3
  L1TCache-1 -> L2Cache-0 net_lat: 18
  L1TCache-1 -> L2Cache-1 net_lat: 18
  L1TCache-1 -> L2Cache-2 net_lat: 18
  L1TCache-1 -> L2Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-0 net_lat: 18
  L1TCache-1 -> L1Cache-1 net_lat: 16
  L1TCache-1 -> L1Cache-2 net_lat: 18
  L1TCache-1 -> L1Cache-3 net_lat: 18
  L1TCache-1 -> L1Cache-4 net_lat: 18
  L1TCache-1 -> L1Cache-5 net_lat: 18
  L1TCache-1 -> L1Cache-6 net_lat: 18
  L1TCache-1 -> L1Cache-7 net_lat: 18
  L1TCache-1 -> Directory-0 net_lat: 16
  L1TCache-1 -> Directory-1 net_lat: 16
  L1TCache-1 -> Directory-2 net_lat: 16
  L1TCache-1 -> Directory-3 net_lat: 16

L1TCache-2 Network Latencies
  L1TCache-2 -> L1TCache-0 net_lat: 3
  L1TCache-2 -> L1TCache-1 net_lat: 3
  L1TCache-2 -> L1TCache-3 net_lat: 3
  L1TCache-2 -> L1TCache-4 net_lat: 3
  L1TCache-2 -> L1TCache-5 net_lat: 3
  L1TCache-2 -> L1TCache-6 net_lat: 3
  L1TCache-2 -> L1TCache-7 net_lat: 3
  L1TCache-2 -> L2TCache-0 net_lat: 3
  L1TCache-2 -> L2TCache-1 net_lat: 3
  L1TCache-2 -> L2TCache-2 net_lat: 3
  L1TCache-2 -> L2TCache-3 net_lat: 3
  L1TCache-2 -> L2Cache-0 net_lat: 18
  L1TCache-2 -> L2Cache-1 net_lat: 18
  L1TCache-2 -> L2Cache-2 net_lat: 18
  L1TCache-2 -> L2Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-0 net_lat: 18
  L1TCache-2 -> L1Cache-1 net_lat: 16
  L1TCache-2 -> L1Cache-2 net_lat: 18
  L1TCache-2 -> L1Cache-3 net_lat: 18
  L1TCache-2 -> L1Cache-4 net_lat: 18
  L1TCache-2 -> L1Cache-5 net_lat: 18
  L1TCache-2 -> L1Cache-6 net_lat: 18
  L1TCache-2 -> L1Cache-7 net_lat: 18
  L1TCache-2 -> Directory-0 net_lat: 16
  L1TCache-2 -> Directory-1 net_lat: 16
  L1TCache-2 -> Directory-2 net_lat: 16
  L1TCache-2 -> Directory-3 net_lat: 16

L1TCache-3 Network Latencies
  L1TCache-3 -> L1TCache-0 net_lat: 3
  L1TCache-3 -> L1TCache-1 net_lat: 3
  L1TCache-3 -> L1TCache-2 net_lat: 3
  L1TCache-3 -> L1TCache-4 net_lat: 3
  L1TCache-3 -> L1TCache-5 net_lat: 3
  L1TCache-3 -> L1TCache-6 net_lat: 3
  L1TCache-3 -> L1TCache-7 net_lat: 3
  L1TCache-3 -> L2TCache-0 net_lat: 3
  L1TCache-3 -> L2TCache-1 net_lat: 3
  L1TCache-3 -> L2TCache-2 net_lat: 3
  L1TCache-3 -> L2TCache-3 net_lat: 3
  L1TCache-3 -> L2Cache-0 net_lat: 18
  L1TCache-3 -> L2Cache-1 net_lat: 18
  L1TCache-3 -> L2Cache-2 net_lat: 18
  L1TCache-3 -> L2Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-0 net_lat: 18
  L1TCache-3 -> L1Cache-1 net_lat: 16
  L1TCache-3 -> L1Cache-2 net_lat: 18
  L1TCache-3 -> L1Cache-3 net_lat: 18
  L1TCache-3 -> L1Cache-4 net_lat: 18
  L1TCache-3 -> L1Cache-5 net_lat: 18
  L1TCache-3 -> L1Cache-6 net_lat: 18
  L1TCache-3 -> L1Cache-7 net_lat: 18
  L1TCache-3 -> Directory-0 net_lat: 16
  L1TCache-3 -> Directory-1 net_lat: 16
  L1TCache-3 -> Directory-2 net_lat: 16
  L1TCache-3 -> Directory-3 net_lat: 16

L1TCache-4 Network Latencies
  L1TCache-4 -> L1TCache-0 net_lat: 3
  L1TCache-4 -> L1TCache-1 net_lat: 3
  L1TCache-4 -> L1TCache-2 net_lat: 3
  L1TCache-4 -> L1TCache-3 net_lat: 3
  L1TCache-4 -> L1TCache-5 net_lat: 3
  L1TCache-4 -> L1TCache-6 net_lat: 3
  L1TCache-4 -> L1TCache-7 net_lat: 3
  L1TCache-4 -> L2TCache-0 net_lat: 3
  L1TCache-4 -> L2TCache-1 net_lat: 3
  L1TCache-4 -> L2TCache-2 net_lat: 3
  L1TCache-4 -> L2TCache-3 net_lat: 3
  L1TCache-4 -> L2Cache-0 net_lat: 18
  L1TCache-4 -> L2Cache-1 net_lat: 18
  L1TCache-4 -> L2Cache-2 net_lat: 18
  L1TCache-4 -> L2Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-0 net_lat: 18
  L1TCache-4 -> L1Cache-1 net_lat: 16
  L1TCache-4 -> L1Cache-2 net_lat: 18
  L1TCache-4 -> L1Cache-3 net_lat: 18
  L1TCache-4 -> L1Cache-4 net_lat: 18
  L1TCache-4 -> L1Cache-5 net_lat: 18
  L1TCache-4 -> L1Cache-6 net_lat: 18
  L1TCache-4 -> L1Cache-7 net_lat: 18
  L1TCache-4 -> Directory-0 net_lat: 16
  L1TCache-4 -> Directory-1 net_lat: 16
  L1TCache-4 -> Directory-2 net_lat: 16
  L1TCache-4 -> Directory-3 net_lat: 16

L1TCache-5 Network Latencies
  L1TCache-5 -> L1TCache-0 net_lat: 3
  L1TCache-5 -> L1TCache-1 net_lat: 3
  L1TCache-5 -> L1TCache-2 net_lat: 3
  L1TCache-5 -> L1TCache-3 net_lat: 3
  L1TCache-5 -> L1TCache-4 net_lat: 3
  L1TCache-5 -> L1TCache-6 net_lat: 3
  L1TCache-5 -> L1TCache-7 net_lat: 3
  L1TCache-5 -> L2TCache-0 net_lat: 3
  L1TCache-5 -> L2TCache-1 net_lat: 3
  L1TCache-5 -> L2TCache-2 net_lat: 3
  L1TCache-5 -> L2TCache-3 net_lat: 3
  L1TCache-5 -> L2Cache-0 net_lat: 18
  L1TCache-5 -> L2Cache-1 net_lat: 18
  L1TCache-5 -> L2Cache-2 net_lat: 18
  L1TCache-5 -> L2Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-0 net_lat: 18
  L1TCache-5 -> L1Cache-1 net_lat: 16
  L1TCache-5 -> L1Cache-2 net_lat: 18
  L1TCache-5 -> L1Cache-3 net_lat: 18
  L1TCache-5 -> L1Cache-4 net_lat: 18
  L1TCache-5 -> L1Cache-5 net_lat: 18
  L1TCache-5 -> L1Cache-6 net_lat: 18
  L1TCache-5 -> L1Cache-7 net_lat: 18
  L1TCache-5 -> Directory-0 net_lat: 16
  L1TCache-5 -> Directory-1 net_lat: 16
  L1TCache-5 -> Directory-2 net_lat: 16
  L1TCache-5 -> Directory-3 net_lat: 16

L1TCache-6 Network Latencies
  L1TCache-6 -> L1TCache-0 net_lat: 3
  L1TCache-6 -> L1TCache-1 net_lat: 3
  L1TCache-6 -> L1TCache-2 net_lat: 3
  L1TCache-6 -> L1TCache-3 net_lat: 3
  L1TCache-6 -> L1TCache-4 net_lat: 3
  L1TCache-6 -> L1TCache-5 net_lat: 3
  L1TCache-6 -> L1TCache-7 net_lat: 3
  L1TCache-6 -> L2TCache-0 net_lat: 3
  L1TCache-6 -> L2TCache-1 net_lat: 3
  L1TCache-6 -> L2TCache-2 net_lat: 3
  L1TCache-6 -> L2TCache-3 net_lat: 3
  L1TCache-6 -> L2Cache-0 net_lat: 18
  L1TCache-6 -> L2Cache-1 net_lat: 18
  L1TCache-6 -> L2Cache-2 net_lat: 18
  L1TCache-6 -> L2Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-0 net_lat: 18
  L1TCache-6 -> L1Cache-1 net_lat: 16
  L1TCache-6 -> L1Cache-2 net_lat: 18
  L1TCache-6 -> L1Cache-3 net_lat: 18
  L1TCache-6 -> L1Cache-4 net_lat: 18
  L1TCache-6 -> L1Cache-5 net_lat: 18
  L1TCache-6 -> L1Cache-6 net_lat: 18
  L1TCache-6 -> L1Cache-7 net_lat: 18
  L1TCache-6 -> Directory-0 net_lat: 16
  L1TCache-6 -> Directory-1 net_lat: 16
  L1TCache-6 -> Directory-2 net_lat: 16
  L1TCache-6 -> Directory-3 net_lat: 16

L1TCache-7 Network Latencies
  L1TCache-7 -> L1TCache-0 net_lat: 3
  L1TCache-7 -> L1TCache-1 net_lat: 3
  L1TCache-7 -> L1TCache-2 net_lat: 3
  L1TCache-7 -> L1TCache-3 net_lat: 3
  L1TCache-7 -> L1TCache-4 net_lat: 3
  L1TCache-7 -> L1TCache-5 net_lat: 3
  L1TCache-7 -> L1TCache-6 net_lat: 3
  L1TCache-7 -> L2TCache-0 net_lat: 3
  L1TCache-7 -> L2TCache-1 net_lat: 3
  L1TCache-7 -> L2TCache-2 net_lat: 3
  L1TCache-7 -> L2TCache-3 net_lat: 3
  L1TCache-7 -> L2Cache-0 net_lat: 18
  L1TCache-7 -> L2Cache-1 net_lat: 18
  L1TCache-7 -> L2Cache-2 net_lat: 18
  L1TCache-7 -> L2Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-0 net_lat: 18
  L1TCache-7 -> L1Cache-1 net_lat: 16
  L1TCache-7 -> L1Cache-2 net_lat: 18
  L1TCache-7 -> L1Cache-3 net_lat: 18
  L1TCache-7 -> L1Cache-4 net_lat: 18
  L1TCache-7 -> L1Cache-5 net_lat: 18
  L1TCache-7 -> L1Cache-6 net_lat: 18
  L1TCache-7 -> L1Cache-7 net_lat: 18
  L1TCache-7 -> Directory-0 net_lat: 16
  L1TCache-7 -> Directory-1 net_lat: 16
  L1TCache-7 -> Directory-2 net_lat: 16
  L1TCache-7 -> Directory-3 net_lat: 16

L2TCache-0 Network Latencies
  L2TCache-0 -> L1TCache-0 net_lat: 3
  L2TCache-0 -> L1TCache-1 net_lat: 3
  L2TCache-0 -> L1TCache-2 net_lat: 3
  L2TCache-0 -> L1TCache-3 net_lat: 3
  L2TCache-0 -> L1TCache-4 net_lat: 3
  L2TCache-0 -> L1TCache-5 net_lat: 3
  L2TCache-0 -> L1TCache-6 net_lat: 3
  L2TCache-0 -> L1TCache-7 net_lat: 3
  L2TCache-0 -> L2TCache-1 net_lat: 3
  L2TCache-0 -> L2TCache-2 net_lat: 3
  L2TCache-0 -> L2TCache-3 net_lat: 3
  L2TCache-0 -> L2Cache-0 net_lat: 18
  L2TCache-0 -> L2Cache-1 net_lat: 18
  L2TCache-0 -> L2Cache-2 net_lat: 18
  L2TCache-0 -> L2Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-0 net_lat: 18
  L2TCache-0 -> L1Cache-1 net_lat: 16
  L2TCache-0 -> L1Cache-2 net_lat: 18
  L2TCache-0 -> L1Cache-3 net_lat: 18
  L2TCache-0 -> L1Cache-4 net_lat: 18
  L2TCache-0 -> L1Cache-5 net_lat: 18
  L2TCache-0 -> L1Cache-6 net_lat: 18
  L2TCache-0 -> L1Cache-7 net_lat: 18
  L2TCache-0 -> Directory-0 net_lat: 16
  L2TCache-0 -> Directory-1 net_lat: 16
  L2TCache-0 -> Directory-2 net_lat: 16
  L2TCache-0 -> Directory-3 net_lat: 16

L2TCache-1 Network Latencies
  L2TCache-1 -> L1TCache-0 net_lat: 3
  L2TCache-1 -> L1TCache-1 net_lat: 3
  L2TCache-1 -> L1TCache-2 net_lat: 3
  L2TCache-1 -> L1TCache-3 net_lat: 3
  L2TCache-1 -> L1TCache-4 net_lat: 3
  L2TCache-1 -> L1TCache-5 net_lat: 3
  L2TCache-1 -> L1TCache-6 net_lat: 3
  L2TCache-1 -> L1TCache-7 net_lat: 3
  L2TCache-1 -> L2TCache-0 net_lat: 3
  L2TCache-1 -> L2TCache-2 net_lat: 3
  L2TCache-1 -> L2TCache-3 net_lat: 3
  L2TCache-1 -> L2Cache-0 net_lat: 18
  L2TCache-1 -> L2Cache-1 net_lat: 18
  L2TCache-1 -> L2Cache-2 net_lat: 18
  L2TCache-1 -> L2Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-0 net_lat: 18
  L2TCache-1 -> L1Cache-1 net_lat: 16
  L2TCache-1 -> L1Cache-2 net_lat: 18
  L2TCache-1 -> L1Cache-3 net_lat: 18
  L2TCache-1 -> L1Cache-4 net_lat: 18
  L2TCache-1 -> L1Cache-5 net_lat: 18
  L2TCache-1 -> L1Cache-6 net_lat: 18
  L2TCache-1 -> L1Cache-7 net_lat: 18
  L2TCache-1 -> Directory-0 net_lat: 16
  L2TCache-1 -> Directory-1 net_lat: 16
  L2TCache-1 -> Directory-2 net_lat: 16
  L2TCache-1 -> Directory-3 net_lat: 16

L2TCache-2 Network Latencies
  L2TCache-2 -> L1TCache-0 net_lat: 3
  L2TCache-2 -> L1TCache-1 net_lat: 3
  L2TCache-2 -> L1TCache-2 net_lat: 3
  L2TCache-2 -> L1TCache-3 net_lat: 3
  L2TCache-2 -> L1TCache-4 net_lat: 3
  L2TCache-2 -> L1TCache-5 net_lat: 3
  L2TCache-2 -> L1TCache-6 net_lat: 3
  L2TCache-2 -> L1TCache-7 net_lat: 3
  L2TCache-2 -> L2TCache-0 net_lat: 3
  L2TCache-2 -> L2TCache-1 net_lat: 3
  L2TCache-2 -> L2TCache-3 net_lat: 3
  L2TCache-2 -> L2Cache-0 net_lat: 18
  L2TCache-2 -> L2Cache-1 net_lat: 18
  L2TCache-2 -> L2Cache-2 net_lat: 18
  L2TCache-2 -> L2Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-0 net_lat: 18
  L2TCache-2 -> L1Cache-1 net_lat: 16
  L2TCache-2 -> L1Cache-2 net_lat: 18
  L2TCache-2 -> L1Cache-3 net_lat: 18
  L2TCache-2 -> L1Cache-4 net_lat: 18
  L2TCache-2 -> L1Cache-5 net_lat: 18
  L2TCache-2 -> L1Cache-6 net_lat: 18
  L2TCache-2 -> L1Cache-7 net_lat: 18
  L2TCache-2 -> Directory-0 net_lat: 16
  L2TCache-2 -> Directory-1 net_lat: 16
  L2TCache-2 -> Directory-2 net_lat: 16
  L2TCache-2 -> Directory-3 net_lat: 16

L2TCache-3 Network Latencies
  L2TCache-3 -> L1TCache-0 net_lat: 3
  L2TCache-3 -> L1TCache-1 net_lat: 3
  L2TCache-3 -> L1TCache-2 net_lat: 3
  L2TCache-3 -> L1TCache-3 net_lat: 3
  L2TCache-3 -> L1TCache-4 net_lat: 3
  L2TCache-3 -> L1TCache-5 net_lat: 3
  L2TCache-3 -> L1TCache-6 net_lat: 3
  L2TCache-3 -> L1TCache-7 net_lat: 3
  L2TCache-3 -> L2TCache-0 net_lat: 3
  L2TCache-3 -> L2TCache-1 net_lat: 3
  L2TCache-3 -> L2TCache-2 net_lat: 3
  L2TCache-3 -> L2Cache-0 net_lat: 18
  L2TCache-3 -> L2Cache-1 net_lat: 18
  L2TCache-3 -> L2Cache-2 net_lat: 18
  L2TCache-3 -> L2Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-0 net_lat: 18
  L2TCache-3 -> L1Cache-1 net_lat: 16
  L2TCache-3 -> L1Cache-2 net_lat: 18
  L2TCache-3 -> L1Cache-3 net_lat: 18
  L2TCache-3 -> L1Cache-4 net_lat: 18
  L2TCache-3 -> L1Cache-5 net_lat: 18
  L2TCache-3 -> L1Cache-6 net_lat: 18
  L2TCache-3 -> L1Cache-7 net_lat: 18
  L2TCache-3 -> Directory-0 net_lat: 16
  L2TCache-3 -> Directory-1 net_lat: 16
  L2TCache-3 -> Directory-2 net_lat: 16
  L2TCache-3 -> Directory-3 net_lat: 16

L2Cache-0 Network Latencies
  L2Cache-0 -> L1TCache-0 net_lat: 18
  L2Cache-0 -> L1TCache-1 net_lat: 18
  L2Cache-0 -> L1TCache-2 net_lat: 18
  L2Cache-0 -> L1TCache-3 net_lat: 18
  L2Cache-0 -> L1TCache-4 net_lat: 18
  L2Cache-0 -> L1TCache-5 net_lat: 18
  L2Cache-0 -> L1TCache-6 net_lat: 18
  L2Cache-0 -> L1TCache-7 net_lat: 18
  L2Cache-0 -> L2TCache-0 net_lat: 18
  L2Cache-0 -> L2TCache-1 net_lat: 18
  L2Cache-0 -> L2TCache-2 net_lat: 18
  L2Cache-0 -> L2TCache-3 net_lat: 18
  L2Cache-0 -> L2Cache-1 net_lat: 11
  L2Cache-0 -> L2Cache-2 net_lat: 11
  L2Cache-0 -> L2Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-0 net_lat: 7
  L2Cache-0 -> L1Cache-1 net_lat: 9
  L2Cache-0 -> L1Cache-2 net_lat: 11
  L2Cache-0 -> L1Cache-3 net_lat: 11
  L2Cache-0 -> L1Cache-4 net_lat: 7
  L2Cache-0 -> L1Cache-5 net_lat: 11
  L2Cache-0 -> L1Cache-6 net_lat: 11
  L2Cache-0 -> L1Cache-7 net_lat: 11
  L2Cache-0 -> Directory-0 net_lat: 5
  L2Cache-0 -> Directory-1 net_lat: 9
  L2Cache-0 -> Directory-2 net_lat: 9
  L2Cache-0 -> Directory-3 net_lat: 9

L2Cache-1 Network Latencies
  L2Cache-1 -> L1TCache-0 net_lat: 18
  L2Cache-1 -> L1TCache-1 net_lat: 18
  L2Cache-1 -> L1TCache-2 net_lat: 18
  L2Cache-1 -> L1TCache-3 net_lat: 18
  L2Cache-1 -> L1TCache-4 net_lat: 18
  L2Cache-1 -> L1TCache-5 net_lat: 18
  L2Cache-1 -> L1TCache-6 net_lat: 18
  L2Cache-1 -> L1TCache-7 net_lat: 18
  L2Cache-1 -> L2TCache-0 net_lat: 18
  L2Cache-1 -> L2TCache-1 net_lat: 18
  L2Cache-1 -> L2TCache-2 net_lat: 18
  L2Cache-1 -> L2TCache-3 net_lat: 18
  L2Cache-1 -> L2Cache-0 net_lat: 11
  L2Cache-1 -> L2Cache-2 net_lat: 11
  L2Cache-1 -> L2Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-0 net_lat: 11
  L2Cache-1 -> L1Cache-1 net_lat: 5
  L2Cache-1 -> L1Cache-2 net_lat: 11
  L2Cache-1 -> L1Cache-3 net_lat: 11
  L2Cache-1 -> L1Cache-4 net_lat: 11
  L2Cache-1 -> L1Cache-5 net_lat: 7
  L2Cache-1 -> L1Cache-6 net_lat: 11
  L2Cache-1 -> L1Cache-7 net_lat: 11
  L2Cache-1 -> Directory-0 net_lat: 9
  L2Cache-1 -> Directory-1 net_lat: 5
  L2Cache-1 -> Directory-2 net_lat: 9
  L2Cache-1 -> Directory-3 net_lat: 9

L2Cache-2 Network Latencies
  L2Cache-2 -> L1TCache-0 net_lat: 18
  L2Cache-2 -> L1TCache-1 net_lat: 18
  L2Cache-2 -> L1TCache-2 net_lat: 18
  L2Cache-2 -> L1TCache-3 net_lat: 18
  L2Cache-2 -> L1TCache-4 net_lat: 18
  L2Cache-2 -> L1TCache-5 net_lat: 18
  L2Cache-2 -> L1TCache-6 net_lat: 18
  L2Cache-2 -> L1TCache-7 net_lat: 18
  L2Cache-2 -> L2TCache-0 net_lat: 18
  L2Cache-2 -> L2TCache-1 net_lat: 18
  L2Cache-2 -> L2TCache-2 net_lat: 18
  L2Cache-2 -> L2TCache-3 net_lat: 18
  L2Cache-2 -> L2Cache-0 net_lat: 11
  L2Cache-2 -> L2Cache-1 net_lat: 11
  L2Cache-2 -> L2Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-0 net_lat: 11
  L2Cache-2 -> L1Cache-1 net_lat: 9
  L2Cache-2 -> L1Cache-2 net_lat: 7
  L2Cache-2 -> L1Cache-3 net_lat: 11
  L2Cache-2 -> L1Cache-4 net_lat: 11
  L2Cache-2 -> L1Cache-5 net_lat: 11
  L2Cache-2 -> L1Cache-6 net_lat: 7
  L2Cache-2 -> L1Cache-7 net_lat: 11
  L2Cache-2 -> Directory-0 net_lat: 9
  L2Cache-2 -> Directory-1 net_lat: 9
  L2Cache-2 -> Directory-2 net_lat: 5
  L2Cache-2 -> Directory-3 net_lat: 9

L2Cache-3 Network Latencies
  L2Cache-3 -> L1TCache-0 net_lat: 18
  L2Cache-3 -> L1TCache-1 net_lat: 18
  L2Cache-3 -> L1TCache-2 net_lat: 18
  L2Cache-3 -> L1TCache-3 net_lat: 18
  L2Cache-3 -> L1TCache-4 net_lat: 18
  L2Cache-3 -> L1TCache-5 net_lat: 18
  L2Cache-3 -> L1TCache-6 net_lat: 18
  L2Cache-3 -> L1TCache-7 net_lat: 18
  L2Cache-3 -> L2TCache-0 net_lat: 18
  L2Cache-3 -> L2TCache-1 net_lat: 18
  L2Cache-3 -> L2TCache-2 net_lat: 18
  L2Cache-3 -> L2TCache-3 net_lat: 18
  L2Cache-3 -> L2Cache-0 net_lat: 11
  L2Cache-3 -> L2Cache-1 net_lat: 11
  L2Cache-3 -> L2Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-0 net_lat: 11
  L2Cache-3 -> L1Cache-1 net_lat: 9
  L2Cache-3 -> L1Cache-2 net_lat: 11
  L2Cache-3 -> L1Cache-3 net_lat: 7
  L2Cache-3 -> L1Cache-4 net_lat: 11
  L2Cache-3 -> L1Cache-5 net_lat: 11
  L2Cache-3 -> L1Cache-6 net_lat: 11
  L2Cache-3 -> L1Cache-7 net_lat: 7
  L2Cache-3 -> Directory-0 net_lat: 9
  L2Cache-3 -> Directory-1 net_lat: 9
  L2Cache-3 -> Directory-2 net_lat: 9
  L2Cache-3 -> Directory-3 net_lat: 5

L1Cache-0 Network Latencies
  L1Cache-0 -> L1TCache-0 net_lat: 18
  L1Cache-0 -> L1TCache-1 net_lat: 18
  L1Cache-0 -> L1TCache-2 net_lat: 18
  L1Cache-0 -> L1TCache-3 net_lat: 18
  L1Cache-0 -> L1TCache-4 net_lat: 18
  L1Cache-0 -> L1TCache-5 net_lat: 18
  L1Cache-0 -> L1TCache-6 net_lat: 18
  L1Cache-0 -> L1TCache-7 net_lat: 18
  L1Cache-0 -> L2TCache-0 net_lat: 18
  L1Cache-0 -> L2TCache-1 net_lat: 18
  L1Cache-0 -> L2TCache-2 net_lat: 18
  L1Cache-0 -> L2TCache-3 net_lat: 18
  L1Cache-0 -> L2Cache-0 net_lat: 7
  L1Cache-0 -> L2Cache-1 net_lat: 11
  L1Cache-0 -> L2Cache-2 net_lat: 11
  L1Cache-0 -> L2Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-1 net_lat: 9
  L1Cache-0 -> L1Cache-2 net_lat: 11
  L1Cache-0 -> L1Cache-3 net_lat: 11
  L1Cache-0 -> L1Cache-4 net_lat: 7
  L1Cache-0 -> L1Cache-5 net_lat: 11
  L1Cache-0 -> L1Cache-6 net_lat: 11
  L1Cache-0 -> L1Cache-7 net_lat: 11
  L1Cache-0 -> Directory-0 net_lat: 5
  L1Cache-0 -> Directory-1 net_lat: 9
  L1Cache-0 -> Directory-2 net_lat: 9
  L1Cache-0 -> Directory-3 net_lat: 9

L1Cache-1 Network Latencies
  L1Cache-1 -> L1TCache-0 net_lat: 16
  L1Cache-1 -> L1TCache-1 net_lat: 16
  L1Cache-1 -> L1TCache-2 net_lat: 16
  L1Cache-1 -> L1TCache-3 net_lat: 16
  L1Cache-1 -> L1TCache-4 net_lat: 16
  L1Cache-1 -> L1TCache-5 net_lat: 16
  L1Cache-1 -> L1TCache-6 net_lat: 16
  L1Cache-1 -> L1TCache-7 net_lat: 16
  L1Cache-1 -> L2TCache-0 net_lat: 16
  L1Cache-1 -> L2TCache-1 net_lat: 16
  L1Cache-1 -> L2TCache-2 net_lat: 16
  L1Cache-1 -> L2TCache-3 net_lat: 16
  L1Cache-1 -> L2Cache-0 net_lat: 9
  L1Cache-1 -> L2Cache-1 net_lat: 5
  L1Cache-1 -> L2Cache-2 net_lat: 9
  L1Cache-1 -> L2Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-0 net_lat: 9
  L1Cache-1 -> L1Cache-2 net_lat: 9
  L1Cache-1 -> L1Cache-3 net_lat: 9
  L1Cache-1 -> L1Cache-4 net_lat: 9
  L1Cache-1 -> L1Cache-5 net_lat: 5
  L1Cache-1 -> L1Cache-6 net_lat: 9
  L1Cache-1 -> L1Cache-7 net_lat: 9
  L1Cache-1 -> Directory-0 net_lat: 7
  L1Cache-1 -> Directory-1 net_lat: 3
  L1Cache-1 -> Directory-2 net_lat: 7
  L1Cache-1 -> Directory-3 net_lat: 7

L1Cache-2 Network Latencies
  L1Cache-2 -> L1TCache-0 net_lat: 18
  L1Cache-2 -> L1TCache-1 net_lat: 18
  L1Cache-2 -> L1TCache-2 net_lat: 18
  L1Cache-2 -> L1TCache-3 net_lat: 18
  L1Cache-2 -> L1TCache-4 net_lat: 18
  L1Cache-2 -> L1TCache-5 net_lat: 18
  L1Cache-2 -> L1TCache-6 net_lat: 18
  L1Cache-2 -> L1TCache-7 net_lat: 18
  L1Cache-2 -> L2TCache-0 net_lat: 18
  L1Cache-2 -> L2TCache-1 net_lat: 18
  L1Cache-2 -> L2TCache-2 net_lat: 18
  L1Cache-2 -> L2TCache-3 net_lat: 18
  L1Cache-2 -> L2Cache-0 net_lat: 11
  L1Cache-2 -> L2Cache-1 net_lat: 11
  L1Cache-2 -> L2Cache-2 net_lat: 7
  L1Cache-2 -> L2Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-0 net_lat: 11
  L1Cache-2 -> L1Cache-1 net_lat: 9
  L1Cache-2 -> L1Cache-3 net_lat: 11
  L1Cache-2 -> L1Cache-4 net_lat: 11
  L1Cache-2 -> L1Cache-5 net_lat: 11
  L1Cache-2 -> L1Cache-6 net_lat: 7
  L1Cache-2 -> L1Cache-7 net_lat: 11
  L1Cache-2 -> Directory-0 net_lat: 9
  L1Cache-2 -> Directory-1 net_lat: 9
  L1Cache-2 -> Directory-2 net_lat: 5
  L1Cache-2 -> Directory-3 net_lat: 9

L1Cache-3 Network Latencies
  L1Cache-3 -> L1TCache-0 net_lat: 18
  L1Cache-3 -> L1TCache-1 net_lat: 18
  L1Cache-3 -> L1TCache-2 net_lat: 18
  L1Cache-3 -> L1TCache-3 net_lat: 18
  L1Cache-3 -> L1TCache-4 net_lat: 18
  L1Cache-3 -> L1TCache-5 net_lat: 18
  L1Cache-3 -> L1TCache-6 net_lat: 18
  L1Cache-3 -> L1TCache-7 net_lat: 18
  L1Cache-3 -> L2TCache-0 net_lat: 18
  L1Cache-3 -> L2TCache-1 net_lat: 18
  L1Cache-3 -> L2TCache-2 net_lat: 18
  L1Cache-3 -> L2TCache-3 net_lat: 18
  L1Cache-3 -> L2Cache-0 net_lat: 11
  L1Cache-3 -> L2Cache-1 net_lat: 11
  L1Cache-3 -> L2Cache-2 net_lat: 11
  L1Cache-3 -> L2Cache-3 net_lat: 7
  L1Cache-3 -> L1Cache-0 net_lat: 11
  L1Cache-3 -> L1Cache-1 net_lat: 9
  L1Cache-3 -> L1Cache-2 net_lat: 11
  L1Cache-3 -> L1Cache-4 net_lat: 11
  L1Cache-3 -> L1Cache-5 net_lat: 11
  L1Cache-3 -> L1Cache-6 net_lat: 11
  L1Cache-3 -> L1Cache-7 net_lat: 7
  L1Cache-3 -> Directory-0 net_lat: 9
  L1Cache-3 -> Directory-1 net_lat: 9
  L1Cache-3 -> Directory-2 net_lat: 9
  L1Cache-3 -> Directory-3 net_lat: 5

L1Cache-4 Network Latencies
  L1Cache-4 -> L1TCache-0 net_lat: 18
  L1Cache-4 -> L1TCache-1 net_lat: 18
  L1Cache-4 -> L1TCache-2 net_lat: 18
  L1Cache-4 -> L1TCache-3 net_lat: 18
  L1Cache-4 -> L1TCache-4 net_lat: 18
  L1Cache-4 -> L1TCache-5 net_lat: 18
  L1Cache-4 -> L1TCache-6 net_lat: 18
  L1Cache-4 -> L1TCache-7 net_lat: 18
  L1Cache-4 -> L2TCache-0 net_lat: 18
  L1Cache-4 -> L2TCache-1 net_lat: 18
  L1Cache-4 -> L2TCache-2 net_lat: 18
  L1Cache-4 -> L2TCache-3 net_lat: 18
  L1Cache-4 -> L2Cache-0 net_lat: 7
  L1Cache-4 -> L2Cache-1 net_lat: 11
  L1Cache-4 -> L2Cache-2 net_lat: 11
  L1Cache-4 -> L2Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-0 net_lat: 7
  L1Cache-4 -> L1Cache-1 net_lat: 9
  L1Cache-4 -> L1Cache-2 net_lat: 11
  L1Cache-4 -> L1Cache-3 net_lat: 11
  L1Cache-4 -> L1Cache-5 net_lat: 11
  L1Cache-4 -> L1Cache-6 net_lat: 11
  L1Cache-4 -> L1Cache-7 net_lat: 11
  L1Cache-4 -> Directory-0 net_lat: 5
  L1Cache-4 -> Directory-1 net_lat: 9
  L1Cache-4 -> Directory-2 net_lat: 9
  L1Cache-4 -> Directory-3 net_lat: 9

L1Cache-5 Network Latencies
  L1Cache-5 -> L1TCache-0 net_lat: 18
  L1Cache-5 -> L1TCache-1 net_lat: 18
  L1Cache-5 -> L1TCache-2 net_lat: 18
  L1Cache-5 -> L1TCache-3 net_lat: 18
  L1Cache-5 -> L1TCache-4 net_lat: 18
  L1Cache-5 -> L1TCache-5 net_lat: 18
  L1Cache-5 -> L1TCache-6 net_lat: 18
  L1Cache-5 -> L1TCache-7 net_lat: 18
  L1Cache-5 -> L2TCache-0 net_lat: 18
  L1Cache-5 -> L2TCache-1 net_lat: 18
  L1Cache-5 -> L2TCache-2 net_lat: 18
  L1Cache-5 -> L2TCache-3 net_lat: 18
  L1Cache-5 -> L2Cache-0 net_lat: 11
  L1Cache-5 -> L2Cache-1 net_lat: 7
  L1Cache-5 -> L2Cache-2 net_lat: 11
  L1Cache-5 -> L2Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-0 net_lat: 11
  L1Cache-5 -> L1Cache-1 net_lat: 5
  L1Cache-5 -> L1Cache-2 net_lat: 11
  L1Cache-5 -> L1Cache-3 net_lat: 11
  L1Cache-5 -> L1Cache-4 net_lat: 11
  L1Cache-5 -> L1Cache-6 net_lat: 11
  L1Cache-5 -> L1Cache-7 net_lat: 11
  L1Cache-5 -> Directory-0 net_lat: 9
  L1Cache-5 -> Directory-1 net_lat: 5
  L1Cache-5 -> Directory-2 net_lat: 9
  L1Cache-5 -> Directory-3 net_lat: 9

L1Cache-6 Network Latencies
  L1Cache-6 -> L1TCache-0 net_lat: 18
  L1Cache-6 -> L1TCache-1 net_lat: 18
  L1Cache-6 -> L1TCache-2 net_lat: 18
  L1Cache-6 -> L1TCache-3 net_lat: 18
  L1Cache-6 -> L1TCache-4 net_lat: 18
  L1Cache-6 -> L1TCache-5 net_lat: 18
  L1Cache-6 -> L1TCache-6 net_lat: 18
  L1Cache-6 -> L1TCache-7 net_lat: 18
  L1Cache-6 -> L2TCache-0 net_lat: 18
  L1Cache-6 -> L2TCache-1 net_lat: 18
  L1Cache-6 -> L2TCache-2 net_lat: 18
  L1Cache-6 -> L2TCache-3 net_lat: 18
  L1Cache-6 -> L2Cache-0 net_lat: 11
  L1Cache-6 -> L2Cache-1 net_lat: 11
  L1Cache-6 -> L2Cache-2 net_lat: 7
  L1Cache-6 -> L2Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-0 net_lat: 11
  L1Cache-6 -> L1Cache-1 net_lat: 9
  L1Cache-6 -> L1Cache-2 net_lat: 7
  L1Cache-6 -> L1Cache-3 net_lat: 11
  L1Cache-6 -> L1Cache-4 net_lat: 11
  L1Cache-6 -> L1Cache-5 net_lat: 11
  L1Cache-6 -> L1Cache-7 net_lat: 11
  L1Cache-6 -> Directory-0 net_lat: 9
  L1Cache-6 -> Directory-1 net_lat: 9
  L1Cache-6 -> Directory-2 net_lat: 5
  L1Cache-6 -> Directory-3 net_lat: 9

L1Cache-7 Network Latencies
  L1Cache-7 -> L1TCache-0 net_lat: 18
  L1Cache-7 -> L1TCache-1 net_lat: 18
  L1Cache-7 -> L1TCache-2 net_lat: 18
  L1Cache-7 -> L1TCache-3 net_lat: 18
  L1Cache-7 -> L1TCache-4 net_lat: 18
  L1Cache-7 -> L1TCache-5 net_lat: 18
  L1Cache-7 -> L1TCache-6 net_lat: 18
  L1Cache-7 -> L1TCache-7 net_lat: 18
  L1Cache-7 -> L2TCache-0 net_lat: 18
  L1Cache-7 -> L2TCache-1 net_lat: 18
  L1Cache-7 -> L2TCache-2 net_lat: 18
  L1Cache-7 -> L2TCache-3 net_lat: 18
  L1Cache-7 -> L2Cache-0 net_lat: 11
  L1Cache-7 -> L2Cache-1 net_lat: 11
  L1Cache-7 -> L2Cache-2 net_lat: 11
  L1Cache-7 -> L2Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-0 net_lat: 11
  L1Cache-7 -> L1Cache-1 net_lat: 9
  L1Cache-7 -> L1Cache-2 net_lat: 11
  L1Cache-7 -> L1Cache-3 net_lat: 7
  L1Cache-7 -> L1Cache-4 net_lat: 11
  L1Cache-7 -> L1Cache-5 net_lat: 11
  L1Cache-7 -> L1Cache-6 net_lat: 11
  L1Cache-7 -> Directory-0 net_lat: 9
  L1Cache-7 -> Directory-1 net_lat: 9
  L1Cache-7 -> Directory-2 net_lat: 9
  L1Cache-7 -> Directory-3 net_lat: 5

Directory-0 Network Latencies
  Directory-0 -> L1TCache-0 net_lat: 16
  Directory-0 -> L1TCache-1 net_lat: 16
  Directory-0 -> L1TCache-2 net_lat: 16
  Directory-0 -> L1TCache-3 net_lat: 16
  Directory-0 -> L1TCache-4 net_lat: 16
  Directory-0 -> L1TCache-5 net_lat: 16
  Directory-0 -> L1TCache-6 net_lat: 16
  Directory-0 -> L1TCache-7 net_lat: 16
  Directory-0 -> L2TCache-0 net_lat: 16
  Directory-0 -> L2TCache-1 net_lat: 16
  Directory-0 -> L2TCache-2 net_lat: 16
  Directory-0 -> L2TCache-3 net_lat: 16
  Directory-0 -> L2Cache-0 net_lat: 5
  Directory-0 -> L2Cache-1 net_lat: 9
  Directory-0 -> L2Cache-2 net_lat: 9
  Directory-0 -> L2Cache-3 net_lat: 9
  Directory-0 -> L1Cache-0 net_lat: 5
  Directory-0 -> L1Cache-1 net_lat: 7
  Directory-0 -> L1Cache-2 net_lat: 9
  Directory-0 -> L1Cache-3 net_lat: 9
  Directory-0 -> L1Cache-4 net_lat: 5
  Directory-0 -> L1Cache-5 net_lat: 9
  Directory-0 -> L1Cache-6 net_lat: 9
  Directory-0 -> L1Cache-7 net_lat: 9
  Directory-0 -> Directory-1 net_lat: 7
  Directory-0 -> Directory-2 net_lat: 7
  Directory-0 -> Directory-3 net_lat: 7

Directory-1 Network Latencies
  Directory-1 -> L1TCache-0 net_lat: 16
  Directory-1 -> L1TCache-1 net_lat: 16
  Directory-1 -> L1TCache-2 net_lat: 16
  Directory-1 -> L1TCache-3 net_lat: 16
  Directory-1 -> L1TCache-4 net_lat: 16
  Directory-1 -> L1TCache-5 net_lat: 16
  Directory-1 -> L1TCache-6 net_lat: 16
  Directory-1 -> L1TCache-7 net_lat: 16
  Directory-1 -> L2TCache-0 net_lat: 16
  Directory-1 -> L2TCache-1 net_lat: 16
  Directory-1 -> L2TCache-2 net_lat: 16
  Directory-1 -> L2TCache-3 net_lat: 16
  Directory-1 -> L2Cache-0 net_lat: 9
  Directory-1 -> L2Cache-1 net_lat: 5
  Directory-1 -> L2Cache-2 net_lat: 9
  Directory-1 -> L2Cache-3 net_lat: 9
  Directory-1 -> L1Cache-0 net_lat: 9
  Directory-1 -> L1Cache-1 net_lat: 3
  Directory-1 -> L1Cache-2 net_lat: 9
  Directory-1 -> L1Cache-3 net_lat: 9
  Directory-1 -> L1Cache-4 net_lat: 9
  Directory-1 -> L1Cache-5 net_lat: 5
  Directory-1 -> L1Cache-6 net_lat: 9
  Directory-1 -> L1Cache-7 net_lat: 9
  Directory-1 -> Directory-0 net_lat: 7
  Directory-1 -> Directory-2 net_lat: 7
  Directory-1 -> Directory-3 net_lat: 7

Directory-2 Network Latencies
  Directory-2 -> L1TCache-0 net_lat: 16
  Directory-2 -> L1TCache-1 net_lat: 16
  Directory-2 -> L1TCache-2 net_lat: 16
  Directory-2 -> L1TCache-3 net_lat: 16
  Directory-2 -> L1TCache-4 net_lat: 16
  Directory-2 -> L1TCache-5 net_lat: 16
  Directory-2 -> L1TCache-6 net_lat: 16
  Directory-2 -> L1TCache-7 net_lat: 16
  Directory-2 -> L2TCache-0 net_lat: 16
  Directory-2 -> L2TCache-1 net_lat: 16
  Directory-2 -> L2TCache-2 net_lat: 16
  Directory-2 -> L2TCache-3 net_lat: 16
  Directory-2 -> L2Cache-0 net_lat: 9
  Directory-2 -> L2Cache-1 net_lat: 9
  Directory-2 -> L2Cache-2 net_lat: 5
  Directory-2 -> L2Cache-3 net_lat: 9
  Directory-2 -> L1Cache-0 net_lat: 9
  Directory-2 -> L1Cache-1 net_lat: 7
  Directory-2 -> L1Cache-2 net_lat: 5
  Directory-2 -> L1Cache-3 net_lat: 9
  Directory-2 -> L1Cache-4 net_lat: 9
  Directory-2 -> L1Cache-5 net_lat: 9
  Directory-2 -> L1Cache-6 net_lat: 5
  Directory-2 -> L1Cache-7 net_lat: 9
  Directory-2 -> Directory-0 net_lat: 7
  Directory-2 -> Directory-1 net_lat: 7
  Directory-2 -> Directory-3 net_lat: 7

Directory-3 Network Latencies
  Directory-3 -> L1TCache-0 net_lat: 16
  Directory-3 -> L1TCache-1 net_lat: 16
  Directory-3 -> L1TCache-2 net_lat: 16
  Directory-3 -> L1TCache-3 net_lat: 16
  Directory-3 -> L1TCache-4 net_lat: 16
  Directory-3 -> L1TCache-5 net_lat: 16
  Directory-3 -> L1TCache-6 net_lat: 16
  Directory-3 -> L1TCache-7 net_lat: 16
  Directory-3 -> L2TCache-0 net_lat: 16
  Directory-3 -> L2TCache-1 net_lat: 16
  Directory-3 -> L2TCache-2 net_lat: 16
  Directory-3 -> L2TCache-3 net_lat: 16
  Directory-3 -> L2Cache-0 net_lat: 9
  Directory-3 -> L2Cache-1 net_lat: 9
  Directory-3 -> L2Cache-2 net_lat: 9
  Directory-3 -> L2Cache-3 net_lat: 5
  Directory-3 -> L1Cache-0 net_lat: 9
  Directory-3 -> L1Cache-1 net_lat: 7
  Directory-3 -> L1Cache-2 net_lat: 9
  Directory-3 -> L1Cache-3 net_lat: 5
  Directory-3 -> L1Cache-4 net_lat: 9
  Directory-3 -> L1Cache-5 net_lat: 9
  Directory-3 -> L1Cache-6 net_lat: 9
  Directory-3 -> L1Cache-7 net_lat: 5
  Directory-3 -> Directory-0 net_lat: 7
  Directory-3 -> Directory-1 net_lat: 7
  Directory-3 -> Directory-2 net_lat: 7

--- End Topology Print ---
O3sim_ruby_multiplier: 1


Profiler Configuration
----------------------
periodic_stats_period: 1000000
LifetimeTrace Configuration
----------------------
----------------------

================ End System Configuration Print ================

Testing clear stats...Done.
src/macsim.cc:316: (I=0  C=0):  initialize cores (1/7/0)
src/macsim.cc:638: (I=0  C=0):  Clock LCM           : 2
src/macsim.cc:639: (I=0  C=0):  CPU clock frequency : 2 GHz 1
src/macsim.cc:640: (I=0  C=0):  GPU clock frequency : 2 GHz 1
src/macsim.cc:641: (I=0  C=0):  L3  clock frequency : 2 GHz 1
src/macsim.cc:642: (I=0  C=0):  NOC clock frequency : 2 GHz 1
src/macsim.cc:643: (I=0  C=0):  MC  clock frequency : 2 GHz 1
src/macsim.cc:644: (I=0  C=0):  ACC  clock frequency : 2 GHz 1
src/process_manager.cc:434: (I=0  C=0):  setup_process:0 ../../../../Traces/small/b1/filter/trace.txt current_index:0 (1)
src/process_manager.cc:496: (I=0  C=0):  thread_count:8
src/trace_read.cc:1435: (I=0  C=14):  Core 0 got acc_segment_delim marker switching to : 2
src/core.cc:491: (I=40  C=653):  CPU halted after 653 cycles
src/trace_read.cc:1447: (I=40  C=653):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17789):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17789):  DMA halted after 17136 cycles
src/trace_read.cc:1447: (I=40  C=638688):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=639775):  ACC 2 halted after 621986 cycles
src/trace_read.cc:1447: (I=40  C=639777):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=648632):  DMA Done Activating 2
src/core.cc:425: (I=40  C=648632):  DMA halted after 8857 cycles
src/trace_read.cc:1447: (I=40  C=1006324):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=1007093):  ACC 2 halted after 358462 cycles
src/trace_read.cc:1447: (I=40  C=1007094):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=1015146):  DMA Done Activating 2
src/core.cc:425: (I=40  C=1015146):  DMA halted after 8053 cycles
src/trace_read.cc:1447: (I=40  C=1442062):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=1443791):  ACC 2 halted after 428646 cycles
src/trace_read.cc:1447: (I=40  C=1443794):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=1450027):  DMA Done Activating 2
src/core.cc:425: (I=40  C=1450027):  DMA halted after 6236 cycles
src/trace_read.cc:1447: (I=40  C=2037387):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=2037967):  ACC 2 halted after 587941 cycles
src/trace_read.cc:1447: (I=40  C=2037968):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=2042877):  DMA Done Activating 2
src/core.cc:425: (I=40  C=2042877):  DMA halted after 4910 cycles
src/trace_read.cc:1447: (I=40  C=2858546):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=2859325):  ACC 2 halted after 816449 cycles
src/trace_read.cc:1447: (I=40  C=2859326):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=2864335):  DMA Done Activating 2
src/core.cc:425: (I=40  C=2864335):  DMA halted after 5010 cycles
src/trace_read.cc:1447: (I=40  C=3674535):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=3675254):  ACC 2 halted after 810920 cycles
src/trace_read.cc:1447: (I=40  C=3675255):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=3680112):  DMA Done Activating 2
src/core.cc:425: (I=40  C=3680112):  DMA halted after 4858 cycles
src/trace_read.cc:1447: (I=40  C=4480616):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=4481363):  ACC 2 halted after 801252 cycles
src/trace_read.cc:1447: (I=40  C=4481367):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=4491145):  DMA Done Activating 2
src/core.cc:425: (I=40  C=4491145):  DMA halted after 9782 cycles
** Heartbeat for core[2]:        insts:1000000     cycles:5199934     seconds:146   -- 0.19 IPC (0.19 IPC) -- 0.00 KIPS (6.85 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:1000000     cycles:5199934     seconds:146   -- 0.19 IPC (0.19 IPC) -- 0.00 KIPS (6.85 KIPS)
src/trace_read.cc:1447: (I=40  C=5380721):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=5381501):  ACC 2 halted after 890357 cycles
src/trace_read.cc:1447: (I=40  C=5381505):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=5388288):  DMA Done Activating 2
src/core.cc:425: (I=40  C=5388288):  DMA halted after 6787 cycles
src/trace_read.cc:1447: (I=40  C=6333233):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=6334205):  ACC 2 halted after 945918 cycles
src/trace_read.cc:1447: (I=40  C=6334210):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=6339887):  DMA Done Activating 2
src/core.cc:425: (I=40  C=6339887):  DMA halted after 5682 cycles
src/trace_read.cc:1447: (I=40  C=6839910):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=6840559):  ACC 2 halted after 500673 cycles
src/trace_read.cc:1447: (I=40  C=6840562):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=6847489):  DMA Done Activating 2
src/core.cc:425: (I=40  C=6847489):  DMA halted after 6930 cycles
src/trace_read.cc:1447: (I=40  C=7425100):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=7425581):  ACC 2 halted after 578093 cycles
src/trace_read.cc:1447: (I=40  C=7425585):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=7430655):  DMA Done Activating 2
src/core.cc:425: (I=40  C=7430655):  DMA halted after 5074 cycles
src/trace_read.cc:1447: (I=40  C=8074196):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=8074977):  ACC 2 halted after 644323 cycles
src/trace_read.cc:1447: (I=40  C=8074981):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=8079915):  DMA Done Activating 2
src/core.cc:425: (I=40  C=8079915):  DMA halted after 4938 cycles
src/trace_read.cc:1447: (I=40  C=8860371):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=8861093):  ACC 2 halted after 781179 cycles
src/trace_read.cc:1447: (I=40  C=8861097):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=8865994):  DMA Done Activating 2
src/core.cc:425: (I=40  C=8865994):  DMA halted after 4901 cycles
src/trace_read.cc:1447: (I=40  C=9644189):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=9644910):  ACC 2 halted after 778917 cycles
src/trace_read.cc:1447: (I=40  C=9644914):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=9649876):  DMA Done Activating 2
src/core.cc:425: (I=40  C=9649876):  DMA halted after 4966 cycles
** Heartbeat for core[2]:        insts:2000000     cycles:10543445    seconds:244   -- 0.19 IPC (0.19 IPC) -- 10.20 KIPS (8.20 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:2000000     cycles:10543445    seconds:244   -- 0.19 IPC (0.19 IPC) -- 10.20 KIPS (8.20 KIPS)
src/trace_read.cc:1447: (I=40  C=10571718):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=10572437):  ACC 2 halted after 922562 cycles
src/trace_read.cc:1447: (I=40  C=10572441):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=10578137):  DMA Done Activating 2
src/core.cc:425: (I=40  C=10578137):  DMA halted after 5700 cycles
src/trace_read.cc:1447: (I=40  C=11559002):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=11559720):  ACC 2 halted after 981584 cycles
src/trace_read.cc:1447: (I=40  C=11559724):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=11565457):  DMA Done Activating 2
src/core.cc:425: (I=40  C=11565457):  DMA halted after 5737 cycles
src/trace_read.cc:1447: (I=40  C=12542108):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=12543080):  ACC 2 halted after 977624 cycles
src/trace_read.cc:1447: (I=40  C=12543084):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=12549163):  DMA Done Activating 2
src/core.cc:425: (I=40  C=12549163):  DMA halted after 6083 cycles
src/trace_read.cc:1447: (I=40  C=13152816):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=13153293):  ACC 2 halted after 604131 cycles
src/trace_read.cc:1447: (I=40  C=13153296):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=13159751):  DMA Done Activating 2
src/core.cc:425: (I=40  C=13159751):  DMA halted after 6458 cycles
src/trace_read.cc:1447: (I=40  C=13789123):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=13789680):  ACC 2 halted after 629930 cycles
src/trace_read.cc:1447: (I=40  C=13789683):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=13795586):  DMA Done Activating 2
src/core.cc:425: (I=40  C=13795586):  DMA halted after 5906 cycles
src/trace_read.cc:1447: (I=40  C=14550946):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=14551665):  ACC 2 halted after 756080 cycles
src/trace_read.cc:1447: (I=40  C=14551669):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=14556439):  DMA Done Activating 2
src/core.cc:425: (I=40  C=14556439):  DMA halted after 4774 cycles
src/trace_read.cc:1447: (I=40  C=15477031):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=15477781):  ACC 2 halted after 921343 cycles
src/trace_read.cc:1447: (I=40  C=15477785):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=15484690):  DMA Done Activating 2
src/core.cc:425: (I=40  C=15484690):  DMA halted after 6909 cycles
** Heartbeat for core[2]:        insts:3000000     cycles:15965780    seconds:397   -- 0.18 IPC (0.19 IPC) -- 6.54 KIPS (7.56 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:3000000     cycles:15965780    seconds:397   -- 0.18 IPC (0.19 IPC) -- 6.54 KIPS (7.56 KIPS)
src/trace_read.cc:1447: (I=40  C=16456214):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=16456933):  ACC 2 halted after 972244 cycles
src/trace_read.cc:1447: (I=40  C=16456938):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=16462340):  DMA Done Activating 2
src/core.cc:425: (I=40  C=16462340):  DMA halted after 5407 cycles
src/trace_read.cc:1447: (I=40  C=17577020):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=17577738):  ACC 2 halted after 1115399 cycles
src/trace_read.cc:1447: (I=40  C=17577743):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=17583210):  DMA Done Activating 2
src/core.cc:425: (I=40  C=17583210):  DMA halted after 5472 cycles
src/trace_read.cc:1447: (I=40  C=18170046):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=18171979):  ACC 2 halted after 588770 cycles
src/trace_read.cc:1447: (I=40  C=18171983):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=18178415):  DMA Done Activating 2
src/core.cc:425: (I=40  C=18178415):  DMA halted after 6436 cycles
src/trace_read.cc:1447: (I=40  C=18985071):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=18985682):  ACC 2 halted after 807268 cycles
src/trace_read.cc:1447: (I=40  C=18985686):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=18990454):  DMA Done Activating 2
src/core.cc:425: (I=40  C=18990454):  DMA halted after 4772 cycles
src/trace_read.cc:1447: (I=40  C=19567221):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=19567372):  ACC 2 halted after 576919 cycles
src/trace_read.cc:1447: (I=40  C=19567377):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=19572788):  DMA Done Activating 2
src/core.cc:425: (I=40  C=19572788):  DMA halted after 5416 cycles
src/trace_read.cc:1447: (I=40  C=20393146):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=20393297):  ACC 2 halted after 820510 cycles
src/trace_read.cc:1447: (I=40  C=20393302):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=20396037):  DMA Done Activating 2
src/core.cc:425: (I=40  C=20396037):  DMA halted after 2740 cycles
** Heartbeat for core[2]:        insts:4000000     cycles:20598833    seconds:557   -- 0.22 IPC (0.19 IPC) -- 6.25 KIPS (7.18 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:4000000     cycles:20598833    seconds:557   -- 0.22 IPC (0.19 IPC) -- 6.25 KIPS (7.18 KIPS)
src/trace_read.cc:1447: (I=40  C=21217905):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=21218056):  ACC 2 halted after 822020 cycles
src/trace_read.cc:1447: (I=40  C=21218061):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=21220964):  DMA Done Activating 2
src/core.cc:425: (I=40  C=21220964):  DMA halted after 2908 cycles
src/trace_read.cc:1447: (I=40  C=22121463):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=22121613):  ACC 2 halted after 900650 cycles
src/trace_read.cc:1447: (I=40  C=22121618):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=22124143):  DMA Done Activating 2
src/core.cc:425: (I=40  C=22124143):  DMA halted after 2530 cycles
src/trace_read.cc:1447: (I=40  C=22799874):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=22800021):  ACC 2 halted after 675879 cycles
src/trace_read.cc:1447: (I=40  C=22800026):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=22803935):  DMA Done Activating 2
src/core.cc:425: (I=40  C=22803935):  DMA halted after 3914 cycles
src/trace_read.cc:1447: (I=40  C=23386196):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=23386317):  ACC 2 halted after 582383 cycles
src/trace_read.cc:1447: (I=40  C=23386319):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=23388343):  DMA Done Activating 2
src/core.cc:425: (I=40  C=23388343):  DMA halted after 2026 cycles
src/trace_read.cc:1447: (I=40  C=24076171):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=24076298):  ACC 2 halted after 687956 cycles
src/trace_read.cc:1447: (I=40  C=24076303):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=24081918):  DMA Done Activating 2
src/core.cc:425: (I=40  C=24081918):  DMA halted after 5620 cycles
** Heartbeat for core[2]:        insts:5000000     cycles:24140071    seconds:622   -- 0.28 IPC (0.21 IPC) -- 15.38 KIPS (8.04 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:5000000     cycles:24140071    seconds:622   -- 0.28 IPC (0.21 IPC) -- 15.38 KIPS (8.04 KIPS)
src/trace_read.cc:1447: (I=40  C=25147353):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=25148137):  ACC 2 halted after 1066220 cycles
src/trace_read.cc:1447: (I=40  C=25148142):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=25150427):  DMA Done Activating 2
src/core.cc:425: (I=40  C=25150427):  DMA halted after 2290 cycles
src/trace_read.cc:1447: (I=40  C=25930510):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=25930664):  ACC 2 halted after 780238 cycles
src/trace_read.cc:1447: (I=40  C=25930667):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=25932604):  DMA Done Activating 2
src/core.cc:425: (I=40  C=25932604):  DMA halted after 1940 cycles
src/trace_read.cc:1447: (I=40  C=26443787):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=26443913):  ACC 2 halted after 511310 cycles
src/trace_read.cc:1447: (I=40  C=26443917):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=26445498):  DMA Done Activating 2
src/core.cc:425: (I=40  C=26445498):  DMA halted after 1585 cycles
src/trace_read.cc:1447: (I=40  C=27473167):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=27473317):  ACC 2 halted after 1027820 cycles
src/trace_read.cc:1447: (I=40  C=27473322):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=27475854):  DMA Done Activating 2
src/core.cc:425: (I=40  C=27475854):  DMA halted after 2537 cycles
** Heartbeat for core[2]:        insts:6000000     cycles:27762948    seconds:681   -- 0.28 IPC (0.22 IPC) -- 16.95 KIPS (8.81 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:6000000     cycles:27762948    seconds:681   -- 0.28 IPC (0.22 IPC) -- 16.95 KIPS (8.81 KIPS)
src/trace_read.cc:1447: (I=40  C=28320663):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=28320816):  ACC 2 halted after 844963 cycles
src/trace_read.cc:1447: (I=40  C=28320821):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=28322862):  DMA Done Activating 2
src/core.cc:425: (I=40  C=28322862):  DMA halted after 2046 cycles
src/trace_read.cc:1447: (I=40  C=28979246):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=28980204):  ACC 2 halted after 657343 cycles
src/trace_read.cc:1447: (I=40  C=28980208):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=28981934):  DMA Done Activating 2
src/core.cc:425: (I=40  C=28981934):  DMA halted after 1730 cycles
src/trace_read.cc:1447: (I=40  C=29809504):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=29809719):  ACC 2 halted after 827786 cycles
src/trace_read.cc:1447: (I=40  C=29809724):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=29812326):  DMA Done Activating 2
src/core.cc:425: (I=40  C=29812326):  DMA halted after 2607 cycles
src/trace_read.cc:1447: (I=40  C=30797574):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=30797692):  ACC 2 halted after 985367 cycles
src/trace_read.cc:1447: (I=40  C=30797697):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=30799721):  DMA Done Activating 2
src/core.cc:425: (I=40  C=30799721):  DMA halted after 2029 cycles
src/trace_read.cc:1447: (I=40  C=31431350):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=31431466):  ACC 2 halted after 631746 cycles
** Heartbeat for core[2]:        insts:7000000     cycles:31430814    seconds:741   -- 0.27 IPC (0.22 IPC) -- 16.67 KIPS (9.45 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:7000000     cycles:31430814    seconds:741   -- 0.27 IPC (0.22 IPC) -- 16.67 KIPS (9.45 KIPS)
src/trace_read.cc:1447: (I=40  C=31431470):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=31433208):  DMA Done Activating 2
src/core.cc:425: (I=40  C=31433208):  DMA halted after 1742 cycles
src/trace_read.cc:1447: (I=40  C=32251355):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=32251505):  ACC 2 halted after 818298 cycles
src/trace_read.cc:1447: (I=40  C=32251510):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=32254062):  DMA Done Activating 2
src/core.cc:425: (I=40  C=32254062):  DMA halted after 2557 cycles
src/trace_read.cc:1447: (I=40  C=33216345):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=33216462):  ACC 2 halted after 962401 cycles
src/trace_read.cc:1447: (I=40  C=33216467):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=33218511):  DMA Done Activating 2
src/core.cc:425: (I=40  C=33218511):  DMA halted after 2049 cycles
src/trace_read.cc:1447: (I=40  C=33485521):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=33486421):  ACC 2 halted after 267911 cycles
src/trace_read.cc:1447: (I=40  C=33486425):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=33488440):  DMA Done Activating 2
src/core.cc:425: (I=40  C=33488440):  DMA halted after 2019 cycles
src/trace_read.cc:1447: (I=40  C=34333881):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=34334032):  ACC 2 halted after 845593 cycles
src/trace_read.cc:1447: (I=40  C=34334037):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=34335997):  DMA Done Activating 2
src/core.cc:425: (I=40  C=34335997):  DMA halted after 1965 cycles
src/trace_read.cc:1447: (I=40  C=34968602):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=34969505):  ACC 2 halted after 633509 cycles
src/trace_read.cc:1447: (I=40  C=34969508):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=34971130):  DMA Done Activating 2
src/core.cc:425: (I=40  C=34971130):  DMA halted after 1625 cycles
** Heartbeat for core[2]:        insts:8000000     cycles:35041007    seconds:800   -- 0.28 IPC (0.23 IPC) -- 16.95 KIPS (10.00 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:8000000     cycles:35041007    seconds:800   -- 0.28 IPC (0.23 IPC) -- 16.95 KIPS (10.00 KIPS)
src/trace_read.cc:1447: (I=40  C=35292775):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=35292894):  ACC 2 halted after 321765 cycles
src/trace_read.cc:1447: (I=40  C=35292898):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=35294924):  DMA Done Activating 2
src/core.cc:425: (I=40  C=35294924):  DMA halted after 2030 cycles
src/trace_read.cc:1447: (I=40  C=36065580):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=36065756):  ACC 2 halted after 770833 cycles
src/trace_read.cc:1447: (I=40  C=36065761):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=36067688):  DMA Done Activating 2
src/core.cc:425: (I=40  C=36067688):  DMA halted after 1932 cycles
src/trace_read.cc:1447: (I=40  C=36644909):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=36645062):  ACC 2 halted after 577375 cycles
src/trace_read.cc:1447: (I=40  C=36645065):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=36646960):  DMA Done Activating 2
src/core.cc:425: (I=40  C=36646960):  DMA halted after 1898 cycles
src/trace_read.cc:1447: (I=40  C=37023965):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=37024096):  ACC 2 halted after 377137 cycles
src/trace_read.cc:1447: (I=40  C=37024100):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=37026135):  DMA Done Activating 2
src/core.cc:425: (I=40  C=37026135):  DMA halted after 2039 cycles
src/trace_read.cc:1447: (I=40  C=37778223):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=37778478):  ACC 2 halted after 752344 cycles
src/trace_read.cc:1447: (I=40  C=37778483):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=37780515):  DMA Done Activating 2
src/core.cc:425: (I=40  C=37780515):  DMA halted after 2037 cycles
src/trace_read.cc:1447: (I=40  C=38271847):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=38271965):  ACC 2 halted after 491451 cycles
src/trace_read.cc:1447: (I=40  C=38271967):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=38273558):  DMA Done Activating 2
src/core.cc:425: (I=40  C=38273558):  DMA halted after 1593 cycles
** Heartbeat for core[2]:        insts:9000000     cycles:38511083    seconds:856   -- 0.29 IPC (0.23 IPC) -- 17.86 KIPS (10.51 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:9000000     cycles:38511083    seconds:856   -- 0.29 IPC (0.23 IPC) -- 17.86 KIPS (10.51 KIPS)
src/trace_read.cc:1447: (I=40  C=38604174):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=38604291):  ACC 2 halted after 330734 cycles
src/trace_read.cc:1447: (I=40  C=38604295):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=38606306):  DMA Done Activating 2
src/core.cc:425: (I=40  C=38606306):  DMA halted after 2015 cycles
src/trace_read.cc:1447: (I=40  C=39248453):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39248585):  ACC 2 halted after 642280 cycles
src/trace_read.cc:1447: (I=40  C=39248590):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39250590):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39250590):  DMA halted after 2005 cycles
src/trace_read.cc:1447: (I=40  C=39688505):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39688657):  ACC 2 halted after 438068 cycles
src/trace_read.cc:1447: (I=40  C=39688658):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39690319):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39690319):  DMA halted after 1662 cycles
src/trace_read.cc:1447: (I=40  C=39953063):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=39953210):  ACC 2 halted after 262892 cycles
src/trace_read.cc:1447: (I=40  C=39953213):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=39956064):  DMA Done Activating 2
src/core.cc:425: (I=40  C=39956064):  DMA halted after 2854 cycles
src/trace_read.cc:1447: (I=40  C=40516082):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=40516232):  ACC 2 halted after 560169 cycles
src/trace_read.cc:1447: (I=40  C=40516237):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=40518487):  DMA Done Activating 2
src/core.cc:425: (I=40  C=40518487):  DMA halted after 2255 cycles
src/trace_read.cc:1447: (I=40  C=41029542):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41029665):  ACC 2 halted after 511179 cycles
src/trace_read.cc:1447: (I=40  C=41029666):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41031245):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41031245):  DMA halted after 1580 cycles
src/trace_read.cc:1447: (I=40  C=41222948):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41223793):  ACC 2 halted after 192549 cycles
src/trace_read.cc:1447: (I=40  C=41223797):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41225440):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41225440):  DMA halted after 1647 cycles
src/trace_read.cc:1447: (I=40  C=41813838):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=41814122):  ACC 2 halted after 588683 cycles
src/trace_read.cc:1447: (I=40  C=41814127):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=41816320):  DMA Done Activating 2
src/core.cc:425: (I=40  C=41816320):  DMA halted after 2198 cycles
** Heartbeat for core[2]:        insts:10000000    cycles:41829974    seconds:910   -- 0.30 IPC (0.24 IPC) -- 18.52 KIPS (10.99 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:10000000    cycles:41829974    seconds:910   -- 0.30 IPC (0.24 IPC) -- 18.52 KIPS (10.99 KIPS)
src/trace_read.cc:1447: (I=40  C=42375146):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42375499):  ACC 2 halted after 559180 cycles
src/trace_read.cc:1447: (I=40  C=42375501):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42377135):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42377135):  DMA halted after 1636 cycles
src/trace_read.cc:1447: (I=40  C=42647625):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=42647757):  ACC 2 halted after 270623 cycles
src/trace_read.cc:1447: (I=40  C=42647761):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=42649808):  DMA Done Activating 2
src/core.cc:425: (I=40  C=42649808):  DMA halted after 2051 cycles
src/trace_read.cc:1447: (I=40  C=43224574):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=43224726):  ACC 2 halted after 574919 cycles
src/trace_read.cc:1447: (I=40  C=43224731):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=43227685):  DMA Done Activating 2
src/core.cc:425: (I=40  C=43227685):  DMA halted after 2959 cycles
src/trace_read.cc:1447: (I=40  C=44068883):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=44069033):  ACC 2 halted after 841349 cycles
src/trace_read.cc:1447: (I=40  C=44069038):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=44071054):  DMA Done Activating 2
src/core.cc:425: (I=40  C=44071054):  DMA halted after 2021 cycles
src/trace_read.cc:1447: (I=40  C=44776558):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=44776710):  ACC 2 halted after 705657 cycles
src/trace_read.cc:1447: (I=40  C=44776711):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=44778177):  DMA Done Activating 2
src/core.cc:425: (I=40  C=44778177):  DMA halted after 1467 cycles
src/trace_read.cc:1447: (I=40  C=45113981):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=45114129):  ACC 2 halted after 335953 cycles
src/trace_read.cc:1447: (I=40  C=45114133):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=45116202):  DMA Done Activating 2
src/core.cc:425: (I=40  C=45116202):  DMA halted after 2073 cycles
** Heartbeat for core[2]:        insts:11000000    cycles:45296608    seconds:966   -- 0.29 IPC (0.24 IPC) -- 17.86 KIPS (11.39 KIPS)
** Heartbeat for core[2]:  Thread:0      insts:11000000    cycles:45296608    seconds:966   -- 0.29 IPC (0.24 IPC) -- 17.86 KIPS (11.39 KIPS)
src/trace_read.cc:1447: (I=40  C=45839756):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=45839906):  ACC 2 halted after 723705 cycles
src/trace_read.cc:1447: (I=40  C=45839911):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=45842687):  DMA Done Activating 2
src/core.cc:425: (I=40  C=45842687):  DMA halted after 2781 cycles
src/trace_read.cc:1447: (I=40  C=46753377):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=46753528):  ACC 2 halted after 910842 cycles
src/trace_read.cc:1447: (I=40  C=46753533):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=46756051):  DMA Done Activating 2
src/core.cc:425: (I=40  C=46756051):  DMA halted after 2523 cycles
src/trace_read.cc:1447: (I=40  C=47694126):  Core 2 got acc_window_delim marker
src/core.cc:450: (I=40  C=47694276):  ACC 2 halted after 938226 cycles
src/trace_read.cc:1447: (I=40  C=47694281):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=47694732):  DMA Done Activating 2
src/core.cc:425: (I=40  C=47694732):  DMA halted after 456 cycles
src/trace_read.cc:1435: (I=40  C=48661237):  Core 2 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=40  C=48661511):  ACC 2 halted after 966780 cycles
src/trace_read.cc:1447: (I=40  C=48661512):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=40  C=48661847):  DMA Done Activating 0
src/core.cc:425: (I=40  C=48661847):  DMA halted after 336 cycles
src/trace_read.cc:1435: (I=708  C=48666362):  Core 0 got acc_segment_delim marker switching to : 3
src/core.cc:491: (I=761  C=48666467):  CPU halted after 4620 cycles
src/trace_read.cc:1447: (I=761  C=48666467):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=48667396):  DMA Done Activating 3
src/core.cc:425: (I=761  C=48667396):  DMA halted after 930 cycles
** Heartbeat for core[3]:        insts:1000000     cycles:49373801    seconds:1031  -- 0.02 IPC (0.02 IPC) -- 0.00 KIPS (0.97 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:1000000     cycles:49373801    seconds:1031  -- 0.02 IPC (0.02 IPC) -- 0.00 KIPS (0.97 KIPS)
src/trace_read.cc:1447: (I=761  C=49391702):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=49392006):  ACC 3 halted after 724610 cycles
src/trace_read.cc:1447: (I=761  C=49392007):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=49393901):  DMA Done Activating 3
src/core.cc:425: (I=761  C=49393901):  DMA halted after 1895 cycles
** Heartbeat for core[3]:        insts:2000000     cycles:50333518    seconds:1049  -- 1.04 IPC (0.04 IPC) -- 55.55 KIPS (1.91 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:2000000     cycles:50333518    seconds:1049  -- 1.04 IPC (0.04 IPC) -- 55.55 KIPS (1.91 KIPS)
src/trace_read.cc:1447: (I=761  C=50427097):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=50427597):  ACC 3 halted after 1033697 cycles
src/trace_read.cc:1447: (I=761  C=50427598):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=50429585):  DMA Done Activating 3
src/core.cc:425: (I=761  C=50429585):  DMA halted after 1988 cycles
** Heartbeat for core[3]:        insts:3000000     cycles:52115767    seconds:1094  -- 0.56 IPC (0.06 IPC) -- 22.22 KIPS (2.74 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:3000000     cycles:52115767    seconds:1094  -- 0.56 IPC (0.06 IPC) -- 22.22 KIPS (2.74 KIPS)
src/trace_read.cc:1447: (I=761  C=52252154):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=52253146):  ACC 3 halted after 1823562 cycles
src/trace_read.cc:1447: (I=761  C=52253147):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=52254952):  DMA Done Activating 3
src/core.cc:425: (I=761  C=52254952):  DMA halted after 1806 cycles
** Heartbeat for core[3]:        insts:4000000     cycles:53841496    seconds:1139  -- 0.58 IPC (0.07 IPC) -- 22.22 KIPS (3.51 KIPS)
** Heartbeat for core[3]:  Thread:0      insts:4000000     cycles:53841496    seconds:1139  -- 0.58 IPC (0.07 IPC) -- 22.22 KIPS (3.51 KIPS)
src/trace_read.cc:1447: (I=761  C=53985492):  Core 3 got acc_window_delim marker
src/core.cc:450: (I=761  C=53986420):  ACC 3 halted after 1731469 cycles
src/trace_read.cc:1447: (I=761  C=53986421):  Core 1 got acc_window_delim marker
src/core.cc:421: (I=761  C=53987828):  DMA Done Activating 3
src/core.cc:425: (I=761  C=53987828):  DMA halted after 1408 cycles
src/trace_read.cc:1435: (I=761  C=54341772):  Core 3 got acc_segment_delim marker switching to : 0
src/core.cc:450: (I=761  C=54342267):  ACC 3 halted after 354440 cycles
src/trace_read.cc:1447: (I=761  C=54342268):  Core 1 got acc_window_delim marker
**Core 1 Thread 0 Finished:   insts:14552       cycles:54337293    seconds:1151  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz) 
src/core.cc:421: (I=761  C=54342564):  DMA Done Activating 0
src/core.cc:425: (I=761  C=54342564):  DMA halted after 297 cycles
**Core 1 Core_Total  Finished:   insts:14552       cycles:54337293    seconds:1151  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.01 KHz)
**Core 0 Thread 0 Finished:   insts:1382        cycles:54344125    seconds:1152  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz) 
**Core 0 Core_Total  Finished:   insts:1382        cycles:54344125    seconds:1152  -- 0.00 IPC (0.00 IPC) --  N/A  KHz (0.00 KHz)
Deleting system...
Deleting system done
Deleting event queue...
Deleting event queue done
src/macsim.cc:496: (I=1382  C=54344126):  finalize simulation
src/macsim.cc:502: (I=1382  C=54344126):  elapsed time:1158.9 seconds
