\hypertarget{union__hw__ftm__pwmload}{}\section{\+\_\+hw\+\_\+ftm\+\_\+pwmload Union Reference}
\label{union__hw__ftm__pwmload}\index{\+\_\+hw\+\_\+ftm\+\_\+pwmload@{\+\_\+hw\+\_\+ftm\+\_\+pwmload}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+P\+W\+M\+L\+O\+AD -\/ F\+TM P\+WM Load (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+pwmload\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__pwmload_a329ca883ec1cbe64ffb8e7d8fbb6d005}{}\label{union__hw__ftm__pwmload_a329ca883ec1cbe64ffb8e7d8fbb6d005}

\item 
struct \hyperlink{struct__hw__ftm__pwmload_1_1__hw__ftm__pwmload__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+pwmload\+::\+\_\+hw\+\_\+ftm\+\_\+pwmload\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__pwmload_a98a736e10afe746ee50263a887adc416}{}\label{union__hw__ftm__pwmload_a98a736e10afe746ee50263a887adc416}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+P\+W\+M\+L\+O\+AD -\/ F\+TM P\+WM Load (RW) 

Reset value\+: 0x00000000U

Enables the loading of the M\+OD, C\+N\+T\+IN, C(n)V, and C(n+1)V registers with the values of their write buffers when the F\+TM counter changes from the M\+OD register value to its next value or when a channel (j) match occurs. A match occurs for the channel (j) when F\+TM counter = C(j)V. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
