#-----------------------------------------------------------
# Vivado v2012.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:46:04 MDT 2012
# Start of session at: Mon Nov 25 22:14:37 2013
# Process ID: 17420
# Log file: /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vivado.log
# Journal file: /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
set_property source_mgmt_mode DisplayOnly [current_project]
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
launch_xsim -simset sim_1 -mode behavioral
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj   work.tb   work.glbl"
/opt/Xilinx/Vivado/2012.3/bin/xelab: 33: /opt/Xilinx/Vivado/2012.3/bin/setupEnv.sh: Bad substitution
Vivado Simulator 2012.3
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj work.tb work.glbl 
Multi-threading in on. Using 11 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.vga
Compiling module work.siggen
Compiling module work.tb
Compiling module work.glbl
Built simulation snapshot tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "tb_behav -tclbatch {tb.tcl} -log {tb_behav.log}"
Vivado Simulator 2012.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2771.777 ; gain = 3.004
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2771.777 ; gain = 27.020
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2771.777 ; gain = 27.082
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2798.211 ; gain = 0.000
ERROR: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj   work.tb   work.glbl"
/opt/Xilinx/Vivado/2012.3/bin/xelab: 33: /opt/Xilinx/Vivado/2012.3/bin/setupEnv.sh: Bad substitution
Vivado Simulator 2012.3
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj work.tb work.glbl 
Multi-threading in on. Using 11 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.vga
Compiling module work.siggen
Compiling module work.tb
Compiling module work.glbl
Built simulation snapshot tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "tb_behav -tclbatch {tb.tcl} -log {tb_behav.log}"
Vivado Simulator 2012.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3009.340 ; gain = 1.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3009.340 ; gain = 22.012
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 3009.340 ; gain = 22.012
tb_behav
restart
INFO: [Simtcl 6-17] Simulation restarted
run 20 us
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj   work.tb   work.glbl"
/opt/Xilinx/Vivado/2012.3/bin/xelab: 33: /opt/Xilinx/Vivado/2012.3/bin/setupEnv.sh: Bad substitution
Vivado Simulator 2012.3
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj work.tb work.glbl 
Multi-threading in on. Using 11 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.vga
Compiling module work.siggen
Compiling module work.tb
Compiling module work.glbl
Built simulation snapshot tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "tb_behav -tclbatch {tb.tcl} -log {tb_behav.log}"
Vivado Simulator 2012.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3029.762 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3029.762 ; gain = 8.008
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3029.762 ; gain = 8.008
tb_behav
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj   work.tb   work.glbl"
/opt/Xilinx/Vivado/2012.3/bin/xelab: 33: /opt/Xilinx/Vivado/2012.3/bin/setupEnv.sh: Bad substitution
Vivado Simulator 2012.3
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj work.tb work.glbl 
Multi-threading in on. Using 11 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.vga
Compiling module work.siggen
Compiling module work.tb
Compiling module work.glbl
Built simulation snapshot tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "tb_behav -tclbatch {tb.tcl} -log {tb_behav.log}"
Vivado Simulator 2012.3
Time resolution is 1 ps
ERROR: [Common 17-344] 'run' was cancelled
ERROR: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3065.074 ; gain = 8.008
ERROR: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3065.074 ; gain = 8.008
ERROR: [Common 17-344] 'launch_xsim' was cancelled
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 us
save_wave_config {/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_xsim -simset sim_1 -mode behavioral
INFO: [Vivado 12-2251] Check running snapshot 'tb_behav'
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj   work.tb   work.glbl"
/opt/Xilinx/Vivado/2012.3/bin/xelab: 33: /opt/Xilinx/Vivado/2012.3/bin/setupEnv.sh: Bad substitution
Vivado Simulator 2012.3
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/lnx64.o/xelab --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot tb_behav --prj /home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/project_1/project_1.sim/sim_1/behav/tb.prj work.tb work.glbl 
Multi-threading in on. Using 11 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/vga.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/siggen.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jheckey/Dropbox/homework/ece253/spartan_tetris/vga/tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.vga
Compiling module work.siggen
Compiling module work.tb
Compiling module work.glbl
Built simulation snapshot tb_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "tb_behav -tclbatch {tb.tcl} -log {tb_behav.log}"
Vivado Simulator 2012.3
Time resolution is 1 ps
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3100.605 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3100.605 ; gain = 8.008
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'tb_behav' loaded.
launch_xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 3100.605 ; gain = 8.008
tb_behav
run 50 us
run 50 ms
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 3192.918 ; gain = 77.281
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 23:21:26 2013...
