
module core (                       //Don't modify interface
	input      		i_clk,
	input      		i_rst_n,
	input    	  	i_in_valid,
	input 	[31: 0] i_in_data,

	output			o_in_ready,

	output	[ 7: 0]	o_out_data1,
	output	[ 7: 0]	o_out_data2,
	output	[ 7: 0]	o_out_data3,
	output	[ 7: 0]	o_out_data4,

	output	[11: 0] o_out_addr1,
	output	[11: 0] o_out_addr2,
	output	[11: 0] o_out_addr3,
	output	[11: 0] o_out_addr4,

	output 			o_out_valid1,
	output 			o_out_valid2,
	output 			o_out_valid3,
	output 			o_out_valid4,

	output 			o_exe_finish
);

	// Output ports
	reg [7:0] o_out_data1_r;
	reg [7:0] o_out_data2_r;
	reg [7:0] o_out_data3_r;
	reg [7:0] o_out_data4_r;
	reg       o_in_ready_r;
	reg       o_out_valid1_r;
	reg       o_out_valid2_r;
	reg       o_out_valid3_r;
	reg       o_out_valid4_r;
	reg [11:0] o_out_addr1_w, o_out_addr1_r;

	assign o_out_data1 = o_out_data1_r;
	assign o_out_data2 = o_out_data2_r;
	assign o_out_data3 = o_out_data3_r;
	assign o_out_data4 = o_out_data4_r;
	assign o_out_valid1 = o_out_valid1_r;
	assign o_out_valid2 = o_out_valid2_r;
	assign o_out_valid3 = o_out_valid3_r;
	assign o_out_valid4 = o_out_valid4_r;
	assign o_in_ready = o_in_ready_r;
	assign o_out_addr1 = o_out_addr1_w;

	// FSM 
	localparam S_IDLE      = 3'b000;
	localparam S_IMG       = 3'b001;
	localparam S_WEI       = 3'b010;
	localparam S_CONV      = 3'b011;
	localparam S_DONE      = 3'b100;
	localparam S_BUFF      = 3'b101;
	localparam S_CONV_INIT = 3'b110;
	localparam S_DONE      = 3'b111;

	reg [2:0] state_r, next_state_w;

	// Code 128-C Barcode
	localparam START_CODE = 11'b11010011100;
	localparam ONE_CODE   = 11'b11001101100;
	localparam TWO_CODE   = 11'b11001100110;
	localparam THREE_CODE = 11'b10010011000;
	localparam STOP_CODE  = 13'b1100011101011;

	// Fetching LSB
	wire [3:0]  lsb_w = {i_in_data[24], i_in_data[16], i_in_data[8], i_in_data[0]};
	reg  [12:0] shift_lsb_r;
	reg  [6:0]  pass_cnt_r;
	reg  [6:0]  seq_cnt_r;      // Changed to 7 bits to hold up to 57
	reg  [3:0]  hei_cnt_r;
	reg  [8:0]  index_r;
	reg  [56:0] seq_r;
	reg  [56:0] curr_seq_r;
	reg  [2:0]  ker_r;
	reg  [2:0]  str_r;
	reg  [2:0]  dil_r;
	reg         start_r, row_start_r;
	reg         barcode_done_r;  // Flag to indicate barcode decoding complete

	// Fetching Weight
	reg signed [7:0] weight_r [0:8];
	reg        [1:0] wei_cnt_r;
	wire       [1:0] wei_cnt_w = (wei_cnt_r == 2) ? 0 : wei_cnt_r + 1;

	// Saving IMG
	reg        flip_r;
	reg        wen_r      [0:7];
	reg [8:0]  img_addr_r [0:7];
	reg [8:0]  img_addr_w [0:7];
	reg [7:0]  img_in_r   [0:7];
	reg        img_done_r;
	
	wire       wen_w      [0:7];
	wire [7:0] img_in_w   [0:7];
	wire [7:0] img_out_w  [0:7];
	genvar j;
	integer i;

	// Convolution registers
	reg                exe_finish_r;
	reg         [5:0]  row_cnt_r, col_cnt_r;
	reg         [1:0]  mac_stage_r;        // MAC pipeline stage (0, 1, 2)
	reg signed  [19:0] acc0_r, acc1_r, acc2_r;
	reg         [7:0]  mul_r [0:8];        // 3Ã—3 window pixels
	reg         [7:0]  output_data_r;
	reg         [11:0] output_addr_r;
	reg                output_valid_r;
	reg         [2:0]  startup_delay_r;    // Delay counter for first 3 cycles

	// Multiplier products (9 parallel multipliers)
	wire signed [15:0] prod0 = $signed({1'b0, mul_r[0]}) * $signed(weight_r[0]);
	wire signed [15:0] prod1 = $signed({1'b0, mul_r[1]}) * $signed(weight_r[1]);
	wire signed [15:0] prod2 = $signed({1'b0, mul_r[2]}) * $signed(weight_r[2]);
	wire signed [15:0] prod3 = $signed({1'b0, mul_r[3]}) * $signed(weight_r[3]);
	wire signed [15:0] prod4 = $signed({1'b0, mul_r[4]}) * $signed(weight_r[4]);
	wire signed [15:0] prod5 = $signed({1'b0, mul_r[5]}) * $signed(weight_r[5]);
	wire signed [15:0] prod6 = $signed({1'b0, mul_r[6]}) * $signed(weight_r[6]);
	wire signed [15:0] prod7 = $signed({1'b0, mul_r[7]}) * $signed(weight_r[7]);
	wire signed [15:0] prod8 = $signed({1'b0, mul_r[8]}) * $signed(weight_r[8]);

	// Row sums (add 3 products per row)
	wire signed [17:0] sum_row0 = prod0 + prod1 + prod2;
	wire signed [17:0] sum_row1 = prod3 + prod4 + prod5;
	wire signed [17:0] sum_row2 = prod6 + prod7 + prod8;

	// Final accumulation, rounding, and clamping
	wire signed [19:0] acc_sum = acc0_r + acc1_r + acc2_r;
	wire signed [19:0] acc_rounded = acc_sum + 20'sd64;  // Add 0.5 for rounding
	wire signed [12:0] acc_shifted = acc_rounded >>> 7;   // Divide by 128
	wire [7:0] acc_clamped = (acc_shifted < 13'sd0)   ? 8'd0 :
							(acc_shifted > 13'sd255) ? 8'd255 :
							acc_shifted[7:0];

	// Helper: Pack SRAM outputs for easy indexing
	wire [63:0] sram_packed_w = {img_out_w[7], img_out_w[6], img_out_w[5], img_out_w[4],
								img_out_w[3], img_out_w[2], img_out_w[1], img_out_w[0]};

	// Boundary and completion detection
	wire dil1_inc_col_w = (dil_r == 2'd1 && row_cnt_r == 6'd63);
	wire dil2_inc_col_w = (dil_r == 2'd2 && row_cnt_r == 6'd31);
	wire conv_done_w = ((dil1_inc_col_w && col_cnt_r == 6'd63) || 
						(dil2_inc_col_w && col_cnt_r == 6'd31));

	// Padding detection
	wire signed [7:0] win_col_left   = $signed({1'b0, col_cnt_r}) - $signed({6'b0, dil_r});
	wire signed [7:0] win_col_right  = $signed({1'b0, col_cnt_r}) + $signed({6'b0, dil_r});
	wire signed [7:0] win_row_bot    = $signed({1'b0, row_cnt_r}) + $signed({6'b0, str_r}) + $signed({6'b0, dil_r});
	wire pad_left   = (win_col_left < 0);
	wire pad_right  = (win_col_right > 63);
	wire pad_bottom = (win_row_bot > 63);

	// ============================================================================
	// Function: Extract pixel with padding
	// ============================================================================
	function [7:0] extract_with_pad;
		input signed [7:0] col;
		begin
			if (col < 0 || col > 63) begin
				extract_with_pad = 8'd0;  // Zero padding
			end
			else begin
				extract_with_pad = sram_packed_w[(col[2:0] << 3) +: 8];
			end
		end
	endfunction

	// ============================================================================
	// SRAM Instantiation
	// ============================================================================
	genvar j;
	generate
		for (j = 0; j < 8; j = j + 1) begin : sram_gen
			sram_512x8 sram(
				.Q(img_out_w[j]),
				.CLK(i_clk),
				.CEN(1'b0),
				.WEN(wen_r[j]),
				.A(img_addr_r[j]),
				.D(img_in_r[j])
			);
		end
	endgenerate

	// ============================================================================
	// MAC Pipeline (3-stage accumulation)
	// ============================================================================
	always @(posedge i_clk or negedge i_rst_n) begin
		if (!i_rst_n) begin
			acc0_r <= 20'sd0;
			acc1_r <= 20'sd0;
			acc2_r <= 20'sd0;
			mac_stage_r <= 2'd0;
		end
		else if (state_r == S_CONV) begin
			case (mac_stage_r)
				2'd0: begin
					acc0_r <= sum_row0;
					mac_stage_r <= 2'd1;
				end
				2'd1: begin
					acc1_r <= sum_row1;
					mac_stage_r <= 2'd2;
				end
				2'd2: begin
					acc2_r <= sum_row2;
					mac_stage_r <= 2'd0;
				end
			endcase
		end
		else if (state_r == S_CONV_INIT) begin
			mac_stage_r <= 2'd0;
			acc0_r <= 20'sd0;
			acc1_r <= 20'sd0;
			acc2_r <= 20'sd0;
		end
	end

	// ============================================================================
	// Output Logic
	// ============================================================================
	always @(posedge i_clk or negedge i_rst_n) begin
		if (!i_rst_n) begin
			output_data_r <= 8'd0;
			output_addr_r <= 12'd0;
			output_valid_r <= 1'b0;
			startup_delay_r <= 3'd0;
		end
		else if (state_r == S_CONV_INIT) begin
			startup_delay_r <= 3'd0;
			output_valid_r <= 1'b0;
		end
		else if (state_r == S_CONV) begin
			// Track startup delay
			if (startup_delay_r < 3'd3)
				startup_delay_r <= startup_delay_r + 3'd1;
			
			// Output when MAC stage 2 completes and after startup delay
			if (mac_stage_r == 2'd2 && startup_delay_r >= 3'd3) begin
				output_data_r <= acc_clamped;
				output_addr_r <= {row_cnt_r, col_cnt_r};
				output_valid_r <= 1'b1;
			end
			else begin
				output_valid_r <= 1'b0;
			end
		end
		else begin
			output_valid_r <= 1'b0;
		end
	end

	assign o_out_data1  = output_data_r;
	assign o_out_addr1  = output_addr_r;
	assign o_out_valid1 = output_valid_r;

	// ============================================================================
	// Main FSM Combinational Logic
	// ============================================================================
	always @(*) begin
		// Default assignments
		next_state_r = state_r;
		row_cnt_w = row_cnt_r;
		col_cnt_w = col_cnt_r;
		
		for (i = 0; i < 8; i = i + 1) begin
			img_addr_w[i] = img_addr_r[i];
			mul_w[i] = mul_r[i];
		end
		mul_w[8] = mul_r[8];
		
		case (state_r)
			S_IDLE: begin
				if (i_in_valid) next_state_r = S_IMG;
			end
			
			S_IMG: begin
				if (img_addr_r[0] == 9'd511 && flip_r == 1'b1) next_state_r = S_VAL;
			end
			
			S_VAL: begin
				next_state_r = S_WEI;
			end
			
			S_WEI: begin
				if (wei_cnt_r == 2'd2) 
					next_state_r = S_CONV_INIT;
			end
			
			// ====================================================================
			// S_CONV_INIT: Initialize window for new column
			// ====================================================================
			S_CONV_INIT: begin
				next_state_r = S_CONV;
				row_cnt_w = 6'd0;
				
				// Top row - all zeros (padding)
				mul_w[0] = 8'd0;
				mul_w[1] = 8'd0;
				mul_w[2] = 8'd0;
				
				// Middle row (row 0) - extract from current SRAM output
				mul_w[3] = extract_with_pad(win_col_left);
				mul_w[4] = sram_packed_w[col_cnt_r[2:0] * 8 +: 8];
				mul_w[5] = extract_with_pad(win_col_right);
				
				// Bottom row - zeros (will load in first S_CONV cycle)
				mul_w[6] = 8'd0;
				mul_w[7] = 8'd0;
				mul_w[8] = 8'd0;
				
				// Set SRAM addresses to read bottom row
				if (dil_r == 2'd1) begin
					// Dilation = 1, bottom row is row 1
					case (col_cnt_r[2:0])
						3'd0, 3'd1: begin
							img_addr_w[0] = 9'd1;
							img_addr_w[1] = 9'd1;
							img_addr_w[2] = 9'd1;
						end
						3'd2: begin
							img_addr_w[1] = 9'd1;
							img_addr_w[2] = 9'd1;
							img_addr_w[3] = 9'd1;
						end
						3'd3: begin
							img_addr_w[2] = 9'd1;
							img_addr_w[3] = 9'd1;
							img_addr_w[4] = 9'd1;
						end
						3'd4: begin
							img_addr_w[3] = 9'd1;
							img_addr_w[4] = 9'd1;
							img_addr_w[5] = 9'd1;
						end
						3'd5: begin
							img_addr_w[4] = 9'd1;
							img_addr_w[5] = 9'd1;
							img_addr_w[6] = 9'd1;
						end
						3'd6: begin
							img_addr_w[5] = 9'd1;
							img_addr_w[6] = 9'd1;
							img_addr_w[7] = 9'd1;
						end
						3'd7: begin
							img_addr_w[6] = 9'd1;
							img_addr_w[7] = 9'd1;
							img_addr_w[0] = 9'd1;
						end
					endcase
				end
				else begin
					// Dilation = 2, bottom row is row 2
					case (col_cnt_r[2:0])
						3'd0, 3'd2: begin
							img_addr_w[0] = 9'd2;
							img_addr_w[2] = 9'd2;
							img_addr_w[4] = 9'd2;
						end
						3'd1, 3'd3: begin
							img_addr_w[1] = 9'd2;
							img_addr_w[3] = 9'd2;
							img_addr_w[5] = 9'd2;
						end
						3'd4: begin
							img_addr_w[2] = 9'd2;
							img_addr_w[4] = 9'd2;
							img_addr_w[6] = 9'd2;
						end
						3'd5: begin
							img_addr_w[3] = 9'd2;
							img_addr_w[5] = 9'd2;
							img_addr_w[7] = 9'd2;
						end
						3'd6: begin
							img_addr_w[4] = 9'd2;
							img_addr_w[6] = 9'd2;
							img_addr_w[0] = 9'd2;
						end
						3'd7: begin
							img_addr_w[5] = 9'd2;
							img_addr_w[7] = 9'd2;
							img_addr_w[1] = 9'd2;
						end
					endcase
				end
			end
			
			// ====================================================================
			// S_CONV: Main convolution loop
			// ====================================================================
			S_CONV: begin
				if (conv_done_w) begin
					next_state_r = S_DONE;
				end
				else if (dil1_inc_col_w || dil2_inc_col_w) begin
					// Move to next column
					row_cnt_w = 6'd0;
					col_cnt_w = col_cnt_r + str_r;
					next_state_r = S_CONV_INIT;
				end
				else begin
					// Continue vertically in same column
					row_cnt_w = row_cnt_r + str_r;
					
					// Shift window upward
					mul_w[0] = mul_r[3];
					mul_w[1] = mul_r[4];
					mul_w[2] = mul_r[5];
					mul_w[3] = mul_r[6];
					mul_w[4] = mul_r[7];
					mul_w[5] = mul_r[8];
					
					// Load new bottom row from SRAM
					if (pad_bottom) begin
						mul_w[6] = 8'd0;
						mul_w[7] = 8'd0;
						mul_w[8] = 8'd0;
					end
					else begin
						mul_w[6] = pad_left  ? 8'd0 : extract_with_pad(win_col_left);
						mul_w[7] = sram_packed_w[col_cnt_r[2:0] * 8 +: 8];
						mul_w[8] = pad_right ? 8'd0 : extract_with_pad(win_col_right);
					end
					
					// Increment SRAM addresses for next row
					if (dil_r == 2'd1) begin
						// Dilation = 1
						case (col_cnt_r[2:0])
							3'd0, 3'd1: begin
								img_addr_w[0] = img_addr_r[0] + str_r;
								img_addr_w[1] = img_addr_r[1] + str_r;
								img_addr_w[2] = img_addr_r[2] + str_r;
							end
							3'd2: begin
								img_addr_w[1] = img_addr_r[1] + str_r;
								img_addr_w[2] = img_addr_r[2] + str_r;
								img_addr_w[3] = img_addr_r[3] + str_r;
							end
							3'd3: begin
								img_addr_w[2] = img_addr_r[2] + str_r;
								img_addr_w[3] = img_addr_r[3] + str_r;
								img_addr_w[4] = img_addr_r[4] + str_r;
							end
							3'd4: begin
								img_addr_w[3] = img_addr_r[3] + str_r;
								img_addr_w[4] = img_addr_r[4] + str_r;
								img_addr_w[5] = img_addr_r[5] + str_r;
							end
							3'd5: begin
								img_addr_w[4] = img_addr_r[4] + str_r;
								img_addr_w[5] = img_addr_r[5] + str_r;
								img_addr_w[6] = img_addr_r[6] + str_r;
							end
							3'd6: begin
								img_addr_w[5] = img_addr_r[5] + str_r;
								img_addr_w[6] = img_addr_r[6] + str_r;
								img_addr_w[7] = img_addr_r[7] + str_r;
							end
							3'd7: begin
								img_addr_w[6] = img_addr_r[6] + str_r;
								img_addr_w[7] = img_addr_r[7] + str_r;
								img_addr_w[0] = img_addr_r[0] + str_r;
							end
						endcase
					end
					else begin
						// Dilation = 2
						case (col_cnt_r[2:0])
							3'd0, 3'd2: begin
								img_addr_w[0] = img_addr_r[0] + str_r;
								img_addr_w[2] = img_addr_r[2] + str_r;
								img_addr_w[4] = img_addr_r[4] + str_r;
							end
							3'd1, 3'd3: begin
								img_addr_w[1] = img_addr_r[1] + str_r;
								img_addr_w[3] = img_addr_r[3] + str_r;
								img_addr_w[5] = img_addr_r[5] + str_r;
							end
							3'd4: begin
								img_addr_w[2] = img_addr_r[2] + str_r;
								img_addr_w[4] = img_addr_r[4] + str_r;
								img_addr_w[6] = img_addr_r[6] + str_r;
							end
							3'd5: begin
								img_addr_w[3] = img_addr_r[3] + str_r;
								img_addr_w[5] = img_addr_r[5] + str_r;
								img_addr_w[7] = img_addr_r[7] + str_r;
							end
							3'd6: begin
								img_addr_w[4] = img_addr_r[4] + str_r;
								img_addr_w[6] = img_addr_r[6] + str_r;
								img_addr_w[0] = img_addr_r[0] + str_r;
							end
							3'd7: begin
								img_addr_w[5] = img_addr_r[5] + str_r;
								img_addr_w[7] = img_addr_r[7] + str_r;
								img_addr_w[1] = img_addr_r[1] + str_r;
							end
						endcase
					end
				end
			end
			
			S_DONE: begin
				next_state_r = S_DONE;
			end
			
			default: begin
				next_state_r = S_IDLE;
			end
		endcase
	end


	always @(posedge i_clk or negedge i_rst_n) begin
		if (!i_rst_n) begin
			// for barcode
			exe_finish_r <= 0;
			seq_r <= 57'b0;
			curr_seq_r <= 57'b0;
			start_r <= 0;
			row_start_r <= 0;
			index_r <= 0;
			seq_cnt_r <= 0;
			hei_cnt_r <= 0;
			shift_lsb_r <= 0;
			pass_cnt_r <= 0;
			ker_r <= 0;
			str_r <= 0;
			dil_r <= 0;
			barcode_done_r <= 0;
			o_in_ready_r <= 0;
			// for img
			flip_r <= 0;
			img_done_r <= 0;
			// for weight
			wei_cnt_r <= 0;
			for (i = 0; i < 8; i = i + 1) begin
				wen_r[i]      <= 1;
				img_addr_r[i] <= 0;
				img_in_r[i]   <= 0;
			end
			// for conv
			for (i = 0; i < 9; i = i + 1) begin
				mul_r[i] <= 0;
			end
			acc0_r <= 0;
			acc1_r <= 0;
			acc2_r <= 0;
		end
		else begin
			state_r <= next_state_w;
			case (state_r)
				S_IDLE: begin
					// for img
					if (i_in_valid) begin
						for (i = 0; i < 4; i = i + 1) begin
							wen_r[i] <= 0;
						end
						img_in_r[0] <= i_in_data[31:24];
						img_in_r[1] <= i_in_data[23:16];
						img_in_r[2] <= i_in_data[15:8];
						img_in_r[3] <= i_in_data[7:0];
						flip_r <= 1;
					end
				end
				S_IMG: begin
					// for img
					if (i_in_valid) begin
						if (img_addr_r == 511 && flip_r == 1) begin
							o_out_valid1_r <= 1;
							o_out_valid2_r <= 1;
							o_out_valid3_r <= 1;
							o_out_data1_r <= ker_r;
							o_out_data2_r <= str_r;
							o_out_data3_r <= dil_r;
							for (i = 0; i < 8; i = i + 1) img_addr[i] <= 0;
						end
						if (flip_r) begin
							for (i = 0; i < 4; i = i + 1) wen_r[i] <= 0;
							for (i = 4; i < 8; i = i + 1) wen_r <= 1;
							for (i = 0; i < 8; i = i + 1) img_addr_r[i] <= img_addr_r[i] + 1;
							img_in_r[0] <= i_in_data[31:24];
							img_in_r[1] <= i_in_data[23:16];
							img_in_r[2] <= i_in_data[15:8];
							img_in_r[3] <= i_in_data[7:0];
							flip_r <= 0;
						end
						else begin
							img_in_r[4] <= i_in_data[31:24];
							img_in_r[5] <= i_in_data[23:16];
							img_in_r[6] <= i_in_data[15:8];
							img_in_r[7] <= i_in_data[7:0];
							for (i = 0; i < 4; i = i + 1) wen_r[i] <= 1;
							for (i = 4; i < 8; i = i + 1) wen_r[i] <= 0;
							flip_r <= 1;
						end
					end
					// for barcode
					if (i_in_valid && !barcode_done_r) begin  // Stop decoding once done
						// Update shift register and pass counter
						shift_lsb_r <= (pass_cnt_r == 0) ? {9'b0, lsb_w} : {shift_lsb_r[8:0], lsb_w};
						pass_cnt_r <= (pass_cnt_r == 60) ? 0 : pass_cnt_r + 4;  // Fixed: 60 not 62 (0,4,8,...,60 then wrap)
						
						if (start_r) begin
							// Already found potential barcode start, now validating height
							
							// At the beginning of each row (when pass_cnt_r reaches index_r)
							if (!row_start_r && pass_cnt_r >= index_r && pass_cnt_r < index_r + 4) begin
								row_start_r <= 1;
								curr_seq_r <= 57'b0;  // Reset current sequence for this row
							end
							
							// Collect sequence bits in current row
							if (row_start_r && seq_cnt_r < 57) begin
								curr_seq_r <= {curr_seq_r[52:0], lsb_w};
								seq_cnt_r <= seq_cnt_r + 4;
							end
							
							// At end of row (when collected full sequence)
							if (seq_cnt_r >= 56 && row_start_r) begin
								// Check if current row matches the first row
								if (hei_cnt_r == 0) begin
									// First row - check if there's stop
									if ({curr_seq_r[8:0], lsb_w} != STOP_CODE) begin
										start_r <= 0;
										hei_cnt_r <= 0;
										row_start_r <= 0;
										index_r <= 0;
										seq_cnt_r <= 0;
										seq_r <= 57'b0;
									end
									else begin
										seq_r <= {curr_seq_r[52:0], lsb_w};
										hei_cnt_r <= 1;
										seq_cnt_r <= 0;
										row_start_r <= 0;
									end
								end
								else if (hei_cnt_r < 9) begin
									// Rows 2-9: verify they match first row
									if (seq_r == {curr_seq_r[52:0], lsb_w}) begin
										hei_cnt_r <= hei_cnt_r + 1;
										seq_cnt_r <= 0;
										row_start_r <= 0;
									end
									else begin
										// Mismatch - reset and search again
										start_r <= 0;
										hei_cnt_r <= 0;
										row_start_r <= 0;
										index_r <= 0;
										seq_cnt_r <= 0;
										seq_r <= 57'b0;
									end
								end
								else if (hei_cnt_r == 9) begin
									// 10th row: final validation and decode
									if (seq_r == {curr_seq_r[52:0], lsb_w}) begin
										// Valid 10-row barcode found!
										// Decode: seq_r[56:46]=START, [45:35]=K, [34:24]=S, [23:13]=D, [12:0]=STOP
										
										// Validate START and STOP
										if (seq_r[56:46] == START_CODE && seq_r[12:0] == STOP_CODE) begin
											// Decode parameters
											if (decoded_input(seq_r[45:35]) == 3 && 
												decoded_input(seq_r[34:24]) != 0 && 
												decoded_input(seq_r[23:13]) != 0) begin
												ker_r <= decoded_input(seq_r[45:35]);
												str_r <= decoded_input(seq_r[34:24]);
												dil_r <= decoded_input(seq_r[23:13]);
											end
											else begin
												// Invalid parameters (K!=3 or S=0 or D=0)
												ker_r <= 0;
												str_r <= 0;
												dil_r <= 0;
											end
										end
										else begin
											// Invalid START/STOP
											ker_r <= 0;
											str_r <= 0;
											dil_r <= 0;
										end
										barcode_done_r <= 1;  // Mark as complete
									end
									else begin
										// Mismatch on 10th row - reset
										start_r <= 0;
										hei_cnt_r <= 0;
										row_start_r <= 0;
										index_r <= 0;
										seq_cnt_r <= 0;
										seq_r <= 57'b0;
									end
								end
							end
						end
						else begin
							// Search for START_CODE in shift register
							// Check all 4 possible alignments
							if (shift_lsb_r[10:0] == START_CODE) begin
								start_r <= 1;
								seq_cnt_r <= 11;
								seq_r <= {46'b0, shift_lsb_r[10:0]};
								index_r <= pass_cnt_r - 10;
								row_start_r <= 1;
								hei_cnt_r <= 0;
								curr_seq_r <= {46'b0, shift_lsb_r[10:0]};
							end
							else if (shift_lsb_r[11:1] == START_CODE) begin
								start_r <= 1;
								seq_cnt_r <= 12;
								seq_r <= {45'b0, shift_lsb_r[11:1]};
								index_r <= pass_cnt_r - 11;
								row_start_r <= 1;
								hei_cnt_r <= 0;
								curr_seq_r <= {45'b0, shift_lsb_r[11:1]};
							end
							else if (shift_lsb_r[12:2] == START_CODE) begin
								start_r <= 1;
								seq_cnt_r <= 13;
								seq_r <= {44'b0, shift_lsb_r[12:2]};
								index_r <= pass_cnt_r - 12;
								row_start_r <= 1;
								hei_cnt_r <= 0;
								curr_seq_r <= {44'b0, shift_lsb_r[12:2]};
							end
						end
					end
				end 
				S_BUFF: begin
					for (i = 4; i < 8; i = i + 1) wen_r[i] <= 1;
					o_out_valid1_r <= 0;
					o_out_valid2_r <= 0;
					o_out_valid3_r <= 0;
				end
				S_WEI: begin
					// optimization point: if statement or padding reg to 12
					wei_cnt_r <= (wei_cnt_r == 2) ? 0 : wei_cnt_r + 1;
					if (wei_cnt_r == 0) begin
						weight_r[0] <= i_in_data[31:24];
						weight_r[1] <= i_in_data[23:16];
						weight_r[2] <= i_in_data[15:8];
						weight_r[3] <= i_in_data[7:0];
					end
					else if (wei_cnt_r == 1) begin
						weight_r[4] <= i_in_data[31:24];
						weight_r[5] <= i_in_data[23:16];
						weight_r[6] <= i_in_data[15:8];
						weight_r[7] <= i_in_data[7:0];
					end
					else begin
						weight_r[8] <= i_in_data[31:24];
						mul_r[4] <= img_out_w[0];
						img_addr_r[0] <= 1;
						if (dil_r == 1) begin
							mul_r[5] <= img_out_w[1]; 
							img_addr_r[1] <= 1;
						end
						else begin
							mul_r[5] <= img_out_w[2];
							img_addr_r[2] <= 1;
						end
					end
				end
				S_CONV_INIT: begin
					wei_cnt_r <= 1;
					mul_r[6] <= mul_input_w[0];
					mul_r[7] <= mul_input_w[1];
					mul_r[8] <= mul_input_w[2];   // todo: use mux to cut sram_packed
				end
				S_CONV: begin
					mul_r[0] <= mul_r[3];
					mul_r[1] <= mul_r[4];
					mul_r[2] <= mul_r[5];
					mul_r[3] <= mul_r[6];
					mul_r[4] <= mul_r[7];
					mul_r[5] <= mul_r[8];
					mul_r[6] <= mul_input_w[0];
					mul_r[7] <= mul_input_w[1];
					mul_r[8] <= mul_input_w[2];
					wei_cnt_r <= wei_cnt_w;
					o_out_data1_r <= acc_clamped_w;
				end
			endcase
		end
	end

	function automatic [2:0] decoded_input;
		input [10:0] i_data;
		begin
			case (i_data)
				ONE_CODE:   decoded_input = 3'd1;
				TWO_CODE:   decoded_input = 3'd2;
				THREE_CODE: decoded_input = 3'd3;
				default:    decoded_input = 3'd0;
			endcase
		end
	endfunction

endmodule