Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Feb 13 20:25:30 2025
| Host         : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command      : report_design_analysis -file ./report/fir_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu48dr
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------+
|      Characteristics      |                          Path #1                         |
+---------------------------+----------------------------------------------------------+
| Requirement               | 5.000                                                    |
| Path Delay                | 1.513                                                    |
| Logic Delay               | 0.362(24%)                                               |
| Net Delay                 | 1.151(76%)                                               |
| Clock Skew                | 0.015                                                    |
| Slack                     | 3.248                                                    |
| Clock Uncertainty         | 0.035                                                    |
| Clock Relationship        | Timed                                                    |
| Clock Delay Group         | Same Clock                                               |
| Logic Levels              | 3                                                        |
| Routes                    | NA                                                       |
| Logical Path              | FDRE/C-(24)-LUT5-(4)-LUT6-(15)-LUT1-(204)-DSP_OUTPUT/CEP |
| Start Point Clock         | ap_clk                                                   |
| End Point Clock           | ap_clk                                                   |
| DSP Block                 | Seq                                                      |
| RAM Registers             | None-None                                                |
| IO Crossings              | 0                                                        |
| SLR Crossings             | 0                                                        |
| PBlocks                   | 0                                                        |
| High Fanout               | 204                                                      |
| Dont Touch                | 0                                                        |
| Mark Debug                | 0                                                        |
| Start Point Pin Primitive | FDRE/C                                                   |
| End Point Pin Primitive   | DSP_OUTPUT/CEP                                           |
| Start Point Pin           | FSM_sequential_state_reg[1]/C                            |
| End Point Pin             | DSP_OUTPUT_INST/CEP                                      |
+---------------------------+----------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3738, 992)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+
| End Point Clock | Requirement |  2  |  3  |
+-----------------+-------------+-----+-----+
| ap_clk          | 5.000ns     | 455 | 545 |
+-----------------+-------------+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


