This directory contains the YOSYS synthesis reports corressponding to MUL (mkMUL) and ACC (mkAcc) modules for 4-stage pipelined implementation.
