
Node2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000dc8  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080dc8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  20000434  000811fc  00020434  2**2
                  ALLOC
  3 .stack        00000404  200004bc  00081284  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008c0  00081688  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000832f  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000014b7  00000000  00000000  000287e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000238  00000000  00000000  00029c9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000001a8  00000000  00000000  00029ed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00013721  00000000  00000000  0002a07c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000058e7  00000000  00000000  0003d79d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005559a  00000000  00000000  00043084  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000005ec  00000000  00000000  00098620  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00000f34  00000000  00000000  00098c0c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	c0 08 00 20 d5 03 08 00 d1 03 08 00 d1 03 08 00     ... ............
   80010:	d1 03 08 00 d1 03 08 00 d1 03 08 00 00 00 00 00     ................
	...
   8002c:	d1 03 08 00 d1 03 08 00 00 00 00 00 d1 03 08 00     ................
   8003c:	29 0a 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     )...............
   8004c:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   8005c:	d1 03 08 00 d5 0a 08 00 d1 03 08 00 00 00 00 00     ................
   8006c:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
	...
   80084:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   80094:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800a4:	00 00 00 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800b4:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800c4:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800d4:	d1 03 08 00 d1 03 08 00 d1 03 08 00 d1 03 08 00     ................
   800e4:	d1 03 08 00 d1 03 08 00 09 03 08 00 d1 03 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080dc8 	.word	0x00080dc8

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080dc8 	.word	0x00080dc8
   80154:	20000438 	.word	0x20000438
   80158:	00080dc8 	.word	0x00080dc8
   8015c:	00000000 	.word	0x00000000

00080160 <ADC_init>:

void ADC_init(void){	
	
	//ADC->ADC_WPMR = 0x41444301;
	
	ADC->ADC_MR = ADC_MR_FREERUN;
   80160:	4b08      	ldr	r3, [pc, #32]	; (80184 <ADC_init+0x24>)
   80162:	2280      	movs	r2, #128	; 0x80
   80164:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER = ADC_CHER_CH0;
   80166:	2201      	movs	r2, #1
   80168:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_ADC << PMC_PCR_PID_Pos);
   8016a:	4a07      	ldr	r2, [pc, #28]	; (80188 <ADC_init+0x28>)
   8016c:	4907      	ldr	r1, [pc, #28]	; (8018c <ADC_init+0x2c>)
   8016e:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_ADC - 32);
   80172:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
   80176:	f041 0120 	orr.w	r1, r1, #32
   8017a:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
	ADC->ADC_CR = ADC_CR_START;
   8017e:	2202      	movs	r2, #2
   80180:	601a      	str	r2, [r3, #0]
   80182:	4770      	bx	lr
   80184:	400c0000 	.word	0x400c0000
   80188:	400e0600 	.word	0x400e0600
   8018c:	10000025 	.word	0x10000025

00080190 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   80190:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if((num_rx_mb > 8 )|( num_tx_mb > 8) | (num_rx_mb + num_tx_mb > 8))
   80192:	1857      	adds	r7, r2, r1
   80194:	2f08      	cmp	r7, #8
   80196:	bfd4      	ite	le
   80198:	2300      	movle	r3, #0
   8019a:	2301      	movgt	r3, #1
   8019c:	2908      	cmp	r1, #8
   8019e:	bf98      	it	ls
   801a0:	2a08      	cmpls	r2, #8
   801a2:	d85c      	bhi.n	8025e <can_init+0xce>
   801a4:	460d      	mov	r5, r1
   801a6:	2b00      	cmp	r3, #0
   801a8:	d159      	bne.n	8025e <can_init+0xce>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   801aa:	4a2e      	ldr	r2, [pc, #184]	; (80264 <can_init+0xd4>)
   801ac:	6813      	ldr	r3, [r2, #0]
   801ae:	f023 0301 	bic.w	r3, r3, #1
   801b2:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   801b4:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   801b6:	4b2c      	ldr	r3, [pc, #176]	; (80268 <can_init+0xd8>)
   801b8:	f44f 7440 	mov.w	r4, #768	; 0x300
   801bc:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   801be:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   801c0:	f024 0403 	bic.w	r4, r4, #3
   801c4:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   801c6:	2403      	movs	r4, #3
   801c8:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   801ca:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   801cc:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801d0:	4c26      	ldr	r4, [pc, #152]	; (8026c <can_init+0xdc>)
   801d2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801d6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801da:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801de:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   801e2:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   801e4:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   801e6:	e019      	b.n	8021c <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   801e8:	481e      	ldr	r0, [pc, #120]	; (80264 <can_init+0xd4>)
   801ea:	f101 0310 	add.w	r3, r1, #16
   801ee:	015b      	lsls	r3, r3, #5
   801f0:	18c2      	adds	r2, r0, r3
   801f2:	2600      	movs	r6, #0
   801f4:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   801f6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801fa:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801fe:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   80202:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   80206:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80208:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   8020c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80210:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   80214:	2301      	movs	r3, #1
   80216:	408b      	lsls	r3, r1
   80218:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8021a:	3101      	adds	r1, #1
   8021c:	42b9      	cmp	r1, r7
   8021e:	dde3      	ble.n	801e8 <can_init+0x58>
   80220:	2300      	movs	r3, #0
   80222:	e00d      	b.n	80240 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80224:	490f      	ldr	r1, [pc, #60]	; (80264 <can_init+0xd4>)
   80226:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   8022a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   8022e:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80232:	f103 0210 	add.w	r2, r3, #16
   80236:	0152      	lsls	r2, r2, #5
   80238:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8023c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8023e:	3301      	adds	r3, #1
   80240:	42ab      	cmp	r3, r5
   80242:	dbef      	blt.n	80224 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80244:	4b07      	ldr	r3, [pc, #28]	; (80264 <can_init+0xd4>)
   80246:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80248:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8024c:	4a08      	ldr	r2, [pc, #32]	; (80270 <can_init+0xe0>)
   8024e:	6051      	str	r1, [r2, #4]

	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80250:	681a      	ldr	r2, [r3, #0]
   80252:	f042 0201 	orr.w	r2, r2, #1
   80256:	601a      	str	r2, [r3, #0]

	return 0;
   80258:	2000      	movs	r0, #0
}
   8025a:	bcf0      	pop	{r4, r5, r6, r7}
   8025c:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   8025e:	2001      	movs	r0, #1
   80260:	e7fb      	b.n	8025a <can_init+0xca>
   80262:	bf00      	nop
   80264:	400b4000 	.word	0x400b4000
   80268:	400e0e00 	.word	0x400e0e00
   8026c:	1000102b 	.word	0x1000102b
   80270:	e000e100 	.word	0xe000e100

00080274 <can_init_def_tx_rx_mb>:
uint8_t can_init_def_tx_rx_mb(uint32_t can_br){
   80274:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   80276:	2202      	movs	r2, #2
   80278:	2101      	movs	r1, #1
   8027a:	4b01      	ldr	r3, [pc, #4]	; (80280 <can_init_def_tx_rx_mb+0xc>)
   8027c:	4798      	blx	r3
}
   8027e:	bd08      	pop	{r3, pc}
   80280:	00080191 	.word	0x00080191

00080284 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80284:	014b      	lsls	r3, r1, #5
   80286:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8028a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8028e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80292:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80296:	d033      	beq.n	80300 <can_receive+0x7c>
{
   80298:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8029a:	014b      	lsls	r3, r1, #5
   8029c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802a0:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802a4:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   802a8:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   802ac:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   802b0:	f3c5 458a 	ubfx	r5, r5, #18, #11
   802b4:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   802b6:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   802ba:	f3c5 4503 	ubfx	r5, r5, #16, #4
   802be:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   802c0:	2300      	movs	r3, #0
   802c2:	e003      	b.n	802cc <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   802c4:	18c6      	adds	r6, r0, r3
   802c6:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   802c8:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   802ca:	3301      	adds	r3, #1
   802cc:	42ab      	cmp	r3, r5
   802ce:	da05      	bge.n	802dc <can_receive+0x58>
			if(i < 4)
   802d0:	2b03      	cmp	r3, #3
   802d2:	dcf7      	bgt.n	802c4 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   802d4:	18c6      	adds	r6, r0, r3
   802d6:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   802d8:	0a24      	lsrs	r4, r4, #8
   802da:	e7f6      	b.n	802ca <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   802dc:	4b09      	ldr	r3, [pc, #36]	; (80304 <can_receive+0x80>)
   802de:	f101 0210 	add.w	r2, r1, #16
   802e2:	0152      	lsls	r2, r2, #5
   802e4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802e8:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   802ea:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802ee:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802f2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802f6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   802fa:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   802fc:	bc70      	pop	{r4, r5, r6}
   802fe:	4770      	bx	lr
		return 1;
   80300:	2001      	movs	r0, #1
   80302:	4770      	bx	lr
   80304:	400b4000 	.word	0x400b4000

00080308 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   80308:	b510      	push	{r4, lr}
   8030a:	b084      	sub	sp, #16
	if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   8030c:	4b15      	ldr	r3, [pc, #84]	; (80364 <CAN0_Handler+0x5c>)
   8030e:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   80310:	f014 0f06 	tst.w	r4, #6
   80314:	d019      	beq.n	8034a <CAN0_Handler+0x42>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   80316:	f014 0f02 	tst.w	r4, #2
   8031a:	d108      	bne.n	8032e <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   8031c:	f014 0f04 	tst.w	r4, #4
   80320:	d00a      	beq.n	80338 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   80322:	2102      	movs	r1, #2
   80324:	a801      	add	r0, sp, #4
   80326:	4b10      	ldr	r3, [pc, #64]	; (80368 <CAN0_Handler+0x60>)
   80328:	4798      	blx	r3
			printf("CAN0 message arrived in non-used mailbox\n\r");
		}

		if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		for (int i = 0; i < message.data_length; i++)
   8032a:	2300      	movs	r3, #0
   8032c:	e009      	b.n	80342 <CAN0_Handler+0x3a>
			can_receive(&message, 1);
   8032e:	2101      	movs	r1, #1
   80330:	a801      	add	r0, sp, #4
   80332:	4b0d      	ldr	r3, [pc, #52]	; (80368 <CAN0_Handler+0x60>)
   80334:	4798      	blx	r3
   80336:	e7f8      	b.n	8032a <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   80338:	480c      	ldr	r0, [pc, #48]	; (8036c <CAN0_Handler+0x64>)
   8033a:	4b0d      	ldr	r3, [pc, #52]	; (80370 <CAN0_Handler+0x68>)
   8033c:	4798      	blx	r3
   8033e:	e7f4      	b.n	8032a <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   80340:	3301      	adds	r3, #1
   80342:	f89d 2006 	ldrb.w	r2, [sp, #6]
   80346:	4293      	cmp	r3, r2
   80348:	dbfa      	blt.n	80340 <CAN0_Handler+0x38>
			if(DEBUG_INTERRUPT)printf("%d ", message.data[i]);
		}
		if(DEBUG_INTERRUPT)printf("\n\r");
	}
	
	if(can_sr & CAN_SR_MB0)
   8034a:	f014 0f01 	tst.w	r4, #1
   8034e:	d002      	beq.n	80356 <CAN0_Handler+0x4e>
	{
		if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80350:	2201      	movs	r2, #1
   80352:	4b04      	ldr	r3, [pc, #16]	; (80364 <CAN0_Handler+0x5c>)
   80354:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80356:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8035a:	4b06      	ldr	r3, [pc, #24]	; (80374 <CAN0_Handler+0x6c>)
   8035c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();*/
}
   80360:	b004      	add	sp, #16
   80362:	bd10      	pop	{r4, pc}
   80364:	400b4000 	.word	0x400b4000
   80368:	00080285 	.word	0x00080285
   8036c:	00080cac 	.word	0x00080cac
   80370:	000808c5 	.word	0x000808c5
   80374:	e000e100 	.word	0xe000e100

00080378 <DAC_Init>:
 */ 

#include "DAC.h"

void DAC_Init(void){
	DACC->DACC_WPMR = 0x44414300;
   80378:	4b0e      	ldr	r3, [pc, #56]	; (803b4 <DAC_Init+0x3c>)
   8037a:	4a0f      	ldr	r2, [pc, #60]	; (803b8 <DAC_Init+0x40>)
   8037c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	PMC->PMC_PCER1 |= PMC_PCER1_PID38;
   80380:	490e      	ldr	r1, [pc, #56]	; (803bc <DAC_Init+0x44>)
   80382:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   80386:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8038a:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOB->PIO_PDR |= PIO_PDR_P16;	// Disable Register
   8038e:	4a0c      	ldr	r2, [pc, #48]	; (803c0 <DAC_Init+0x48>)
   80390:	6851      	ldr	r1, [r2, #4]
   80392:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
   80396:	6051      	str	r1, [r2, #4]
	PIOB->PIO_ABSR &= ~(1 << 16);	// Peripheral Select A
   80398:	6f11      	ldr	r1, [r2, #112]	; 0x70
   8039a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
   8039e:	6711      	str	r1, [r2, #112]	; 0x70
	//PMC->PMC_PCR = PMC_PCR_EN;
	
	DACC->DACC_MR |= (1 << 16);		//Mode Register, USER_SEL= Ch1
   803a0:	685a      	ldr	r2, [r3, #4]
   803a2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   803a6:	605a      	str	r2, [r3, #4]
				
	DACC->DACC_CHER |= (1 << 1);	//Channel enable register
   803a8:	691a      	ldr	r2, [r3, #16]
   803aa:	f042 0202 	orr.w	r2, r2, #2
   803ae:	611a      	str	r2, [r3, #16]
   803b0:	4770      	bx	lr
   803b2:	bf00      	nop
   803b4:	400c8000 	.word	0x400c8000
   803b8:	44414300 	.word	0x44414300
   803bc:	400e0600 	.word	0x400e0600
   803c0:	400e1000 	.word	0x400e1000

000803c4 <DAC_Control_Motor_Speed>:
	
}


void DAC_Control_Motor_Speed(uint16_t input){
	DACC->DACC_CDR = input;	//Conversion Data Register, Data to convert
   803c4:	4b01      	ldr	r3, [pc, #4]	; (803cc <DAC_Control_Motor_Speed+0x8>)
   803c6:	6218      	str	r0, [r3, #32]
   803c8:	4770      	bx	lr
   803ca:	bf00      	nop
   803cc:	400c8000 	.word	0x400c8000

000803d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   803d0:	e7fe      	b.n	803d0 <Dummy_Handler>
	...

000803d4 <Reset_Handler>:
{
   803d4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   803d6:	4b11      	ldr	r3, [pc, #68]	; (8041c <Reset_Handler+0x48>)
   803d8:	4a11      	ldr	r2, [pc, #68]	; (80420 <Reset_Handler+0x4c>)
   803da:	429a      	cmp	r2, r3
   803dc:	d009      	beq.n	803f2 <Reset_Handler+0x1e>
   803de:	4b0f      	ldr	r3, [pc, #60]	; (8041c <Reset_Handler+0x48>)
   803e0:	4a0f      	ldr	r2, [pc, #60]	; (80420 <Reset_Handler+0x4c>)
   803e2:	e003      	b.n	803ec <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   803e4:	6811      	ldr	r1, [r2, #0]
   803e6:	6019      	str	r1, [r3, #0]
   803e8:	3304      	adds	r3, #4
   803ea:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   803ec:	490d      	ldr	r1, [pc, #52]	; (80424 <Reset_Handler+0x50>)
   803ee:	428b      	cmp	r3, r1
   803f0:	d3f8      	bcc.n	803e4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   803f2:	4b0d      	ldr	r3, [pc, #52]	; (80428 <Reset_Handler+0x54>)
   803f4:	e002      	b.n	803fc <Reset_Handler+0x28>
                *pDest++ = 0;
   803f6:	2200      	movs	r2, #0
   803f8:	601a      	str	r2, [r3, #0]
   803fa:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   803fc:	4a0b      	ldr	r2, [pc, #44]	; (8042c <Reset_Handler+0x58>)
   803fe:	4293      	cmp	r3, r2
   80400:	d3f9      	bcc.n	803f6 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80402:	4b0b      	ldr	r3, [pc, #44]	; (80430 <Reset_Handler+0x5c>)
   80404:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80408:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8040c:	4a09      	ldr	r2, [pc, #36]	; (80434 <Reset_Handler+0x60>)
   8040e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80410:	4b09      	ldr	r3, [pc, #36]	; (80438 <Reset_Handler+0x64>)
   80412:	4798      	blx	r3
        main();
   80414:	4b09      	ldr	r3, [pc, #36]	; (8043c <Reset_Handler+0x68>)
   80416:	4798      	blx	r3
   80418:	e7fe      	b.n	80418 <Reset_Handler+0x44>
   8041a:	bf00      	nop
   8041c:	20000000 	.word	0x20000000
   80420:	00080dc8 	.word	0x00080dc8
   80424:	20000434 	.word	0x20000434
   80428:	20000434 	.word	0x20000434
   8042c:	200004bc 	.word	0x200004bc
   80430:	00080000 	.word	0x00080000
   80434:	e000ed00 	.word	0xe000ed00
   80438:	00080b3d 	.word	0x00080b3d
   8043c:	000804e5 	.word	0x000804e5

00080440 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80440:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80444:	4a20      	ldr	r2, [pc, #128]	; (804c8 <SystemInit+0x88>)
   80446:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80448:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8044c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8044e:	4b1f      	ldr	r3, [pc, #124]	; (804cc <SystemInit+0x8c>)
   80450:	6a1b      	ldr	r3, [r3, #32]
   80452:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80456:	d107      	bne.n	80468 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80458:	4a1d      	ldr	r2, [pc, #116]	; (804d0 <SystemInit+0x90>)
   8045a:	4b1c      	ldr	r3, [pc, #112]	; (804cc <SystemInit+0x8c>)
   8045c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8045e:	4b1b      	ldr	r3, [pc, #108]	; (804cc <SystemInit+0x8c>)
   80460:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80462:	f013 0f01 	tst.w	r3, #1
   80466:	d0fa      	beq.n	8045e <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80468:	4a1a      	ldr	r2, [pc, #104]	; (804d4 <SystemInit+0x94>)
   8046a:	4b18      	ldr	r3, [pc, #96]	; (804cc <SystemInit+0x8c>)
   8046c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8046e:	4b17      	ldr	r3, [pc, #92]	; (804cc <SystemInit+0x8c>)
   80470:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80472:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80476:	d0fa      	beq.n	8046e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80478:	4a14      	ldr	r2, [pc, #80]	; (804cc <SystemInit+0x8c>)
   8047a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8047c:	f023 0303 	bic.w	r3, r3, #3
   80480:	f043 0301 	orr.w	r3, r3, #1
   80484:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80486:	4b11      	ldr	r3, [pc, #68]	; (804cc <SystemInit+0x8c>)
   80488:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8048a:	f013 0f08 	tst.w	r3, #8
   8048e:	d0fa      	beq.n	80486 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80490:	4a11      	ldr	r2, [pc, #68]	; (804d8 <SystemInit+0x98>)
   80492:	4b0e      	ldr	r3, [pc, #56]	; (804cc <SystemInit+0x8c>)
   80494:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80496:	4b0d      	ldr	r3, [pc, #52]	; (804cc <SystemInit+0x8c>)
   80498:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8049a:	f013 0f02 	tst.w	r3, #2
   8049e:	d0fa      	beq.n	80496 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   804a0:	2211      	movs	r2, #17
   804a2:	4b0a      	ldr	r3, [pc, #40]	; (804cc <SystemInit+0x8c>)
   804a4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804a6:	4b09      	ldr	r3, [pc, #36]	; (804cc <SystemInit+0x8c>)
   804a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804aa:	f013 0f08 	tst.w	r3, #8
   804ae:	d0fa      	beq.n	804a6 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   804b0:	2212      	movs	r2, #18
   804b2:	4b06      	ldr	r3, [pc, #24]	; (804cc <SystemInit+0x8c>)
   804b4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   804b6:	4b05      	ldr	r3, [pc, #20]	; (804cc <SystemInit+0x8c>)
   804b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   804ba:	f013 0f08 	tst.w	r3, #8
   804be:	d0fa      	beq.n	804b6 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   804c0:	4a06      	ldr	r2, [pc, #24]	; (804dc <SystemInit+0x9c>)
   804c2:	4b07      	ldr	r3, [pc, #28]	; (804e0 <SystemInit+0xa0>)
   804c4:	601a      	str	r2, [r3, #0]
   804c6:	4770      	bx	lr
   804c8:	400e0a00 	.word	0x400e0a00
   804cc:	400e0600 	.word	0x400e0600
   804d0:	00370809 	.word	0x00370809
   804d4:	01370809 	.word	0x01370809
   804d8:	200d3f01 	.word	0x200d3f01
   804dc:	0501bd00 	.word	0x0501bd00
   804e0:	20000000 	.word	0x20000000

000804e4 <main>:
#include "DAC.h"
#include "motor.h"


int main(void)
{
   804e4:	b500      	push	{lr}
   804e6:	b085      	sub	sp, #20
    /* Initialize the SAM system */
    SystemInit();
   804e8:	4b1a      	ldr	r3, [pc, #104]	; (80554 <main+0x70>)
   804ea:	4798      	blx	r3
	WDT->WDT_MR = WDT_MR_WDDIS;	//Disables watchdog-timer
   804ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   804f0:	4b19      	ldr	r3, [pc, #100]	; (80558 <main+0x74>)
   804f2:	605a      	str	r2, [r3, #4]
	configure_uart();
   804f4:	4b19      	ldr	r3, [pc, #100]	; (8055c <main+0x78>)
   804f6:	4798      	blx	r3
	
	can_init_def_tx_rx_mb(CAN_BR_values);
   804f8:	4819      	ldr	r0, [pc, #100]	; (80560 <main+0x7c>)
   804fa:	4b1a      	ldr	r3, [pc, #104]	; (80564 <main+0x80>)
   804fc:	4798      	blx	r3
	ADC_init();
   804fe:	4b1a      	ldr	r3, [pc, #104]	; (80568 <main+0x84>)
   80500:	4798      	blx	r3
	PWM_init();
   80502:	4b1a      	ldr	r3, [pc, #104]	; (8056c <main+0x88>)
   80504:	4798      	blx	r3
	DAC_Init();
   80506:	4b1a      	ldr	r3, [pc, #104]	; (80570 <main+0x8c>)
   80508:	4798      	blx	r3
	MOTOR_init();
   8050a:	4b1a      	ldr	r3, [pc, #104]	; (80574 <main+0x90>)
   8050c:	4798      	blx	r3
	
	PIOA->PIO_PER = (1 << 19)|(1 << 20);
   8050e:	4b1a      	ldr	r3, [pc, #104]	; (80578 <main+0x94>)
   80510:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
   80514:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER = (1 << 19)|(1 << 20);
   80516:	611a      	str	r2, [r3, #16]
	PIOA->PIO_SODR = (1 << 19)|(1 << 20);
   80518:	631a      	str	r2, [r3, #48]	; 0x30
	//int score_flags = 0;
	

	while (1) {
	
		can_receive(&msg, 0);
   8051a:	2100      	movs	r1, #0
   8051c:	a801      	add	r0, sp, #4
   8051e:	4b17      	ldr	r3, [pc, #92]	; (8057c <main+0x98>)
   80520:	4798      	blx	r3

		PWM_DC_from_joystick(msg.data[0]);
   80522:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80526:	4b16      	ldr	r3, [pc, #88]	; (80580 <main+0x9c>)
   80528:	4798      	blx	r3
		printf("Slider: %u \r\n", msg.data[1]);
   8052a:	f89d 1008 	ldrb.w	r1, [sp, #8]
   8052e:	4815      	ldr	r0, [pc, #84]	; (80584 <main+0xa0>)
   80530:	4c15      	ldr	r4, [pc, #84]	; (80588 <main+0xa4>)
   80532:	47a0      	blx	r4
		printf("Button A: %u	\t Button B: %u \r\n", msg.data[2], msg.data[3]);
   80534:	f89d 200a 	ldrb.w	r2, [sp, #10]
   80538:	f89d 1009 	ldrb.w	r1, [sp, #9]
   8053c:	4813      	ldr	r0, [pc, #76]	; (8058c <main+0xa8>)
   8053e:	47a0      	blx	r4
	
		DAC_Control_Motor_Speed(500);
   80540:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
   80544:	4b12      	ldr	r3, [pc, #72]	; (80590 <main+0xac>)
   80546:	4798      	blx	r3
		MOTOR_read_encoder();
   80548:	4b12      	ldr	r3, [pc, #72]	; (80594 <main+0xb0>)
   8054a:	4798      	blx	r3
		printf("------------------------------------%c\r\n", ' ');
   8054c:	2120      	movs	r1, #32
   8054e:	4812      	ldr	r0, [pc, #72]	; (80598 <main+0xb4>)
   80550:	47a0      	blx	r4
   80552:	e7e2      	b.n	8051a <main+0x36>
   80554:	00080441 	.word	0x00080441
   80558:	400e1a50 	.word	0x400e1a50
   8055c:	00080a49 	.word	0x00080a49
   80560:	00290165 	.word	0x00290165
   80564:	00080275 	.word	0x00080275
   80568:	00080161 	.word	0x00080161
   8056c:	00080911 	.word	0x00080911
   80570:	00080379 	.word	0x00080379
   80574:	0008059d 	.word	0x0008059d
   80578:	400e0e00 	.word	0x400e0e00
   8057c:	00080285 	.word	0x00080285
   80580:	00080975 	.word	0x00080975
   80584:	00080cd8 	.word	0x00080cd8
   80588:	000808c5 	.word	0x000808c5
   8058c:	00080ce8 	.word	0x00080ce8
   80590:	000803c5 	.word	0x000803c5
   80594:	000805dd 	.word	0x000805dd
   80598:	00080d08 	.word	0x00080d08

0008059c <MOTOR_init>:
 */ 

#include "motor.h"


void MOTOR_init(void){
   8059c:	b538      	push	{r3, r4, r5, lr}
	PIOD->PIO_PER |= EN|NOT_RST|NOT_OE|SEL|DIR;
   8059e:	4c0c      	ldr	r4, [pc, #48]	; (805d0 <MOTOR_init+0x34>)
   805a0:	6822      	ldr	r2, [r4, #0]
   805a2:	f240 6107 	movw	r1, #1543	; 0x607
   805a6:	430a      	orrs	r2, r1
   805a8:	6022      	str	r2, [r4, #0]
	
	PIOD->PIO_OER |= EN|NOT_RST|NOT_OE|SEL|DIR;
   805aa:	6923      	ldr	r3, [r4, #16]
   805ac:	430b      	orrs	r3, r1
   805ae:	6123      	str	r3, [r4, #16]
	
	PIOD->PIO_CODR = NOT_RST;
   805b0:	2502      	movs	r5, #2
   805b2:	6365      	str	r5, [r4, #52]	; 0x34
	PIOD->PIO_SODR = EN|NOT_OE;	//NOT_OE for å ikke sample i utgangspunkt?
   805b4:	f240 2301 	movw	r3, #513	; 0x201
   805b8:	6323      	str	r3, [r4, #48]	; 0x30
	
	//Kjør til en side for å kalibrere?
	
	_delay_ms(50);
   805ba:	2032      	movs	r0, #50	; 0x32
   805bc:	4b05      	ldr	r3, [pc, #20]	; (805d4 <MOTOR_init+0x38>)
   805be:	4798      	blx	r3
	
	PIOD->PIO_SODR = NOT_RST;
   805c0:	6325      	str	r5, [r4, #48]	; 0x30
	
	PIOC->PIO_ODR |= 0x1FE;	//PIN 1 til 8
   805c2:	4a05      	ldr	r2, [pc, #20]	; (805d8 <MOTOR_init+0x3c>)
   805c4:	6953      	ldr	r3, [r2, #20]
   805c6:	f443 73ff 	orr.w	r3, r3, #510	; 0x1fe
   805ca:	6153      	str	r3, [r2, #20]
   805cc:	bd38      	pop	{r3, r4, r5, pc}
   805ce:	bf00      	nop
   805d0:	400e1400 	.word	0x400e1400
   805d4:	00080a09 	.word	0x00080a09
   805d8:	400e1200 	.word	0x400e1200

000805dc <MOTOR_read_encoder>:
}



void MOTOR_read_encoder(void){
   805dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	// 1: Set !OE low, to sample and hold the encoder value
	PIOD->PIO_CODR = NOT_OE;
   805e0:	4c0e      	ldr	r4, [pc, #56]	; (8061c <MOTOR_read_encoder+0x40>)
   805e2:	2501      	movs	r5, #1
   805e4:	6365      	str	r5, [r4, #52]	; 0x34

	// 2: Set SEL low to output high byte
	PIOD->PIO_CODR = SEL;
   805e6:	f04f 0904 	mov.w	r9, #4
   805ea:	f8c4 9034 	str.w	r9, [r4, #52]	; 0x34
	
	// 3: Wait approx. 20 microseconds for output to settle
	
	_delay_us(20);
   805ee:	2014      	movs	r0, #20
   805f0:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80630 <MOTOR_read_encoder+0x54>
   805f4:	47c0      	blx	r8
	
	// 4: Read MJ2 to get high byte
	uint8_t encoder_high_byte = (PIOC->PIO_PDSR >> 1);
   805f6:	4f0a      	ldr	r7, [pc, #40]	; (80620 <MOTOR_read_encoder+0x44>)
   805f8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
	printf("ENCODA High BYTE: %x \r\n", encoder_high_byte);
   805fa:	f3c1 0147 	ubfx	r1, r1, #1, #8
   805fe:	4809      	ldr	r0, [pc, #36]	; (80624 <MOTOR_read_encoder+0x48>)
   80600:	4e09      	ldr	r6, [pc, #36]	; (80628 <MOTOR_read_encoder+0x4c>)
   80602:	47b0      	blx	r6
	
	// 5: Set SEL high to output low byte
	PIOD->PIO_SODR = SEL;
   80604:	f8c4 9030 	str.w	r9, [r4, #48]	; 0x30
	
	// 6: Wait approx. 20 microseconds
	_delay_us(20);
   80608:	2014      	movs	r0, #20
   8060a:	47c0      	blx	r8
	
	// 7: Read MJ2 to get low byte
	uint8_t encoder_low_byte = (PIOC->PIO_PDSR >> 1);
   8060c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
	printf("ENCODA low BYTE: %x \r\n", encoder_low_byte);
   8060e:	f3c1 0147 	ubfx	r1, r1, #1, #8
   80612:	4806      	ldr	r0, [pc, #24]	; (8062c <MOTOR_read_encoder+0x50>)
   80614:	47b0      	blx	r6
	// 8: Set !OE to hi
	PIOD->PIO_SODR = NOT_OE;
   80616:	6325      	str	r5, [r4, #48]	; 0x30
   80618:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8061c:	400e1400 	.word	0x400e1400
   80620:	400e1200 	.word	0x400e1200
   80624:	00080d34 	.word	0x00080d34
   80628:	000808c5 	.word	0x000808c5
   8062c:	00080d4c 	.word	0x00080d4c
   80630:	000809e9 	.word	0x000809e9

00080634 <printchar>:
//#include "printf_stdarg.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80634:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80636:	b2c8      	uxtb	r0, r1
   80638:	4b01      	ldr	r3, [pc, #4]	; (80640 <printchar+0xc>)
   8063a:	4798      	blx	r3
   8063c:	bd08      	pop	{r3, pc}
   8063e:	bf00      	nop
   80640:	00080ab1 	.word	0x00080ab1

00080644 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80648:	4607      	mov	r7, r0
   8064a:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   8064c:	1e15      	subs	r5, r2, #0
   8064e:	dd02      	ble.n	80656 <prints+0x12>
   80650:	460a      	mov	r2, r1
   80652:	2100      	movs	r1, #0
   80654:	e004      	b.n	80660 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80656:	f04f 0820 	mov.w	r8, #32
   8065a:	e00e      	b.n	8067a <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   8065c:	3101      	adds	r1, #1
   8065e:	3201      	adds	r2, #1
   80660:	7810      	ldrb	r0, [r2, #0]
   80662:	2800      	cmp	r0, #0
   80664:	d1fa      	bne.n	8065c <prints+0x18>
		if (len >= width) width = 0;
   80666:	42a9      	cmp	r1, r5
   80668:	da01      	bge.n	8066e <prints+0x2a>
		else width -= len;
   8066a:	1a6d      	subs	r5, r5, r1
   8066c:	e000      	b.n	80670 <prints+0x2c>
		if (len >= width) width = 0;
   8066e:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80670:	f013 0f02 	tst.w	r3, #2
   80674:	d106      	bne.n	80684 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80676:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   8067a:	f013 0401 	ands.w	r4, r3, #1
   8067e:	d00a      	beq.n	80696 <prints+0x52>
	register int pc = 0, padchar = ' ';
   80680:	2400      	movs	r4, #0
   80682:	e010      	b.n	806a6 <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80684:	f04f 0830 	mov.w	r8, #48	; 0x30
   80688:	e7f7      	b.n	8067a <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   8068a:	4641      	mov	r1, r8
   8068c:	4638      	mov	r0, r7
   8068e:	4b0d      	ldr	r3, [pc, #52]	; (806c4 <prints+0x80>)
   80690:	4798      	blx	r3
			++pc;
   80692:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80694:	3d01      	subs	r5, #1
   80696:	2d00      	cmp	r5, #0
   80698:	dcf7      	bgt.n	8068a <prints+0x46>
   8069a:	e004      	b.n	806a6 <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   8069c:	4638      	mov	r0, r7
   8069e:	4b09      	ldr	r3, [pc, #36]	; (806c4 <prints+0x80>)
   806a0:	4798      	blx	r3
		++pc;
   806a2:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   806a4:	3601      	adds	r6, #1
   806a6:	7831      	ldrb	r1, [r6, #0]
   806a8:	2900      	cmp	r1, #0
   806aa:	d1f7      	bne.n	8069c <prints+0x58>
   806ac:	e005      	b.n	806ba <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   806ae:	4641      	mov	r1, r8
   806b0:	4638      	mov	r0, r7
   806b2:	4b04      	ldr	r3, [pc, #16]	; (806c4 <prints+0x80>)
   806b4:	4798      	blx	r3
		++pc;
   806b6:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   806b8:	3d01      	subs	r5, #1
   806ba:	2d00      	cmp	r5, #0
   806bc:	dcf7      	bgt.n	806ae <prints+0x6a>
	}

	return pc;
}
   806be:	4620      	mov	r0, r4
   806c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   806c4:	00080635 	.word	0x00080635

000806c8 <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   806c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   806ca:	b085      	sub	sp, #20
   806cc:	4607      	mov	r7, r0
   806ce:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   806d0:	b151      	cbz	r1, 806e8 <printi+0x20>
   806d2:	461e      	mov	r6, r3
   806d4:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   806d6:	b113      	cbz	r3, 806de <printi+0x16>
   806d8:	2a0a      	cmp	r2, #10
   806da:	d012      	beq.n	80702 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   806dc:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   806de:	ad04      	add	r5, sp, #16
   806e0:	2300      	movs	r3, #0
   806e2:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   806e6:	e018      	b.n	8071a <printi+0x52>
		print_buf[0] = '0';
   806e8:	2330      	movs	r3, #48	; 0x30
   806ea:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   806ee:	2300      	movs	r3, #0
   806f0:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   806f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   806f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   806f8:	a901      	add	r1, sp, #4
   806fa:	4638      	mov	r0, r7
   806fc:	4c1b      	ldr	r4, [pc, #108]	; (8076c <printi+0xa4>)
   806fe:	47a0      	blx	r4
   80700:	e029      	b.n	80756 <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80702:	2900      	cmp	r1, #0
   80704:	db01      	blt.n	8070a <printi+0x42>
	register int t, neg = 0, pc = 0;
   80706:	2600      	movs	r6, #0
   80708:	e7e9      	b.n	806de <printi+0x16>
		u = -i;
   8070a:	424c      	negs	r4, r1
		neg = 1;
   8070c:	2601      	movs	r6, #1
   8070e:	e7e6      	b.n	806de <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80710:	3330      	adds	r3, #48	; 0x30
   80712:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80716:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   8071a:	b14c      	cbz	r4, 80730 <printi+0x68>
		t = u % b;
   8071c:	fbb4 f3f2 	udiv	r3, r4, r2
   80720:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80724:	2b09      	cmp	r3, #9
   80726:	ddf3      	ble.n	80710 <printi+0x48>
			t += letbase - '0' - 10;
   80728:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   8072c:	440b      	add	r3, r1
   8072e:	e7ef      	b.n	80710 <printi+0x48>
	}

	if (neg) {
   80730:	b156      	cbz	r6, 80748 <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80734:	b11b      	cbz	r3, 8073e <printi+0x76>
   80736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80738:	f013 0f02 	tst.w	r3, #2
   8073c:	d10d      	bne.n	8075a <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   8073e:	232d      	movs	r3, #45	; 0x2d
   80740:	f805 3c01 	strb.w	r3, [r5, #-1]
   80744:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80746:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80748:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8074a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8074c:	4629      	mov	r1, r5
   8074e:	4638      	mov	r0, r7
   80750:	4c06      	ldr	r4, [pc, #24]	; (8076c <printi+0xa4>)
   80752:	47a0      	blx	r4
   80754:	4430      	add	r0, r6
}
   80756:	b005      	add	sp, #20
   80758:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   8075a:	212d      	movs	r1, #45	; 0x2d
   8075c:	4638      	mov	r0, r7
   8075e:	4b04      	ldr	r3, [pc, #16]	; (80770 <printi+0xa8>)
   80760:	4798      	blx	r3
			--width;
   80762:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80764:	3b01      	subs	r3, #1
   80766:	930a      	str	r3, [sp, #40]	; 0x28
   80768:	e7ee      	b.n	80748 <printi+0x80>
   8076a:	bf00      	nop
   8076c:	00080645 	.word	0x00080645
   80770:	00080635 	.word	0x00080635

00080774 <print>:

static int print( char **out, const char *format, va_list args )
{
   80774:	b5f0      	push	{r4, r5, r6, r7, lr}
   80776:	b089      	sub	sp, #36	; 0x24
   80778:	4606      	mov	r6, r0
   8077a:	460c      	mov	r4, r1
   8077c:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   8077e:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80780:	e081      	b.n	80886 <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80782:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80784:	2301      	movs	r3, #1
   80786:	e08b      	b.n	808a0 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80788:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   8078a:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   8078e:	7822      	ldrb	r2, [r4, #0]
   80790:	2a30      	cmp	r2, #48	; 0x30
   80792:	d0f9      	beq.n	80788 <print+0x14>
   80794:	2200      	movs	r2, #0
   80796:	e006      	b.n	807a6 <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80798:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   8079c:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   8079e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   807a2:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   807a4:	3401      	adds	r4, #1
   807a6:	7821      	ldrb	r1, [r4, #0]
   807a8:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   807ac:	b2c0      	uxtb	r0, r0
   807ae:	2809      	cmp	r0, #9
   807b0:	d9f2      	bls.n	80798 <print+0x24>
			}
			if( *format == 's' ) {
   807b2:	2973      	cmp	r1, #115	; 0x73
   807b4:	d018      	beq.n	807e8 <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   807b6:	2964      	cmp	r1, #100	; 0x64
   807b8:	d022      	beq.n	80800 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   807ba:	2978      	cmp	r1, #120	; 0x78
   807bc:	d02f      	beq.n	8081e <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   807be:	2958      	cmp	r1, #88	; 0x58
   807c0:	d03c      	beq.n	8083c <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   807c2:	2975      	cmp	r1, #117	; 0x75
   807c4:	d049      	beq.n	8085a <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   807c6:	2963      	cmp	r1, #99	; 0x63
   807c8:	d15c      	bne.n	80884 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   807ca:	9905      	ldr	r1, [sp, #20]
   807cc:	1d08      	adds	r0, r1, #4
   807ce:	9005      	str	r0, [sp, #20]
   807d0:	7809      	ldrb	r1, [r1, #0]
   807d2:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   807d6:	2100      	movs	r1, #0
   807d8:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   807dc:	a907      	add	r1, sp, #28
   807de:	4630      	mov	r0, r6
   807e0:	4f34      	ldr	r7, [pc, #208]	; (808b4 <print+0x140>)
   807e2:	47b8      	blx	r7
   807e4:	4405      	add	r5, r0
				continue;
   807e6:	e04d      	b.n	80884 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   807e8:	9905      	ldr	r1, [sp, #20]
   807ea:	1d08      	adds	r0, r1, #4
   807ec:	9005      	str	r0, [sp, #20]
   807ee:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   807f0:	b121      	cbz	r1, 807fc <print+0x88>
   807f2:	4630      	mov	r0, r6
   807f4:	4f2f      	ldr	r7, [pc, #188]	; (808b4 <print+0x140>)
   807f6:	47b8      	blx	r7
   807f8:	4405      	add	r5, r0
				continue;
   807fa:	e043      	b.n	80884 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   807fc:	492e      	ldr	r1, [pc, #184]	; (808b8 <print+0x144>)
   807fe:	e7f8      	b.n	807f2 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80800:	9905      	ldr	r1, [sp, #20]
   80802:	1d08      	adds	r0, r1, #4
   80804:	9005      	str	r0, [sp, #20]
   80806:	6809      	ldr	r1, [r1, #0]
   80808:	2061      	movs	r0, #97	; 0x61
   8080a:	9002      	str	r0, [sp, #8]
   8080c:	9301      	str	r3, [sp, #4]
   8080e:	9200      	str	r2, [sp, #0]
   80810:	2301      	movs	r3, #1
   80812:	220a      	movs	r2, #10
   80814:	4630      	mov	r0, r6
   80816:	4f29      	ldr	r7, [pc, #164]	; (808bc <print+0x148>)
   80818:	47b8      	blx	r7
   8081a:	4405      	add	r5, r0
				continue;
   8081c:	e032      	b.n	80884 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   8081e:	9905      	ldr	r1, [sp, #20]
   80820:	1d08      	adds	r0, r1, #4
   80822:	9005      	str	r0, [sp, #20]
   80824:	6809      	ldr	r1, [r1, #0]
   80826:	2061      	movs	r0, #97	; 0x61
   80828:	9002      	str	r0, [sp, #8]
   8082a:	9301      	str	r3, [sp, #4]
   8082c:	9200      	str	r2, [sp, #0]
   8082e:	2300      	movs	r3, #0
   80830:	2210      	movs	r2, #16
   80832:	4630      	mov	r0, r6
   80834:	4f21      	ldr	r7, [pc, #132]	; (808bc <print+0x148>)
   80836:	47b8      	blx	r7
   80838:	4405      	add	r5, r0
				continue;
   8083a:	e023      	b.n	80884 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   8083c:	9905      	ldr	r1, [sp, #20]
   8083e:	1d08      	adds	r0, r1, #4
   80840:	9005      	str	r0, [sp, #20]
   80842:	6809      	ldr	r1, [r1, #0]
   80844:	2041      	movs	r0, #65	; 0x41
   80846:	9002      	str	r0, [sp, #8]
   80848:	9301      	str	r3, [sp, #4]
   8084a:	9200      	str	r2, [sp, #0]
   8084c:	2300      	movs	r3, #0
   8084e:	2210      	movs	r2, #16
   80850:	4630      	mov	r0, r6
   80852:	4f1a      	ldr	r7, [pc, #104]	; (808bc <print+0x148>)
   80854:	47b8      	blx	r7
   80856:	4405      	add	r5, r0
				continue;
   80858:	e014      	b.n	80884 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   8085a:	9905      	ldr	r1, [sp, #20]
   8085c:	1d08      	adds	r0, r1, #4
   8085e:	9005      	str	r0, [sp, #20]
   80860:	6809      	ldr	r1, [r1, #0]
   80862:	2061      	movs	r0, #97	; 0x61
   80864:	9002      	str	r0, [sp, #8]
   80866:	9301      	str	r3, [sp, #4]
   80868:	9200      	str	r2, [sp, #0]
   8086a:	2300      	movs	r3, #0
   8086c:	220a      	movs	r2, #10
   8086e:	4630      	mov	r0, r6
   80870:	4f12      	ldr	r7, [pc, #72]	; (808bc <print+0x148>)
   80872:	47b8      	blx	r7
   80874:	4405      	add	r5, r0
				continue;
   80876:	e005      	b.n	80884 <print+0x110>
			++format;
   80878:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   8087a:	7821      	ldrb	r1, [r4, #0]
   8087c:	4630      	mov	r0, r6
   8087e:	4b10      	ldr	r3, [pc, #64]	; (808c0 <print+0x14c>)
   80880:	4798      	blx	r3
			++pc;
   80882:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80884:	3401      	adds	r4, #1
   80886:	7823      	ldrb	r3, [r4, #0]
   80888:	b163      	cbz	r3, 808a4 <print+0x130>
		if (*format == '%') {
   8088a:	2b25      	cmp	r3, #37	; 0x25
   8088c:	d1f5      	bne.n	8087a <print+0x106>
			++format;
   8088e:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80890:	7863      	ldrb	r3, [r4, #1]
   80892:	b13b      	cbz	r3, 808a4 <print+0x130>
			if (*format == '%') goto out;
   80894:	2b25      	cmp	r3, #37	; 0x25
   80896:	d0ef      	beq.n	80878 <print+0x104>
			if (*format == '-') {
   80898:	2b2d      	cmp	r3, #45	; 0x2d
   8089a:	f43f af72 	beq.w	80782 <print+0xe>
			width = pad = 0;
   8089e:	2300      	movs	r3, #0
   808a0:	4614      	mov	r4, r2
   808a2:	e774      	b.n	8078e <print+0x1a>
		}
	}
	if (out) **out = '\0';
   808a4:	b116      	cbz	r6, 808ac <print+0x138>
   808a6:	6833      	ldr	r3, [r6, #0]
   808a8:	2200      	movs	r2, #0
   808aa:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   808ac:	4628      	mov	r0, r5
   808ae:	b009      	add	sp, #36	; 0x24
   808b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808b2:	bf00      	nop
   808b4:	00080645 	.word	0x00080645
   808b8:	00080d64 	.word	0x00080d64
   808bc:	000806c9 	.word	0x000806c9
   808c0:	00080635 	.word	0x00080635

000808c4 <printf>:

int printf(const char *format, ...)
{
   808c4:	b40f      	push	{r0, r1, r2, r3}
   808c6:	b500      	push	{lr}
   808c8:	b083      	sub	sp, #12
   808ca:	aa04      	add	r2, sp, #16
   808cc:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   808d0:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   808d2:	2000      	movs	r0, #0
   808d4:	4b03      	ldr	r3, [pc, #12]	; (808e4 <printf+0x20>)
   808d6:	4798      	blx	r3
}
   808d8:	b003      	add	sp, #12
   808da:	f85d eb04 	ldr.w	lr, [sp], #4
   808de:	b004      	add	sp, #16
   808e0:	4770      	bx	lr
   808e2:	bf00      	nop
   808e4:	00080775 	.word	0x00080775

000808e8 <PWM_duty_cycle_update>:
	
	PWM_duty_cycle_update(122);
}

void PWM_duty_cycle_update(int CDTYUPD){
	if (CDTYUPD < (DC_Value_Min)){
   808e8:	284f      	cmp	r0, #79	; 0x4f
   808ea:	dd05      	ble.n	808f8 <PWM_duty_cycle_update+0x10>
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Min;
	}else if(CDTYUPD > DC_Value_Max){
   808ec:	28a5      	cmp	r0, #165	; 0xa5
   808ee:	dc08      	bgt.n	80902 <PWM_duty_cycle_update+0x1a>
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Max;
	}else{
		PWM->PWM_CH_NUM[CH].PWM_CDTY = CDTYUPD;
   808f0:	4b06      	ldr	r3, [pc, #24]	; (8090c <PWM_duty_cycle_update+0x24>)
   808f2:	f8c3 02a4 	str.w	r0, [r3, #676]	; 0x2a4
   808f6:	4770      	bx	lr
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Min;
   808f8:	2250      	movs	r2, #80	; 0x50
   808fa:	4b04      	ldr	r3, [pc, #16]	; (8090c <PWM_duty_cycle_update+0x24>)
   808fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   80900:	4770      	bx	lr
		PWM->PWM_CH_NUM[CH].PWM_CDTY = DC_Value_Max;
   80902:	22a5      	movs	r2, #165	; 0xa5
   80904:	4b01      	ldr	r3, [pc, #4]	; (8090c <PWM_duty_cycle_update+0x24>)
   80906:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
   8090a:	4770      	bx	lr
   8090c:	40094000 	.word	0x40094000

00080910 <PWM_init>:
void PWM_init(void){
   80910:	b508      	push	{r3, lr}
	PWM->PWM_ENA = PWM_ENA_CHID5;		// Enable PWM channel 5.
   80912:	4b14      	ldr	r3, [pc, #80]	; (80964 <PWM_init+0x54>)
   80914:	2220      	movs	r2, #32
   80916:	605a      	str	r2, [r3, #4]
	PMC->PMC_PCER1 |= PMC_PCER1_PID36;	// Peripheral Clock Enable, 0 eller 1?
   80918:	4913      	ldr	r1, [pc, #76]	; (80968 <PWM_init+0x58>)
   8091a:	f8d1 2100 	ldr.w	r2, [r1, #256]	; 0x100
   8091e:	f042 0210 	orr.w	r2, r2, #16
   80922:	f8c1 2100 	str.w	r2, [r1, #256]	; 0x100
	PIOC->PIO_PDR |= PIO_PDR_P19;		// Disable Register
   80926:	4a11      	ldr	r2, [pc, #68]	; (8096c <PWM_init+0x5c>)
   80928:	6850      	ldr	r0, [r2, #4]
   8092a:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
   8092e:	6050      	str	r0, [r2, #4]
	PIOC->PIO_ABSR |= PIO_ABSR_P19;		// Peripheral Select
   80930:	6f10      	ldr	r0, [r2, #112]	; 0x70
   80932:	f440 2000 	orr.w	r0, r0, #524288	; 0x80000
   80936:	6710      	str	r0, [r2, #112]	; 0x70
	PMC->PMC_PCR = PMC_PCR_EN;	
   80938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8093c:	f8c1 210c 	str.w	r2, [r1, #268]	; 0x10c
	PWM->PWM_CLK |= PWM_CLK_DIVA(1);	// No dividing	
   80940:	681a      	ldr	r2, [r3, #0]
   80942:	f042 0201 	orr.w	r2, r2, #1
   80946:	601a      	str	r2, [r3, #0]
	PWM->PWM_CLK |= PWM_CLK_PREA(0);	// CLK = MCK
   80948:	681a      	ldr	r2, [r3, #0]
   8094a:	601a      	str	r2, [r3, #0]
	PWM->PWM_CH_NUM[CH].PWM_CMR = PWM_CMR_CPRE_MCK_DIV_1024 | PWM_CMR_CPOL;
   8094c:	f240 220a 	movw	r2, #522	; 0x20a
   80950:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	PWM->PWM_CH_NUM[CH].PWM_CPRD = CPRD; 
   80954:	f240 6269 	movw	r2, #1641	; 0x669
   80958:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	PWM_duty_cycle_update(122);
   8095c:	207a      	movs	r0, #122	; 0x7a
   8095e:	4b04      	ldr	r3, [pc, #16]	; (80970 <PWM_init+0x60>)
   80960:	4798      	blx	r3
   80962:	bd08      	pop	{r3, pc}
   80964:	40094000 	.word	0x40094000
   80968:	400e0600 	.word	0x400e0600
   8096c:	400e1200 	.word	0x400e1200
   80970:	000808e9 	.word	0x000808e9

00080974 <PWM_DC_from_joystick>:
	}
}

void PWM_DC_from_joystick(uint8_t x_percentage){
   80974:	b510      	push	{r4, lr}
   80976:	4604      	mov	r4, r0
	printf("X-PERCENTAGE: %u\r\n", x_percentage);
   80978:	4601      	mov	r1, r0
   8097a:	4808      	ldr	r0, [pc, #32]	; (8099c <PWM_DC_from_joystick+0x28>)
   8097c:	4b08      	ldr	r3, [pc, #32]	; (809a0 <PWM_DC_from_joystick+0x2c>)
   8097e:	4798      	blx	r3
	int CDTYUPD = (DC_Value_Min + ((x_percentage)*(DC_Value_Max-DC_Value_Min))/100);
   80980:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   80984:	eb04 1404 	add.w	r4, r4, r4, lsl #4
   80988:	4806      	ldr	r0, [pc, #24]	; (809a4 <PWM_DC_from_joystick+0x30>)
   8098a:	fb80 3004 	smull	r3, r0, r0, r4
   8098e:	17e4      	asrs	r4, r4, #31
   80990:	ebc4 1060 	rsb	r0, r4, r0, asr #5
	PWM_duty_cycle_update(CDTYUPD);
   80994:	3050      	adds	r0, #80	; 0x50
   80996:	4b04      	ldr	r3, [pc, #16]	; (809a8 <PWM_DC_from_joystick+0x34>)
   80998:	4798      	blx	r3
   8099a:	bd10      	pop	{r4, pc}
   8099c:	00080d6c 	.word	0x00080d6c
   809a0:	000808c5 	.word	0x000808c5
   809a4:	51eb851f 	.word	0x51eb851f
   809a8:	000808e9 	.word	0x000808e9

000809ac <SysTick_init_us>:
volatile uint32_t wait_ticks = 0;


static void SysTick_init_us(int period) {
	// set SysTick reload value
	SysTick->LOAD = ((int)(period*84) & SysTick_LOAD_RELOAD_Msk)-1;
   809ac:	2354      	movs	r3, #84	; 0x54
   809ae:	fb03 f000 	mul.w	r0, r3, r0
   809b2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   809b6:	f020 0003 	bic.w	r0, r0, #3
   809ba:	3801      	subs	r0, #1
   809bc:	4b08      	ldr	r3, [pc, #32]	; (809e0 <SysTick_init_us+0x34>)
   809be:	6058      	str	r0, [r3, #4]

	// reset SysTick counter value
	SysTick->VAL = 0;
   809c0:	2200      	movs	r2, #0
   809c2:	609a      	str	r2, [r3, #8]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   809c4:	4907      	ldr	r1, [pc, #28]	; (809e4 <SysTick_init_us+0x38>)
   809c6:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

	// set SysTick interrupt priority
	NVIC_SetPriority(SysTick_IRQn, IRQ_SysTick_priority);

	// set SysTick timer to MCK, enable interrupt and timer
	SysTick->CTRL  = (1 << SysTick_CTRL_CLKSOURCE_Pos) & SysTick_CTRL_CLKSOURCE_Msk;
   809ca:	2204      	movs	r2, #4
   809cc:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_TICKINT_Pos) & SysTick_CTRL_TICKINT_Msk;
   809ce:	681a      	ldr	r2, [r3, #0]
   809d0:	f042 0202 	orr.w	r2, r2, #2
   809d4:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_ENABLE_Pos) & SysTick_CTRL_ENABLE_Msk;
   809d6:	681a      	ldr	r2, [r3, #0]
   809d8:	f042 0201 	orr.w	r2, r2, #1
   809dc:	601a      	str	r2, [r3, #0]
   809de:	4770      	bx	lr
   809e0:	e000e010 	.word	0xe000e010
   809e4:	e000ed00 	.word	0xe000ed00

000809e8 <_delay_us>:
}


void _delay_us(uint16_t us) {
   809e8:	b508      	push	{r3, lr}
	wait_ticks = us;
   809ea:	4b05      	ldr	r3, [pc, #20]	; (80a00 <_delay_us+0x18>)
   809ec:	6018      	str	r0, [r3, #0]
	SysTick_init_us(1);
   809ee:	2001      	movs	r0, #1
   809f0:	4b04      	ldr	r3, [pc, #16]	; (80a04 <_delay_us+0x1c>)
   809f2:	4798      	blx	r3
	while(wait_ticks != 0);
   809f4:	4b02      	ldr	r3, [pc, #8]	; (80a00 <_delay_us+0x18>)
   809f6:	681b      	ldr	r3, [r3, #0]
   809f8:	2b00      	cmp	r3, #0
   809fa:	d1fb      	bne.n	809f4 <_delay_us+0xc>
}
   809fc:	bd08      	pop	{r3, pc}
   809fe:	bf00      	nop
   80a00:	20000450 	.word	0x20000450
   80a04:	000809ad 	.word	0x000809ad

00080a08 <_delay_ms>:


void _delay_ms(uint16_t ms) {
   80a08:	b508      	push	{r3, lr}
	wait_ticks = ms;
   80a0a:	4b05      	ldr	r3, [pc, #20]	; (80a20 <_delay_ms+0x18>)
   80a0c:	6018      	str	r0, [r3, #0]
	SysTick_init_us(1000);
   80a0e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   80a12:	4b04      	ldr	r3, [pc, #16]	; (80a24 <_delay_ms+0x1c>)
   80a14:	4798      	blx	r3
	while(wait_ticks != 0);
   80a16:	4b02      	ldr	r3, [pc, #8]	; (80a20 <_delay_ms+0x18>)
   80a18:	681b      	ldr	r3, [r3, #0]
   80a1a:	2b00      	cmp	r3, #0
   80a1c:	d1fb      	bne.n	80a16 <_delay_ms+0xe>
}
   80a1e:	bd08      	pop	{r3, pc}
   80a20:	20000450 	.word	0x20000450
   80a24:	000809ad 	.word	0x000809ad

00080a28 <SysTick_Handler>:


void SysTick_Handler(void) {
	if(wait_ticks!=0) {
   80a28:	4b05      	ldr	r3, [pc, #20]	; (80a40 <SysTick_Handler+0x18>)
   80a2a:	681b      	ldr	r3, [r3, #0]
   80a2c:	b91b      	cbnz	r3, 80a36 <SysTick_Handler+0xe>
		wait_ticks--;
	}
	else {
		SysTick->CTRL = 0;
   80a2e:	2200      	movs	r2, #0
   80a30:	4b04      	ldr	r3, [pc, #16]	; (80a44 <SysTick_Handler+0x1c>)
   80a32:	601a      	str	r2, [r3, #0]
   80a34:	4770      	bx	lr
		wait_ticks--;
   80a36:	4a02      	ldr	r2, [pc, #8]	; (80a40 <SysTick_Handler+0x18>)
   80a38:	6813      	ldr	r3, [r2, #0]
   80a3a:	3b01      	subs	r3, #1
   80a3c:	6013      	str	r3, [r2, #0]
   80a3e:	4770      	bx	lr
   80a40:	20000450 	.word	0x20000450
   80a44:	e000e010 	.word	0xe000e010

00080a48 <configure_uart>:
 */
void configure_uart(void){
	uint32_t ul_sr;

	//Initialize UART ring buffer as empty
	rx_buffer.head=0;
   80a48:	4b16      	ldr	r3, [pc, #88]	; (80aa4 <configure_uart+0x5c>)
   80a4a:	2200      	movs	r2, #0
   80a4c:	701a      	strb	r2, [r3, #0]
	rx_buffer.tail=0;
   80a4e:	705a      	strb	r2, [r3, #1]

	//Initialize UART communication
		// Pin configuration
		// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
		PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a50:	4b15      	ldr	r3, [pc, #84]	; (80aa8 <configure_uart+0x60>)
   80a52:	f44f 7140 	mov.w	r1, #768	; 0x300
   80a56:	6459      	str	r1, [r3, #68]	; 0x44

		// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
		PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a58:	6059      	str	r1, [r3, #4]

		// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
		ul_sr = PIOA->PIO_ABSR;
   80a5a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80a5c:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80a5e:	4002      	ands	r2, r0
   80a60:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80a64:	671a      	str	r2, [r3, #112]	; 0x70

		// Enable pull up resistor on URXD and UTXD pin
		PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80a66:	6659      	str	r1, [r3, #100]	; 0x64

		// Uart configuration
	
		// Enable the peripheral UART controller in Power Management Controller (PMC)
		PMC->PMC_PCER0 = 1 << ID_UART;
   80a68:	f44f 7280 	mov.w	r2, #256	; 0x100
   80a6c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80a70:	611a      	str	r2, [r3, #16]

		// Reset and disable receiver and transmitter
		UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80a72:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80a76:	21ac      	movs	r1, #172	; 0xac
   80a78:	6019      	str	r1, [r3, #0]

		// Set the baudrate
		UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   80a7a:	f240 2123 	movw	r1, #547	; 0x223
   80a7e:	6219      	str	r1, [r3, #32]

		// No parity bits
		UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80a80:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80a84:	6059      	str	r1, [r3, #4]

		// Disable PDC channel
		UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a86:	f240 2102 	movw	r1, #514	; 0x202
   80a8a:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

		// Configure interrupts on receive ready and errors
		UART->UART_IDR = 0xFFFFFFFF;
   80a8e:	f04f 31ff 	mov.w	r1, #4294967295
   80a92:	60d9      	str	r1, [r3, #12]
		UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   80a94:	21e1      	movs	r1, #225	; 0xe1
   80a96:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80a98:	4904      	ldr	r1, [pc, #16]	; (80aac <configure_uart+0x64>)
   80a9a:	600a      	str	r2, [r1, #0]

		// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
		NVIC_EnableIRQ((IRQn_Type) ID_UART);

		// Enable UART receiver and transmitter
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80a9c:	2250      	movs	r2, #80	; 0x50
   80a9e:	601a      	str	r2, [r3, #0]
   80aa0:	4770      	bx	lr
   80aa2:	bf00      	nop
   80aa4:	20000454 	.word	0x20000454
   80aa8:	400e0e00 	.word	0x400e0e00
   80aac:	e000e100 	.word	0xe000e100

00080ab0 <uart_putchar>:
 *
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c){
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   80ab0:	4b07      	ldr	r3, [pc, #28]	; (80ad0 <uart_putchar+0x20>)
   80ab2:	695b      	ldr	r3, [r3, #20]
   80ab4:	f013 0f02 	tst.w	r3, #2
   80ab8:	d008      	beq.n	80acc <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   80aba:	4b05      	ldr	r3, [pc, #20]	; (80ad0 <uart_putchar+0x20>)
   80abc:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   80abe:	4b04      	ldr	r3, [pc, #16]	; (80ad0 <uart_putchar+0x20>)
   80ac0:	695b      	ldr	r3, [r3, #20]
   80ac2:	f413 7f00 	tst.w	r3, #512	; 0x200
   80ac6:	d0fa      	beq.n	80abe <uart_putchar+0xe>
	return 0;
   80ac8:	2000      	movs	r0, #0
   80aca:	4770      	bx	lr
	return 1;
   80acc:	2001      	movs	r0, #1
}
   80ace:	4770      	bx	lr
   80ad0:	400e0800 	.word	0x400e0800

00080ad4 <UART_Handler>:

void UART_Handler(void){
   80ad4:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   80ad6:	4b15      	ldr	r3, [pc, #84]	; (80b2c <UART_Handler+0x58>)
   80ad8:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE)){
   80ada:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   80ade:	d003      	beq.n	80ae8 <UART_Handler+0x14>
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80ae0:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80ae4:	4a11      	ldr	r2, [pc, #68]	; (80b2c <UART_Handler+0x58>)
   80ae6:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   80ae8:	f013 0f01 	tst.w	r3, #1
   80aec:	d012      	beq.n	80b14 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80aee:	4810      	ldr	r0, [pc, #64]	; (80b30 <UART_Handler+0x5c>)
   80af0:	7842      	ldrb	r2, [r0, #1]
   80af2:	1c53      	adds	r3, r2, #1
   80af4:	4259      	negs	r1, r3
   80af6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80afa:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80afe:	bf58      	it	pl
   80b00:	424b      	negpl	r3, r1
   80b02:	7801      	ldrb	r1, [r0, #0]
   80b04:	428b      	cmp	r3, r1
   80b06:	d006      	beq.n	80b16 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80b08:	4908      	ldr	r1, [pc, #32]	; (80b2c <UART_Handler+0x58>)
   80b0a:	6988      	ldr	r0, [r1, #24]
   80b0c:	4908      	ldr	r1, [pc, #32]	; (80b30 <UART_Handler+0x5c>)
   80b0e:	440a      	add	r2, r1
   80b10:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80b12:	704b      	strb	r3, [r1, #1]
   80b14:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80b16:	4807      	ldr	r0, [pc, #28]	; (80b34 <UART_Handler+0x60>)
   80b18:	4b07      	ldr	r3, [pc, #28]	; (80b38 <UART_Handler+0x64>)
   80b1a:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80b1c:	4b04      	ldr	r3, [pc, #16]	; (80b30 <UART_Handler+0x5c>)
   80b1e:	7859      	ldrb	r1, [r3, #1]
   80b20:	4a02      	ldr	r2, [pc, #8]	; (80b2c <UART_Handler+0x58>)
   80b22:	6992      	ldr	r2, [r2, #24]
   80b24:	440b      	add	r3, r1
   80b26:	709a      	strb	r2, [r3, #2]
			return;
   80b28:	bd08      	pop	{r3, pc}
   80b2a:	bf00      	nop
   80b2c:	400e0800 	.word	0x400e0800
   80b30:	20000454 	.word	0x20000454
   80b34:	00080d80 	.word	0x00080d80
   80b38:	000808c5 	.word	0x000808c5

00080b3c <__libc_init_array>:
   80b3c:	b570      	push	{r4, r5, r6, lr}
   80b3e:	4e0f      	ldr	r6, [pc, #60]	; (80b7c <__libc_init_array+0x40>)
   80b40:	4d0f      	ldr	r5, [pc, #60]	; (80b80 <__libc_init_array+0x44>)
   80b42:	1b76      	subs	r6, r6, r5
   80b44:	10b6      	asrs	r6, r6, #2
   80b46:	bf18      	it	ne
   80b48:	2400      	movne	r4, #0
   80b4a:	d005      	beq.n	80b58 <__libc_init_array+0x1c>
   80b4c:	3401      	adds	r4, #1
   80b4e:	f855 3b04 	ldr.w	r3, [r5], #4
   80b52:	4798      	blx	r3
   80b54:	42a6      	cmp	r6, r4
   80b56:	d1f9      	bne.n	80b4c <__libc_init_array+0x10>
   80b58:	4e0a      	ldr	r6, [pc, #40]	; (80b84 <__libc_init_array+0x48>)
   80b5a:	4d0b      	ldr	r5, [pc, #44]	; (80b88 <__libc_init_array+0x4c>)
   80b5c:	f000 f922 	bl	80da4 <_init>
   80b60:	1b76      	subs	r6, r6, r5
   80b62:	10b6      	asrs	r6, r6, #2
   80b64:	bf18      	it	ne
   80b66:	2400      	movne	r4, #0
   80b68:	d006      	beq.n	80b78 <__libc_init_array+0x3c>
   80b6a:	3401      	adds	r4, #1
   80b6c:	f855 3b04 	ldr.w	r3, [r5], #4
   80b70:	4798      	blx	r3
   80b72:	42a6      	cmp	r6, r4
   80b74:	d1f9      	bne.n	80b6a <__libc_init_array+0x2e>
   80b76:	bd70      	pop	{r4, r5, r6, pc}
   80b78:	bd70      	pop	{r4, r5, r6, pc}
   80b7a:	bf00      	nop
   80b7c:	00080db0 	.word	0x00080db0
   80b80:	00080db0 	.word	0x00080db0
   80b84:	00080db8 	.word	0x00080db8
   80b88:	00080db0 	.word	0x00080db0

00080b8c <register_fini>:
   80b8c:	4b02      	ldr	r3, [pc, #8]	; (80b98 <register_fini+0xc>)
   80b8e:	b113      	cbz	r3, 80b96 <register_fini+0xa>
   80b90:	4802      	ldr	r0, [pc, #8]	; (80b9c <register_fini+0x10>)
   80b92:	f000 b805 	b.w	80ba0 <atexit>
   80b96:	4770      	bx	lr
   80b98:	00000000 	.word	0x00000000
   80b9c:	00080bad 	.word	0x00080bad

00080ba0 <atexit>:
   80ba0:	2300      	movs	r3, #0
   80ba2:	4601      	mov	r1, r0
   80ba4:	461a      	mov	r2, r3
   80ba6:	4618      	mov	r0, r3
   80ba8:	f000 b81e 	b.w	80be8 <__register_exitproc>

00080bac <__libc_fini_array>:
   80bac:	b538      	push	{r3, r4, r5, lr}
   80bae:	4c0a      	ldr	r4, [pc, #40]	; (80bd8 <__libc_fini_array+0x2c>)
   80bb0:	4d0a      	ldr	r5, [pc, #40]	; (80bdc <__libc_fini_array+0x30>)
   80bb2:	1b64      	subs	r4, r4, r5
   80bb4:	10a4      	asrs	r4, r4, #2
   80bb6:	d00a      	beq.n	80bce <__libc_fini_array+0x22>
   80bb8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80bbc:	3b01      	subs	r3, #1
   80bbe:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80bc2:	3c01      	subs	r4, #1
   80bc4:	f855 3904 	ldr.w	r3, [r5], #-4
   80bc8:	4798      	blx	r3
   80bca:	2c00      	cmp	r4, #0
   80bcc:	d1f9      	bne.n	80bc2 <__libc_fini_array+0x16>
   80bce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80bd2:	f000 b8f1 	b.w	80db8 <_fini>
   80bd6:	bf00      	nop
   80bd8:	00080dc8 	.word	0x00080dc8
   80bdc:	00080dc4 	.word	0x00080dc4

00080be0 <__retarget_lock_acquire_recursive>:
   80be0:	4770      	bx	lr
   80be2:	bf00      	nop

00080be4 <__retarget_lock_release_recursive>:
   80be4:	4770      	bx	lr
   80be6:	bf00      	nop

00080be8 <__register_exitproc>:
   80be8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80bec:	4d2c      	ldr	r5, [pc, #176]	; (80ca0 <__register_exitproc+0xb8>)
   80bee:	4606      	mov	r6, r0
   80bf0:	6828      	ldr	r0, [r5, #0]
   80bf2:	4698      	mov	r8, r3
   80bf4:	460f      	mov	r7, r1
   80bf6:	4691      	mov	r9, r2
   80bf8:	f7ff fff2 	bl	80be0 <__retarget_lock_acquire_recursive>
   80bfc:	4b29      	ldr	r3, [pc, #164]	; (80ca4 <__register_exitproc+0xbc>)
   80bfe:	681c      	ldr	r4, [r3, #0]
   80c00:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80c04:	2b00      	cmp	r3, #0
   80c06:	d03e      	beq.n	80c86 <__register_exitproc+0x9e>
   80c08:	685a      	ldr	r2, [r3, #4]
   80c0a:	2a1f      	cmp	r2, #31
   80c0c:	dc1c      	bgt.n	80c48 <__register_exitproc+0x60>
   80c0e:	f102 0e01 	add.w	lr, r2, #1
   80c12:	b176      	cbz	r6, 80c32 <__register_exitproc+0x4a>
   80c14:	2101      	movs	r1, #1
   80c16:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80c1a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80c1e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80c22:	4091      	lsls	r1, r2
   80c24:	4308      	orrs	r0, r1
   80c26:	2e02      	cmp	r6, #2
   80c28:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80c2c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80c30:	d023      	beq.n	80c7a <__register_exitproc+0x92>
   80c32:	3202      	adds	r2, #2
   80c34:	f8c3 e004 	str.w	lr, [r3, #4]
   80c38:	6828      	ldr	r0, [r5, #0]
   80c3a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80c3e:	f7ff ffd1 	bl	80be4 <__retarget_lock_release_recursive>
   80c42:	2000      	movs	r0, #0
   80c44:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c48:	4b17      	ldr	r3, [pc, #92]	; (80ca8 <__register_exitproc+0xc0>)
   80c4a:	b30b      	cbz	r3, 80c90 <__register_exitproc+0xa8>
   80c4c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80c50:	f3af 8000 	nop.w
   80c54:	4603      	mov	r3, r0
   80c56:	b1d8      	cbz	r0, 80c90 <__register_exitproc+0xa8>
   80c58:	2000      	movs	r0, #0
   80c5a:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80c5e:	f04f 0e01 	mov.w	lr, #1
   80c62:	6058      	str	r0, [r3, #4]
   80c64:	6019      	str	r1, [r3, #0]
   80c66:	4602      	mov	r2, r0
   80c68:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80c6c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80c70:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80c74:	2e00      	cmp	r6, #0
   80c76:	d0dc      	beq.n	80c32 <__register_exitproc+0x4a>
   80c78:	e7cc      	b.n	80c14 <__register_exitproc+0x2c>
   80c7a:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80c7e:	4301      	orrs	r1, r0
   80c80:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80c84:	e7d5      	b.n	80c32 <__register_exitproc+0x4a>
   80c86:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80c8a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80c8e:	e7bb      	b.n	80c08 <__register_exitproc+0x20>
   80c90:	6828      	ldr	r0, [r5, #0]
   80c92:	f7ff ffa7 	bl	80be4 <__retarget_lock_release_recursive>
   80c96:	f04f 30ff 	mov.w	r0, #4294967295
   80c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80c9e:	bf00      	nop
   80ca0:	20000430 	.word	0x20000430
   80ca4:	00080da0 	.word	0x00080da0
   80ca8:	00000000 	.word	0x00000000
   80cac:	304e4143 	.word	0x304e4143
   80cb0:	73656d20 	.word	0x73656d20
   80cb4:	65676173 	.word	0x65676173
   80cb8:	72726120 	.word	0x72726120
   80cbc:	64657669 	.word	0x64657669
   80cc0:	206e6920 	.word	0x206e6920
   80cc4:	2d6e6f6e 	.word	0x2d6e6f6e
   80cc8:	64657375 	.word	0x64657375
   80ccc:	69616d20 	.word	0x69616d20
   80cd0:	786f626c 	.word	0x786f626c
   80cd4:	00000d0a 	.word	0x00000d0a
   80cd8:	64696c53 	.word	0x64696c53
   80cdc:	203a7265 	.word	0x203a7265
   80ce0:	0d207525 	.word	0x0d207525
   80ce4:	0000000a 	.word	0x0000000a
   80ce8:	74747542 	.word	0x74747542
   80cec:	41206e6f 	.word	0x41206e6f
   80cf0:	7525203a 	.word	0x7525203a
   80cf4:	42200909 	.word	0x42200909
   80cf8:	6f747475 	.word	0x6f747475
   80cfc:	3a42206e 	.word	0x3a42206e
   80d00:	20752520 	.word	0x20752520
   80d04:	00000a0d 	.word	0x00000a0d
   80d08:	2d2d2d2d 	.word	0x2d2d2d2d
   80d0c:	2d2d2d2d 	.word	0x2d2d2d2d
   80d10:	2d2d2d2d 	.word	0x2d2d2d2d
   80d14:	2d2d2d2d 	.word	0x2d2d2d2d
   80d18:	2d2d2d2d 	.word	0x2d2d2d2d
   80d1c:	2d2d2d2d 	.word	0x2d2d2d2d
   80d20:	2d2d2d2d 	.word	0x2d2d2d2d
   80d24:	2d2d2d2d 	.word	0x2d2d2d2d
   80d28:	2d2d2d2d 	.word	0x2d2d2d2d
   80d2c:	0a0d6325 	.word	0x0a0d6325
   80d30:	00000000 	.word	0x00000000
   80d34:	4f434e45 	.word	0x4f434e45
   80d38:	48204144 	.word	0x48204144
   80d3c:	20686769 	.word	0x20686769
   80d40:	45545942 	.word	0x45545942
   80d44:	7825203a 	.word	0x7825203a
   80d48:	000a0d20 	.word	0x000a0d20
   80d4c:	4f434e45 	.word	0x4f434e45
   80d50:	6c204144 	.word	0x6c204144
   80d54:	4220776f 	.word	0x4220776f
   80d58:	3a455459 	.word	0x3a455459
   80d5c:	20782520 	.word	0x20782520
   80d60:	00000a0d 	.word	0x00000a0d
   80d64:	6c756e28 	.word	0x6c756e28
   80d68:	0000296c 	.word	0x0000296c
   80d6c:	45502d58 	.word	0x45502d58
   80d70:	4e454352 	.word	0x4e454352
   80d74:	45474154 	.word	0x45474154
   80d78:	7525203a 	.word	0x7525203a
   80d7c:	00000a0d 	.word	0x00000a0d
   80d80:	3a525245 	.word	0x3a525245
   80d84:	52415520 	.word	0x52415520
   80d88:	58522054 	.word	0x58522054
   80d8c:	66756220 	.word	0x66756220
   80d90:	20726566 	.word	0x20726566
   80d94:	66207369 	.word	0x66207369
   80d98:	0a6c6c75 	.word	0x0a6c6c75
   80d9c:	0000000d 	.word	0x0000000d

00080da0 <_global_impure_ptr>:
   80da0:	20000008                                ... 

00080da4 <_init>:
   80da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80da6:	bf00      	nop
   80da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80daa:	bc08      	pop	{r3}
   80dac:	469e      	mov	lr, r3
   80dae:	4770      	bx	lr

00080db0 <__init_array_start>:
   80db0:	00080b8d 	.word	0x00080b8d

00080db4 <__frame_dummy_init_array_entry>:
   80db4:	00080119                                ....

00080db8 <_fini>:
   80db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80dba:	bf00      	nop
   80dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80dbe:	bc08      	pop	{r3}
   80dc0:	469e      	mov	lr, r3
   80dc2:	4770      	bx	lr

00080dc4 <__fini_array_start>:
   80dc4:	000800f5 	.word	0x000800f5
