---
layout: post
title:  "7_5_5_patch1"
date:   2017-10-07 19:36:48 +0200
categories: cmssw
relmajor: 7
relminor: 5
relsubminor: 5
relpatch: _patch1
---

# CMSSW_7_5_5_patch1
#### Changes since CMSSW_7_5_5:

[compare to previous](https://github.com/cms-sw/cmssw/compare/CMSSW_7_5_5...CMSSW_7_5_5_patch1)



1. [12364](http://github.com/cms-sw/cmssw/pull/12364){:target="_blank"}  from **@richard-cms**: Set default HI Stage1 parameters `l1`  created: 2015-11-10T19:48:35Z merged: 2015-11-12T14:28:39Z

1. [12385](http://github.com/cms-sw/cmssw/pull/12385){:target="_blank"}  from **@forthommel**: SiStrip unpacker corrupted buffer fix `reconstruction`  created: 2015-11-11T20:44:20Z merged: 2015-11-12T13:17:22Z

1. [12386](http://github.com/cms-sw/cmssw/pull/12386){:target="_blank"}  from **@ggovi**: Fix for the reconnect-each-run policy in CondDBESSource `db`  created: 2015-11-11T20:45:18Z merged: 2015-11-12T12:54:21Z

1. [12397](http://github.com/cms-sw/cmssw/pull/12397){:target="_blank"}  from **@deguio**: fix harvesting configuration for T0 `operations`  created: 2015-11-12T11:03:16Z merged: 2015-11-12T12:53:08Z

#### CMSDIST Changes between Tags REL/CMSSW_7_5_5/slc6_amd64_gcc491 and REL/CMSSW_7_5_5_patch1/slc6_amd64_gcc491:

[compare to previous](https://github.com/cms-sw/cmsdist/compare/REL/CMSSW_7_5_5/slc6_amd64_gcc491...REL/CMSSW_7_5_5_patch1/slc6_amd64_gcc491)


