Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Tue Oct  5 11:20:02 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[3]:SLn
  Delay (ns):              1.833
  Slack (ns):             -0.891
  Arrival (ns):            6.095
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[0]:SLn
  Delay (ns):              1.833
  Slack (ns):             -0.891
  Arrival (ns):            6.095
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[0]:SLn
  Delay (ns):              1.834
  Slack (ns):             -0.890
  Arrival (ns):            6.096
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[21]:SLn
  Delay (ns):              1.834
  Slack (ns):             -0.890
  Arrival (ns):            6.096
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[20]:SLn
  Delay (ns):              1.833
  Slack (ns):             -0.890
  Arrival (ns):            6.095
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 6
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[19]:SLn
  Delay (ns):              1.834
  Slack (ns):             -0.890
  Arrival (ns):            6.096
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[13]:SLn
  Delay (ns):              1.834
  Slack (ns):             -0.890
  Arrival (ns):            6.096
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[1]:SLn
  Delay (ns):              1.835
  Slack (ns):             -0.889
  Arrival (ns):            6.097
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[18]:SLn
  Delay (ns):              1.835
  Slack (ns):             -0.889
  Arrival (ns):            6.097
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 10
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[17]:SLn
  Delay (ns):              1.834
  Slack (ns):             -0.889
  Arrival (ns):            6.096
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[24]:SLn
  Delay (ns):              1.835
  Slack (ns):             -0.889
  Arrival (ns):            6.097
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 12
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[9]:SLn
  Delay (ns):              1.903
  Slack (ns):             -0.819
  Arrival (ns):            6.165
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 13
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[0]:SLn
  Delay (ns):              1.903
  Slack (ns):             -0.819
  Arrival (ns):            6.165
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 14
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[29]:SLn
  Delay (ns):              1.904
  Slack (ns):             -0.818
  Arrival (ns):            6.166
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[11]:SLn
  Delay (ns):              1.904
  Slack (ns):             -0.818
  Arrival (ns):            6.166
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[10]:SLn
  Delay (ns):              1.904
  Slack (ns):             -0.818
  Arrival (ns):            6.166
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[1]:SLn
  Delay (ns):              1.905
  Slack (ns):             -0.817
  Arrival (ns):            6.167
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[8]:SLn
  Delay (ns):              1.960
  Slack (ns):             -0.763
  Arrival (ns):            6.222
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[16]:SLn
  Delay (ns):              1.960
  Slack (ns):             -0.763
  Arrival (ns):            6.222
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[12]:SLn
  Delay (ns):              1.960
  Slack (ns):             -0.763
  Arrival (ns):            6.222
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[7]:SLn
  Delay (ns):              1.961
  Slack (ns):             -0.762
  Arrival (ns):            6.223
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 22
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[4]:SLn
  Delay (ns):              1.961
  Slack (ns):             -0.762
  Arrival (ns):            6.223
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 23
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[6]:SLn
  Delay (ns):              1.962
  Slack (ns):             -0.761
  Arrival (ns):            6.224
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[2]:SLn
  Delay (ns):              1.962
  Slack (ns):             -0.761
  Arrival (ns):            6.224
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[15]:SLn
  Delay (ns):              1.962
  Slack (ns):             -0.761
  Arrival (ns):            6.224
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 26
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[14]:SLn
  Delay (ns):              1.962
  Slack (ns):             -0.761
  Arrival (ns):            6.224
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 27
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[5]:SLn
  Delay (ns):              1.963
  Slack (ns):             -0.760
  Arrival (ns):            6.225
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 28
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[31]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.728
  Arrival (ns):            6.259
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[28]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.728
  Arrival (ns):            6.259
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[25]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.728
  Arrival (ns):            6.259
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 31
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[32]:SLn
  Delay (ns):              1.997
  Slack (ns):             -0.727
  Arrival (ns):            6.259
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[27]:SLn
  Delay (ns):              1.998
  Slack (ns):             -0.727
  Arrival (ns):            6.260
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 33
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[24]:SLn
  Delay (ns):              1.998
  Slack (ns):             -0.727
  Arrival (ns):            6.260
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[23]:SLn
  Delay (ns):              1.998
  Slack (ns):             -0.727
  Arrival (ns):            6.260
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[33]:SLn
  Delay (ns):              1.999
  Slack (ns):             -0.726
  Arrival (ns):            6.261
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 36
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[30]:SLn
  Delay (ns):              1.998
  Slack (ns):             -0.726
  Arrival (ns):            6.260
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 37
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[26]:SLn
  Delay (ns):              1.999
  Slack (ns):             -0.726
  Arrival (ns):            6.261
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 38
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[22]:SLn
  Delay (ns):              1.999
  Slack (ns):             -0.726
  Arrival (ns):            6.261
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[9]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.683
  Arrival (ns):            6.304
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[5]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.683
  Arrival (ns):            6.304
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 41
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[23]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.683
  Arrival (ns):            6.304
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 42
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[11]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.683
  Arrival (ns):            6.304
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 43
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[8]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.682
  Arrival (ns):            6.305
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 44
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[7]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.682
  Arrival (ns):            6.304
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 45
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[3]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.682
  Arrival (ns):            6.305
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[21]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.682
  Arrival (ns):            6.304
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 47
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[1]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.682
  Arrival (ns):            6.305
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[19]:SLn
  Delay (ns):              2.042
  Slack (ns):             -0.682
  Arrival (ns):            6.304
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[10]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.682
  Arrival (ns):            6.305
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 50
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[6]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.681
  Arrival (ns):            6.305
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 51
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[4]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.681
  Arrival (ns):            6.306
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 52
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[2]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.681
  Arrival (ns):            6.306
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 53
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[17]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.681
  Arrival (ns):            6.305
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 54
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[15]:SLn
  Delay (ns):              2.043
  Slack (ns):             -0.681
  Arrival (ns):            6.305
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 55
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[13]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.681
  Arrival (ns):            6.306
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 56
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[22]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.680
  Arrival (ns):            6.306
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[20]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.680
  Arrival (ns):            6.306
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 58
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[18]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.680
  Arrival (ns):            6.306
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 59
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[16]:SLn
  Delay (ns):              2.044
  Slack (ns):             -0.680
  Arrival (ns):            6.306
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 60
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[12]:SLn
  Delay (ns):              2.045
  Slack (ns):             -0.680
  Arrival (ns):            6.307
  Required (ns):           6.987
  Operating Conditions: fast_hv_lt

Path 61
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[14]:SLn
  Delay (ns):              2.045
  Slack (ns):             -0.679
  Arrival (ns):            6.307
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 62
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1]:D
  Delay (ns):              0.203
  Slack (ns):              0.063
  Arrival (ns):            1.792
  Required (ns):           1.729
  Operating Conditions: fast_hv_lt

Path 63
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_waddr[5]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/awaddr_reg[5]:D
  Delay (ns):              0.181
  Slack (ns):              0.066
  Arrival (ns):            4.546
  Required (ns):           4.480
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Iceik52v83Bpl1rft9oy9vpnwDhr3Ka6wKg0b52xyog1lln9132L96hn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_217/IeJn3pnxBCEHDcvJFrvc2FoAyqunpxwDwtC6D9fJwdFkG1mjguejpnfGgG977C9kJ5FLibHbJ:D
  Delay (ns):              0.142
  Slack (ns):              0.067
  Arrival (ns):            4.529
  Required (ns):           4.462
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iek255kcfii6Cza6kB7J:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEaouAFm3:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.525
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opehowl27yuxuewCBj3B9CCz2EfngFDk7J:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opefIEu3LrCuEv2m2bKirCKrhhe7csHrDn:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.529
  Required (ns):           4.461
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opebDKL7EJInfyI4a0LqlDvDCecIAKhDhn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opeawri9gDokzGcdDtp8FD35qtcq6xlKm3:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.529
  Required (ns):           4.461
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_233/Ii8Lj13o8lK6bgbI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_233/Ii8Lj13o8lK6bgcbJ:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.538
  Required (ns):           4.470
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA4crwiu23:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA5Im2orbJ:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.534
  Required (ns):           4.466
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IxjbK2Cg09p4xlAD5Cjgs:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.525
  Required (ns):           4.457
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IhqioI9qlzj1kwjgs:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.521
  Required (ns):           4.453
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqhn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[1]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.522
  Required (ns):           4.454
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IDgmp42rcn5yncJGH8:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.521
  Required (ns):           4.453
  Operating Conditions: fast_hv_lt

Path 74
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int_l[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/rdata_int[0]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.513
  Required (ns):           4.445
  Operating Conditions: fast_hv_lt

Path 75
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            1.732
  Required (ns):           1.664
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_RESET_0/PF_RESET_0/dff_2:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_3:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.545
  Required (ns):           4.476
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/Ieq80kEBGGEqzFzrHLbJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_33/ImCq:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.532
  Required (ns):           4.463
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG44n9Dn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[100]:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.530
  Required (ns):           4.461
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_161/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IblrpjDK5iAqgFeCA2bx0qjc5opb04Dy1DB5uzDL7J8fw517zmkdtrm68rJ:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.527
  Required (ns):           4.458
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_157/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IblrpjDK5iAqgFeCA2bx0qjc5opb04Dy1DB5uzDL7J8fw517zmkdtrm5zDn:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.540
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.540
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 82
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[7]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[19]:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.527
  Required (ns):           4.458
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0htehn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcaAFLwywDniBBnr9opnf4ox3fuvc5J19623:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.525
  Required (ns):           4.455
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_243/IdCyzeKL0wFbtwGi1Lw9tBELvKJdJ59JiwiKoia4JEqeEDFn2jarJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_243/IdCyzeKL0wFbtwGi1Lw9tBELvKJdJ59JiwiKoia4JEqeEDF4vnhxn:D
  Delay (ns):              0.144
  Slack (ns):              0.070
  Arrival (ns):            4.539
  Required (ns):           4.469
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opls0kwBq1wf7z3tl8HkKJtmrzjIEfF2xn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5oplri25C4uEdfG8Fc1l32J1dHEjq94J923:D
  Delay (ns):              0.144
  Slack (ns):              0.070
  Arrival (ns):            4.533
  Required (ns):           4.463
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.534
  Required (ns):           4.464
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3]:D
  Delay (ns):              0.144
  Slack (ns):              0.070
  Arrival (ns):            4.532
  Required (ns):           4.462
  Operating Conditions: fast_hv_lt

Path 88
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/AHBRdDone:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/AHBRdDoneReg:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            1.736
  Required (ns):           1.666
  Operating Conditions: fast_hv_lt

Path 89
  From: system_top_0/fmc_out[25]:CLK
  To:   system_top_0/fmc_out[26]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.398
  Required (ns):           4.327
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5oplvnwe8AE8kEDsx4ckv8Jd3mHlfbd7om3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opltHEnAc8einixJuG0EqJluDkkyI2BvrJ:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.534
  Required (ns):           4.463
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IofE4bw879iG45efoqs7hyqGrxHvJbmvqav6zgwpvn7sh81w1g1BHr19bjHrtuaxJnw8gadLuhDhn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG44n923:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.542
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.534
  Required (ns):           4.463
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKrbJ:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[9]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.524
  Required (ns):           4.452
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKq7J:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.525
  Required (ns):           4.453
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[98]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.537
  Required (ns):           4.465
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[77]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.536
  Required (ns):           4.464
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.538
  Required (ns):           4.466
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.543
  Required (ns):           4.471
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/reg_wdata[12]:CLK
  To:   CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[12]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.520
  Required (ns):           4.448
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[50]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/genblk1.wdata_sc_r[40]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.528
  Required (ns):           4.456
  Operating Conditions: fast_hv_lt

