<profile>

<ReportVersion>
<Version>2022.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynq</ProductFamily>
<Part>xc7z020-clg400-1</Part>
<TopModelName>zint_bezout_1</TopModelName>
<TargetClockPeriod>100.00</TargetClockPeriod>
<ClockUncertainty>27.00</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>52.043</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2915067</Best-caseLatency>
<Average-caseLatency>2915067</Average-caseLatency>
<Worst-caseLatency>2915067</Worst-caseLatency>
<Best-caseRealTimeLatency>0.292 sec</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.292 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.292 sec</Worst-caseRealTimeLatency>
<Interval-min>2915067</Interval-min>
<Interval-max>2915067</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>209</TripCount>
<Latency>419</Latency>
<AbsoluteTimeLatency>41900</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop1>
<Loop2>
<TripCount>209</TripCount>
<Latency>419</Latency>
<AbsoluteTimeLatency>41900</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop2>
<Loop3>
<TripCount>208</TripCount>
<Latency>208</Latency>
<AbsoluteTimeLatency>20800</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<InstanceList>
</InstanceList>
</Loop3>
<Loop4>
<TripCount>209</TripCount>
<Latency>209</Latency>
<AbsoluteTimeLatency>20900</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<InstanceList>
</InstanceList>
</Loop4>
<Loop5>
<TripCount>209</TripCount>
<Latency>419</Latency>
<AbsoluteTimeLatency>41900</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop5>
<Loop6>
<TripCount>209</TripCount>
<Latency>419</Latency>
<AbsoluteTimeLatency>41900</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</Loop6>
<VITIS_LOOP_2043_1>
<TripCount>432</TripCount>
<Latency>2912544</Latency>
<AbsoluteTimeLatency>291254400</AbsoluteTimeLatency>
<IterationLatency>6742</IterationLatency>
<InstanceList>
</InstanceList>
<VITIS_LOOP_2066_2>
<TripCount>209</TripCount>
<Latency>417</Latency>
<AbsoluteTimeLatency>41700</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_2066_2>
<VITIS_LOOP_2107_3>
<TripCount>31</TripCount>
<Latency>31</Latency>
<AbsoluteTimeLatency>3100</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_2107_3>
<VITIS_LOOP_1749_1>
<TripCount>209</TripCount>
<Latency>418</Latency>
<AbsoluteTimeLatency>41800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1749_1>
<VITIS_LOOP_1716_1>
<TripCount>209</TripCount>
<Latency>418</Latency>
<AbsoluteTimeLatency>41800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1716_1>
<VITIS_LOOP_1716_1>
<TripCount>209</TripCount>
<Latency>418</Latency>
<AbsoluteTimeLatency>41800</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_1716_1>
</VITIS_LOOP_2043_1>
<VITIS_LOOP_2193_4>
<TripCount>208</TripCount>
<Latency>416</Latency>
<AbsoluteTimeLatency>41600</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<InstanceList>
</InstanceList>
</VITIS_LOOP_2193_4>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<DSP>112</DSP>
<FF>2576</FF>
<LUT>9271</LUT>
<BRAM_18K>0</BRAM_18K>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>280</BRAM_18K>
<DSP>220</DSP>
<FF>106400</FF>
<LUT>53200</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>zint_bezout.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_address0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_ce0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_we0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_d0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_q0</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_address1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>13</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_ce1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_we1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_d1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vla18_q1</name>
<Object>vla18</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
