Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Feb 13 13:19:40 2022
| Host         : NLO running 64-bit major release  (build 9200)
| Command      : report_utilization -file gtwizard_ultrascale_0_example_top_utilization_placed.rpt -pb gtwizard_ultrascale_0_example_top_utilization_placed.pb
| Design       : gtwizard_ultrascale_0_example_top
| Device       : xczu29dr-ffvf1760-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   |  873 |     0 |          0 |    425280 |  0.21 |
|   LUT as Logic             |  853 |     0 |          0 |    425280 |  0.20 |
|   LUT as Memory            |   20 |     0 |          0 |    213600 | <0.01 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 1611 |     0 |          0 |    850560 |  0.19 |
|   Register as Flip Flop    | 1611 |     0 |          0 |    850560 |  0.19 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   16 |     0 |          0 |     53160 |  0.03 |
| F7 Muxes                   |    0 |     0 |          0 |    212640 |  0.00 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 101   |          Yes |           - |          Set |
| 204   |          Yes |           - |        Reset |
| 225   |          Yes |         Set |            - |
| 1081  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  238 |     0 |          0 |     53160 |  0.45 |
|   CLBL                                     |  144 |     0 |            |           |       |
|   CLBM                                     |   94 |     0 |            |           |       |
| LUT as Logic                               |  853 |     0 |          0 |    425280 |  0.20 |
|   using O5 output only                     |   40 |       |            |           |       |
|   using O6 output only                     |  565 |       |            |           |       |
|   using O5 and O6                          |  248 |       |            |           |       |
| LUT as Memory                              |   20 |     0 |          0 |    213600 | <0.01 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              | 1611 |     0 |          0 |    850560 |  0.19 |
|   Register driven from within the CLB      |  921 |       |            |           |       |
|   Register driven from outside the CLB     |  690 |       |            |           |       |
|     LUT in front of the register is unused |  607 |       |            |           |       |
|     LUT in front of the register is used   |   83 |       |            |           |       |
| Unique Control Sets                        |  120 |       |          0 |    106320 |  0.11 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |      1080 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      2160 |  0.00 |
| URAM           |    0 |     0 |          0 |        80 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    5 |     0 |          0 |       408 |  1.23 |
| HPIOB_M          |    3 |     0 |          0 |       144 |  2.08 |
|   INPUT          |    2 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    2 |     0 |          0 |       144 |  1.39 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
| HS_ADC           |    0 |     0 |          4 |         4 |  0.00 |
| HS_DAC           |    0 |     0 |          4 |         4 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |          0 |       696 |  0.57 |
|   BUFGCE             |    2 |     0 |          0 |       216 |  0.93 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    2 |     0 |          0 |       312 |  0.64 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| CMACE4          |    0 |     0 |          0 |         2 |  0.00 |
| GTYE4_CHANNEL   |    1 |     1 |          0 |        16 |  6.25 |
| GTYE4_COMMON    |    1 |     0 |          0 |         4 | 25.00 |
| HSADC           |    0 |     0 |          0 |         4 |  0.00 |
| HSDAC           |    0 |     0 |          0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+------+---------------------+
|    Ref Name   | Used | Functional Category |
+---------------+------+---------------------+
| FDRE          | 1081 |            Register |
| LUT3          |  255 |                 CLB |
| LUT6          |  233 |                 CLB |
| FDSE          |  225 |            Register |
| LUT4          |  215 |                 CLB |
| FDCE          |  204 |            Register |
| LUT2          |  195 |                 CLB |
| LUT5          |  138 |                 CLB |
| FDPE          |  101 |            Register |
| LUT1          |   65 |                 CLB |
| RAMD32        |   36 |                 CLB |
| CARRY8        |   16 |                 CLB |
| RAMS32        |    4 |                 CLB |
| INBUF         |    3 |                 I/O |
| IBUFCTRL      |    3 |              Others |
| OBUF          |    2 |                 I/O |
| BUFG_GT_SYNC  |    2 |               Clock |
| BUFG_GT       |    2 |               Clock |
| BUFGCE        |    2 |               Clock |
| IBUFDS_GTE4   |    1 |                 I/O |
| GTYE4_COMMON  |    1 |            Advanced |
| GTYE4_CHANNEL |    1 |            Advanced |
| BSCANE2       |    1 |       Configuration |
+---------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------+------+
|           Ref Name          | Used |
+-----------------------------+------+
| gtwizard_ultrascale_0_vio_0 |    1 |
| gtwizard_ultrascale_0       |    1 |
| dbg_hub                     |    1 |
+-----------------------------+------+


