<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC peripheral API</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__rcc__file.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RCC peripheral API<div class="ingroups"><a class="el" href="group__peripheral__apis.html">Peripheral APIs</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>libopencm3 GD32F1x0 Reset and Clock Control</b>  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC peripheral API:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__rcc__file.png" border="0" alt="" usemap="#group____rcc____file"/>
<map name="group____rcc____file" id="group____rcc____file">
<area shape="rect" id="node2" href="group__peripheral__apis.html" title="APIs for device peripherals. " alt="" coords="5,5,119,32"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2c87be3073302923a51e2940225ce6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2c87be3073302923a51e2940225ce6f3">_RCC_REG</a>(i)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + ((i) &gt;&gt; 5))</td></tr>
<tr class="separator:ga2c87be3073302923a51e2940225ce6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913261b5f48c6ace5e2cfbc0fc9bca78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga913261b5f48c6ace5e2cfbc0fc9bca78">_RCC_BIT</a>(i)&#160;&#160;&#160;(1 &lt;&lt; ((i) &amp; 0x1f))</td></tr>
<tr class="separator:ga913261b5f48c6ace5e2cfbc0fc9bca78"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1c96c4bce0fe924171980aa993d2a0af">rcc_osc_ready_int_clear</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1c96c4bce0fe924171980aa993d2a0af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="#ga1c96c4bce0fe924171980aa993d2a0af">More...</a><br /></td></tr>
<tr class="separator:ga1c96c4bce0fe924171980aa993d2a0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="#ga6507734e493649ea262e10a511581d67">More...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="#ga7f7d1d31caae583cd72443e35885902b">More...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="#ga01c3b6e7aee2cee13506e3f555539008">More...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="#gab1b45443e00d0774628de632257ba9f4">More...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="#ga0d3d34d807e0934127960914833a1b4d">More...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Wait for Oscillator Ready.  <a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">More...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">More...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="#ga89d079556639549018fbd8d66cf5fc20">More...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="#gaddb943f9f25dc2df52890c90d468f373">More...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="#ga2297cce07d5113023bf8eff03fc62c66">More...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memdesc:ga2c291271812c333d975807cd5ec99a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="#ga2c291271812c333d975807cd5ec99a36">More...</a><br /></td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="#ga93f0715a42904d8c70bc7d1c862cf89f">More...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">More...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="#gae307406af5f22597be382a3eecc7b54b">More...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58f3540cedf5a15e31e8ac453834079"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaf58f3540cedf5a15e31e8ac453834079">rcc_rtc_clock_enabled_flag</a> (void)</td></tr>
<tr class="memdesc:gaf58f3540cedf5a15e31e8ac453834079"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC RTC Clock Enabled Flag.  <a href="#gaf58f3540cedf5a15e31e8ac453834079">More...</a><br /></td></tr>
<tr class="separator:gaf58f3540cedf5a15e31e8ac453834079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd376925e81df9e2f78110fabcdbd893"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gabd376925e81df9e2f78110fabcdbd893">rcc_enable_rtc_clock</a> (void)</td></tr>
<tr class="memdesc:gabd376925e81df9e2f78110fabcdbd893"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the RTC clock.  <a href="#gabd376925e81df9e2f78110fabcdbd893">More...</a><br /></td></tr>
<tr class="separator:gabd376925e81df9e2f78110fabcdbd893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a7e55c7554def2e7152af495e1565a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga1a7e55c7554def2e7152af495e1565a8">rcc_set_rtc_clock_source</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> clock_source)</td></tr>
<tr class="memdesc:ga1a7e55c7554def2e7152af495e1565a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the RTC clock.  <a href="#ga1a7e55c7554def2e7152af495e1565a8">More...</a><br /></td></tr>
<tr class="separator:ga1a7e55c7554def2e7152af495e1565a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memdesc:ga190cb3bbb95d687334d00e15bfab5b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="#ga190cb3bbb95d687334d00e15bfab5b56">More...</a><br /></td></tr>
<tr class="separator:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="memdesc:gac40c9478480f3a44c381c15482a563cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="#gac40c9478480f3a44c381c15482a563cd">More...</a><br /></td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:gaaf1b9174131b00a7014c0328a53a65a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="#gaaf1b9174131b00a7014c0328a53a65a1">More...</a><br /></td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="#gae192b2cd0f37124db5ed76d599a5671b">More...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memdesc:gad434015520b42043657d7478f8308c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="#gad434015520b42043657d7478f8308c37">More...</a><br /></td></tr>
<tr class="separator:gad434015520b42043657d7478f8308c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b592070405248d60877bba98a054aee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga5b592070405248d60877bba98a054aee">rcc_set_prediv</a> (uint32_t prediv)</td></tr>
<tr class="separator:ga5b592070405248d60877bba98a054aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga3373359648b1677ac49d2fe86bff99b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="#ga3373359648b1677ac49d2fe86bff99b7">More...</a><br /></td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbf49936af50688a96ec4f309f710c6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6">rcc_clock_setup_pll</a> (const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *clock)</td></tr>
<tr class="memdesc:ga4bbf49936af50688a96ec4f309f710c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Setup clocks to run from PLL.  <a href="#ga4bbf49936af50688a96ec4f309f710c6">More...</a><br /></td></tr>
<tr class="separator:ga4bbf49936af50688a96ec4f309f710c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the Backup Domain.  <a href="#gaa02e63deae78644c393004fb900fe584">More...</a><br /></td></tr>
<tr class="separator:gaa02e63deae78644c393004fb900fe584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3dd53c1ced02082fce0076976547a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaaf3dd53c1ced02082fce0076976547a8">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaaf3dd53c1ced02082fce0076976547a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="#gaaf3dd53c1ced02082fce0076976547a8">More...</a><br /></td></tr>
<tr class="separator:gaaf3dd53c1ced02082fce0076976547a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="#gaf9fddc20e14204db6d4a4a54132d191b">More...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="#ga3779f1460275e6788f706c61d7f77205">More...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="#gabb1b312c6db8db25447460742dcdb566">More...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="#ga90aa2b7801b2b42debc0536d38c5b07c">More...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode.  <a href="#ga87325ef1019f246cd84ba8aa73100721">More...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="#gae8846a0bf49a46bcdc10a412bc69ee58">More...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="#ga6f3e2843e5d017717da66599ccc5daef">More...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="#ga08aceecc3bebdf33119e8d7daf58b573">More...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaccfc4aa94152abb68e0d5ad473adbf53">rcc_set_mco</a> (uint32_t mcosrc)</td></tr>
<tr class="memdesc:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the source of Microcontroller Clock Output.  <a href="#gaccfc4aa94152abb68e0d5ad473adbf53">More...</a><br /></td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="#ga3bccfeb2f4364e18997cbd88e2476270">More...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a> osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="#ga5fbe4bc4ca1447fff06e4490f655367e">More...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gaa1594220dae1eb3f9aa3dc30db60d8d1">rcc_apb1_frequency</a> = 8000000</td></tr>
<tr class="memdesc:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the default clock frequencies.  <a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">More...</a><br /></td></tr>
<tr class="separator:gaa1594220dae1eb3f9aa3dc30db60d8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2f1b40f85aa73bc45b6d1cbb255881d9">rcc_apb2_frequency</a> = 8000000</td></tr>
<tr class="separator:ga2f1b40f85aa73bc45b6d1cbb255881d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f90a27c26bc25e22999419f7d08622"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga86f90a27c26bc25e22999419f7d08622">rcc_ahb_frequency</a> = 8000000</td></tr>
<tr class="separator:ga86f90a27c26bc25e22999419f7d08622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d810994ded89ca4eb98363928c61795"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#ga2d810994ded89ca4eb98363928c61795">rcc_hsi_configs</a> []</td></tr>
<tr class="separator:ga2d810994ded89ca4eb98363928c61795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1027fe0064d0144f2010c18beeac1a7"><td class="memItemLeft" align="right" valign="top">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__file.html#gad1027fe0064d0144f2010c18beeac1a7">rcc_hse8_configs</a> []</td></tr>
<tr class="separator:gad1027fe0064d0144f2010c18beeac1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p><b>libopencm3 GD32F1x0 Reset and Clock Control</b> </p>
<dl class="section version"><dt>Version</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>Author</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2010 Thomas Otto <a href="#" onclick="location.href='mai'+'lto:'+'tom'+'mi'+'@vi'+'ad'+'min'+'.o'+'rg'; return false;">tommi<span style="display: none;">.nosp@m.</span>@via<span style="display: none;">.nosp@m.</span>dmin.<span style="display: none;">.nosp@m.</span>org</a></dd></dl>
<dl class="section date"><dt>Date</dt><dd>18 August 2012</dd></dl>
<p>This library supports the Reset and Clock Control System in the GD32F1x0 series of ARM Cortex Microcontrollers by GigaDevice.</p>
<dl class="section note"><dt>Note</dt><dd>Full support for F170 and F190 devices is not yet provided.</dd></dl>
<p>Clock settings and resets for many peripherals are given here rather than in the corresponding peripheral library.</p>
<p>The library also provides a number of common configurations for the processor system clock. Not all possible configurations are included.</p>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a> </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga913261b5f48c6ace5e2cfbc0fc9bca78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga913261b5f48c6ace5e2cfbc0fc9bca78">&#9670;&nbsp;</a></span>_RCC_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RCC_BIT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;(1 &lt;&lt; ((i) &amp; 0x1f))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00112">112</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc__common__all_8c_source.html#l00138">rcc_periph_clock_disable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00124">rcc_periph_clock_enable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00169">rcc_periph_reset_hold()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00153">rcc_periph_reset_pulse()</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00184">rcc_periph_reset_release()</a>.</p>

</div>
</div>
<a id="ga2c87be3073302923a51e2940225ce6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c87be3073302923a51e2940225ce6f3">&#9670;&nbsp;</a></span>_RCC_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _RCC_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">i</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="gd32_2f1x0_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + ((i) &gt;&gt; 5))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00111">111</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc__common__all_8c_source.html#l00138">rcc_periph_clock_disable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00124">rcc_periph_clock_enable()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00169">rcc_periph_reset_hold()</a>, <a class="el" href="rcc__common__all_8c_source.html#l00153">rcc_periph_reset_pulse()</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00184">rcc_periph_reset_release()</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa02e63deae78644c393004fb900fe584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa02e63deae78644c393004fb900fe584">&#9670;&nbsp;</a></span>rcc_backupdomain_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the Backup Domain. </p>
<p>The backup domain registers are reset to disable RTC controls and clear user data. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00644">644</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00339">RCC_BDCR_BDRST</a>.</p>

</div>
</div>
<a id="ga4bbf49936af50688a96ec4f309f710c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bbf49936af50688a96ec4f309f710c6">&#9670;&nbsp;</a></span>rcc_clock_setup_pll()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_pll </td>
          <td>(</td>
          <td class="paramtype">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> *&#160;</td>
          <td class="paramname"><em>clock</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Setup clocks to run from PLL. </p>
<p>The arguments provide the pll source, multipliers, dividers, all that's needed to establish a system clock. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">clock</td><td>clock information structure </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00581">581</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00419">rcc_clock_scale::adcpre</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00423">rcc_clock_scale::ahb_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00424">rcc_clock_scale::apb1_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00425">rcc_clock_scale::apb2_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00416">rcc_clock_scale::hpre</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00422">rcc_clock_scale::pll_hse_prediv</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00415">rcc_clock_scale::pllmul</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00417">rcc_clock_scale::ppre1</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00418">rcc_clock_scale::ppre2</a>, <a class="el" href="rcc_8c_source.html#l00060">rcc_ahb_frequency</a>, <a class="el" href="rcc_8c_source.html#l00058">rcc_apb1_frequency</a>, <a class="el" href="rcc_8c_source.html#l00059">rcc_apb2_frequency</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00171">RCC_CFGR_PLLSRC_HSE_CLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00170">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00226">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00225">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00227">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="rcc_8c_source.html#l00280">rcc_osc_on()</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>, <a class="el" href="rcc_8c_source.html#l00487">rcc_set_adcpre()</a>, <a class="el" href="rcc_8c_source.html#l00526">rcc_set_hpre()</a>, <a class="el" href="rcc_8c_source.html#l00376">rcc_set_pll_multiplication_factor()</a>, <a class="el" href="rcc_8c_source.html#l00391">rcc_set_pll_source()</a>, <a class="el" href="rcc_8c_source.html#l00513">rcc_set_ppre1()</a>, <a class="el" href="rcc_8c_source.html#l00499">rcc_set_ppre2()</a>, <a class="el" href="rcc_8c_source.html#l00549">rcc_set_prediv()</a>, <a class="el" href="rcc_8c_source.html#l00362">rcc_set_sysclk_source()</a>, <a class="el" href="rcc_8c_source.html#l00544">rcc_set_usbpre()</a>, <a class="el" href="rcc_8c_source.html#l00244">rcc_wait_for_osc_ready()</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00420">rcc_clock_scale::usbpre</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00421">rcc_clock_scale::use_hse</a>.</p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph.png" border="0" usemap="#group__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph" alt=""/></div>
<map name="group__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph" id="group__rcc__file_ga4bbf49936af50688a96ec4f309f710c6_cgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97" title="RCC Turn on an Oscillator. " alt="" coords="230,5,319,32"/>
<area shape="rect" id="node3" href="group__rcc__file.html#ga190cb3bbb95d687334d00e15bfab5b56" title="ADC Setup the A/D Clock. " alt="" coords="219,56,330,83"/>
<area shape="rect" id="node4" href="group__rcc__file.html#gae192b2cd0f37124db5ed76d599a5671b" title="RCC Set the AHB Prescale Factor. " alt="" coords="226,107,323,133"/>
<area shape="rect" id="node5" href="group__rcc__file.html#ga93f0715a42904d8c70bc7d1c862cf89f" title="RCC Set the PLL Multiplication Factor. " alt="" coords="191,158,359,199"/>
<area shape="rect" id="node6" href="group__rcc__file.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf" title="RCC Set the PLL Clock Source. " alt="" coords="209,224,340,251"/>
<area shape="rect" id="node7" href="group__rcc__file.html#gaaf1b9174131b00a7014c0328a53a65a1" title="RCC Set the APB1 Prescale Factor. " alt="" coords="223,275,327,301"/>
<area shape="rect" id="node8" href="group__rcc__file.html#gac40c9478480f3a44c381c15482a563cd" title="RCC Set the APB2 Prescale Factor. " alt="" coords="223,325,327,352"/>
<area shape="rect" id="node9" href="group__rcc__file.html#ga5b592070405248d60877bba98a054aee" title="rcc_set_prediv" alt="" coords="221,376,328,403"/>
<area shape="rect" id="node10" href="group__rcc__file.html#ga2c291271812c333d975807cd5ec99a36" title="RCC Set the Source for the System Clock. " alt="" coords="197,427,353,453"/>
<area shape="rect" id="node11" href="group__rcc__file.html#gad434015520b42043657d7478f8308c37" title="RCC Set the USB Prescale Factor. " alt="" coords="219,477,330,504"/>
<area shape="rect" id="node12" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa" title="RCC Wait for Oscillator Ready. " alt="" coords="195,528,355,555"/>
</map>
</div>

</div>
</div>
<a id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2297cce07d5113023bf8eff03fc62c66">&#9670;&nbsp;</a></span>rcc_css_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00351">351</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00066">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gaddb943f9f25dc2df52890c90d468f373"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddb943f9f25dc2df52890c90d468f373">&#9670;&nbsp;</a></span>rcc_css_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00341">341</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00066">RCC_CR_CSSON</a>.</p>

</div>
</div>
<a id="gab1b45443e00d0774628de632257ba9f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab1b45443e00d0774628de632257ba9f4">&#9670;&nbsp;</a></span>rcc_css_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00222">222</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00233">RCC_CIR_CSSC</a>.</p>

</div>
</div>
<a id="ga0d3d34d807e0934127960914833a1b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d3d34d807e0934127960914833a1b4d">&#9670;&nbsp;</a></span>rcc_css_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00233">233</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00252">RCC_CIR_CSSF</a>.</p>

</div>
</div>
<a id="gabd376925e81df9e2f78110fabcdbd893"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd376925e81df9e2f78110fabcdbd893">&#9670;&nbsp;</a></span>rcc_enable_rtc_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rtc_clock </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the RTC clock. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00427">427</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00340">RCC_BDCR_RTCEN</a>.</p>

</div>
</div>
<a id="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fbe4bc4ca1447fff06e4490f655367e">&#9670;&nbsp;</a></span>rcc_osc_bypass_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect) or the backup domain has been reset (see <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00244">244</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00342">RCC_BDCR_LSEBYP</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00067">RCC_CR_HSEBYP</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bccfeb2f4364e18997cbd88e2476270">&#9670;&nbsp;</a></span>rcc_osc_bypass_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect. </p><dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00214">214</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00342">RCC_BDCR_LSEBYP</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00067">RCC_CR_HSEBYP</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>.</p>

</div>
</div>
<a id="ga89d079556639549018fbd8d66cf5fc20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89d079556639549018fbd8d66cf5fc20">&#9670;&nbsp;</a></span>rcc_osc_off()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p>Disable an oscillator and power off.</p>
<dl class="section note"><dt>Note</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect) or the backup domain has been (see reset <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00315">315</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00344">RCC_BDCR_LSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00069">RCC_CR_HSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00073">RCC_CR_HSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00065">RCC_CR_PLLON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00356">RCC_CSR_LSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">&#9670;&nbsp;</a></span>rcc_osc_on()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p>Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>Note</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see pwr_disable_backup_domain_write_protect).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00280">280</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00344">RCC_BDCR_LSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00069">RCC_CR_HSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00073">RCC_CR_HSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00065">RCC_CR_PLLON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00356">RCC_CSR_LSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph.png" border="0" usemap="#group__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" alt=""/></div>
<map name="group__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph" id="group__rcc__file_ga81b16ade2e5d6e024f36e3d568a9fd97_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="143,5,280,32"/>
</map>
</div>

</div>
</div>
<a id="ga1c96c4bce0fe924171980aa993d2a0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c96c4bce0fe924171980aa993d2a0af">&#9670;&nbsp;</a></span>rcc_osc_ready_int_clear()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p>Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00112">112</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00238">RCC_CIR_HSERDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00239">RCC_CIR_HSIRDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00240">RCC_CIR_LSERDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00241">RCC_CIR_LSIRDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00237">RCC_CIR_PLLRDYC</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga7f7d1d31caae583cd72443e35885902b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f7d1d31caae583cd72443e35885902b">&#9670;&nbsp;</a></span>rcc_osc_ready_int_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00166">166</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00246">RCC_CIR_HSERDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00247">RCC_CIR_HSIRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00248">RCC_CIR_LSERDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00249">RCC_CIR_LSIRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00245">RCC_CIR_PLLRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga6507734e493649ea262e10a511581d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6507734e493649ea262e10a511581d67">&#9670;&nbsp;</a></span>rcc_osc_ready_int_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00139">139</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00246">RCC_CIR_HSERDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00247">RCC_CIR_HSIRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00248">RCC_CIR_LSERDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00249">RCC_CIR_LSIRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00245">RCC_CIR_PLLRDYIE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga01c3b6e7aee2cee13506e3f555539008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01c3b6e7aee2cee13506e3f555539008">&#9670;&nbsp;</a></span>rcc_osc_ready_int_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>int. Boolean value for flag set. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00194">194</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="assert_8h_source.html#l00102">cm3_assert_not_reached</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00048">RCC_CIR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00257">RCC_CIR_HSERDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00258">RCC_CIR_HSIRDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00259">RCC_CIR_LSERDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00260">RCC_CIR_LSIRDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00256">RCC_CIR_PLLRDYF</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga87325ef1019f246cd84ba8aa73100721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87325ef1019f246cd84ba8aa73100721">&#9670;&nbsp;</a></span>rcc_periph_clock_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. </p>
<p>Disable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00138">138</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aa2b7801b2b42debc0536d38c5b07c">&#9670;&nbsp;</a></span>rcc_periph_clock_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a>&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p>Enable the clock on particular peripheral.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga54c7db24941f636ee238833c481ada48">rcc_periph_clken</a> (RCC_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00124">124</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga6f3e2843e5d017717da66599ccc5daef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6f3e2843e5d017717da66599ccc5daef">&#9670;&nbsp;</a></span>rcc_periph_reset_hold()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p>Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00169">169</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8846a0bf49a46bcdc10a412bc69ee58">&#9670;&nbsp;</a></span>rcc_periph_reset_pulse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p>Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00153">153</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08aceecc3bebdf33119e8d7daf58b573">&#9670;&nbsp;</a></span>rcc_periph_reset_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a>&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p>Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see <a class="el" href="group__rcc__defines.html#ga4bd6185a4613aaa3ee5447c3d86ba718">rcc_periph_rst</a> (RST_UART1 for example) </p>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00184">184</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="rcc__common__all_8c_source.html#l00112">_RCC_BIT</a>, and <a class="el" href="rcc__common__all_8c_source.html#l00111">_RCC_REG</a>.</p>

</div>
</div>
<a id="gabb1b312c6db8db25447460742dcdb566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb1b312c6db8db25447460742dcdb566">&#9670;&nbsp;</a></span>rcc_peripheral_clear_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p>Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00106">106</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fddc20e14204db6d4a4a54132d191b">&#9670;&nbsp;</a></span>rcc_peripheral_disable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00065">65</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaaf3dd53c1ced02082fce0076976547a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf3dd53c1ced02082fce0076976547a8">&#9670;&nbsp;</a></span>rcc_peripheral_enable_clock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00044">44</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="ga3779f1460275e6788f706c61d7f77205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3779f1460275e6788f706c61d7f77205">&#9670;&nbsp;</a></span>rcc_peripheral_reset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p>Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00085">85</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

</div>
</div>
<a id="gaf58f3540cedf5a15e31e8ac453834079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58f3540cedf5a15e31e8ac453834079">&#9670;&nbsp;</a></span>rcc_rtc_clock_enabled_flag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_rtc_clock_enabled_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC RTC Clock Enabled Flag. </p>
<dl class="section return"><dt>Returns</dt><dd>uint32_t. Nonzero if the RTC Clock is enabled. </dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00417">417</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00340">RCC_BDCR_RTCEN</a>.</p>

</div>
</div>
<a id="ga190cb3bbb95d687334d00e15bfab5b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga190cb3bbb95d687334d00e15bfab5b56">&#9670;&nbsp;</a></span>rcc_set_adcpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p>The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">ADCPRE: ADC prescaler</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00487">487</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00114">RCC_CFGR_ADCPRE</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00113">RCC_CFGR_ADCPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph.png" border="0" usemap="#group__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" alt=""/></div>
<map name="group__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph" id="group__rcc__file_ga190cb3bbb95d687334d00e15bfab5b56_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="164,5,301,32"/>
</map>
</div>

</div>
</div>
<a id="gae192b2cd0f37124db5ed76d599a5671b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae192b2cd0f37124db5ed76d599a5671b">&#9670;&nbsp;</a></span>rcc_set_hpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">HPRE: AHB prescaler</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00526">526</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00123">RCC_CFGR_HPRE</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00122">RCC_CFGR_HPRE_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph.png" border="0" usemap="#group__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph" alt=""/></div>
<map name="group__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph" id="group__rcc__file_gae192b2cd0f37124db5ed76d599a5671b_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="151,5,288,32"/>
</map>
</div>

</div>
</div>
<a id="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfc4aa94152abb68e0d5ad473adbf53">&#9670;&nbsp;</a></span>rcc_set_mco()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_mco </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mcosrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select the source of Microcontroller Clock Output. </p>
<p>Exact sources available depend on your target. On devices with multiple MCO pins, this function controls MCO1</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mcosrc</td><td>the unshifted source bits </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc__common__all_8c_source.html#l00197">197</a> of file <a class="el" href="rcc__common__all_8c_source.html">rcc_common_all.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00094">RCC_CFGR_MCO_MASK</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00093">RCC_CFGR_MCO_SHIFT</a>.</p>

</div>
</div>
<a id="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f0715a42904d8c70bc7d1c862cf89f">&#9670;&nbsp;</a></span>rcc_set_pll_multiplication_factor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">PLLMUL: PLL multiplication factor</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00376">376</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00108">RCC_CFGR_PLLMUL_0_3</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00107">RCC_CFGR_PLLMUL_0_3_SHIFT</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00091">RCC_CFGR_PLLMUL_4</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00090">RCC_CFGR_PLLMUL_4_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph.png" border="0" usemap="#group__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" alt=""/></div>
<map name="group__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph" id="group__rcc__file_ga93f0715a42904d8c70bc7d1c862cf89f_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="221,13,359,39"/>
</map>
</div>

</div>
</div>
<a id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">&#9670;&nbsp;</a></span>rcc_set_pll_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">PLLSRC: PLL entry clock source</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00391">391</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00111">RCC_CFGR_PLLSRC</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph.png" border="0" usemap="#group__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" alt=""/></div>
<map name="group__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph" id="group__rcc__file_ga2f2bd45ad9c8b32e0fe5affe9bf181bf_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="184,5,321,32"/>
</map>
</div>

</div>
</div>
<a id="gae307406af5f22597be382a3eecc7b54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae307406af5f22597be382a3eecc7b54b">&#9670;&nbsp;</a></span>rcc_set_pllxtpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>Note</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">PLLXTPRE: HSE divider for PLL entry</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00405">405</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00110">RCC_CFGR_PLLXTPRE</a>.</p>

</div>
</div>
<a id="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf1b9174131b00a7014c0328a53a65a1">&#9670;&nbsp;</a></span>rcc_set_ppre1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>Note</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>APB1 prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">PPRE1: APB low-speed prescaler (APB1)</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00513">513</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00120">RCC_CFGR_PPRE1</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00119">RCC_CFGR_PPRE1_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph.png" border="0" usemap="#group__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" alt=""/></div>
<map name="group__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph" id="group__rcc__file_gaaf1b9174131b00a7014c0328a53a65a1_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="157,5,295,32"/>
</map>
</div>

</div>
</div>
<a id="gac40c9478480f3a44c381c15482a563cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac40c9478480f3a44c381c15482a563cd">&#9670;&nbsp;</a></span>rcc_set_ppre2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>APB2 prescale factor <a class="el" href="group__rcc__cfgr__apb2pre.html">PPRE2: APB high-speed prescaler (APB2)</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00499">499</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00117">RCC_CFGR_PPRE2</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00116">RCC_CFGR_PPRE2_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph.png" border="0" usemap="#group__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph" alt=""/></div>
<map name="group__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph" id="group__rcc__file_gac40c9478480f3a44c381c15482a563cd_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="157,5,295,32"/>
</map>
</div>

</div>
</div>
<a id="ga5b592070405248d60877bba98a054aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b592070405248d60877bba98a054aee">&#9670;&nbsp;</a></span>rcc_set_prediv()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_prediv </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prediv</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00549">549</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00057">RCC_CFGR2</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00366">RCC_CFGR2_PREDIV</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga5b592070405248d60877bba98a054aee_icgraph.png" border="0" usemap="#group__rcc__file_ga5b592070405248d60877bba98a054aee_icgraph" alt=""/></div>
<map name="group__rcc__file_ga5b592070405248d60877bba98a054aee_icgraph" id="group__rcc__file_ga5b592070405248d60877bba98a054aee_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="160,5,297,32"/>
</map>
</div>

</div>
</div>
<a id="ga1a7e55c7554def2e7152af495e1565a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a7e55c7554def2e7152af495e1565a8">&#9670;&nbsp;</a></span>rcc_set_rtc_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_rtc_clock_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>clock_source</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the RTC clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clock_source</td><td>RTC clock source. Only HSE/128, LSE and LSI. </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00438">438</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00344">RCC_BDCR_LSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00343">RCC_BDCR_LSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00069">RCC_CR_HSEON</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00068">RCC_CR_HSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00356">RCC_CSR_LSION</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00355">RCC_CSR_LSIRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

</div>
</div>
<a id="ga2c291271812c333d975807cd5ec99a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c291271812c333d975807cd5ec99a36">&#9670;&nbsp;</a></span>rcc_set_sysclk_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">SW: System clock switch</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00362">362</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00129">RCC_CFGR_SW</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00128">RCC_CFGR_SW_SHIFT</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph.png" border="0" usemap="#group__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph" alt=""/></div>
<map name="group__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph" id="group__rcc__file_ga2c291271812c333d975807cd5ec99a36_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="209,5,347,32"/>
</map>
</div>

</div>
</div>
<a id="gad434015520b42043657d7478f8308c37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad434015520b42043657d7478f8308c37">&#9670;&nbsp;</a></span>rcc_set_usbpre()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p>The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 64MHz PLL clock.</p>
<dl class="section note"><dt>Note</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">USBPRE: USB prescaler (RCC_CFGR[23:22])</a> </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00544">544</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00105">RCC_CFGR_USBPRE</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_gad434015520b42043657d7478f8308c37_icgraph.png" border="0" usemap="#group__rcc__file_gad434015520b42043657d7478f8308c37_icgraph" alt=""/></div>
<map name="group__rcc__file_gad434015520b42043657d7478f8308c37_icgraph" id="group__rcc__file_gad434015520b42043657d7478f8308c37_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="164,5,301,32"/>
</map>
</div>

</div>
</div>
<a id="ga3373359648b1677ac49d2fe86bff99b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3373359648b1677ac49d2fe86bff99b7">&#9670;&nbsp;</a></span>rcc_system_clock_source()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>Returns</dt><dd>Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00563">563</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00047">RCC_CFGR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00126">RCC_CFGR_SWS</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00125">RCC_CFGR_SWS_SHIFT</a>.</p>

</div>
</div>
<a id="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">&#9670;&nbsp;</a></span>rcc_wait_for_osc_ready()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga68c2b48bd51903ccf423c86458194354">rcc_osc</a>&#160;</td>
          <td class="paramname"><em>osc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Wait for Oscillator Ready. </p>
<p>Wait for Oscillator Ready.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00244">244</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">References <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00054">RCC_BDCR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00343">RCC_BDCR_LSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00046">RCC_CR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00068">RCC_CR_HSERDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00072">RCC_CR_HSIRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00064">RCC_CR_PLLRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00055">RCC_CSR</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00355">RCC_CSR_LSIRDY</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_HSI</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSE</a>, <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_LSI</a>, and <a class="el" href="gd32_2f1x0_2rcc_8h_source.html#l00432">RCC_PLL</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>
<div class="dynheader">
Here is the caller graph for this function:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph.png" border="0" usemap="#group__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" alt=""/></div>
<map name="group__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph" id="group__rcc__file_ga1dfd0e0ba16285ce16e782e07af2cafa_icgraph">
<area shape="rect" id="node2" href="group__rcc__file.html#ga4bbf49936af50688a96ec4f309f710c6" title="Setup clocks to run from PLL. " alt="" coords="213,5,351,32"/>
</map>
</div>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga86f90a27c26bc25e22999419f7d08622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86f90a27c26bc25e22999419f7d08622">&#9670;&nbsp;</a></span>rcc_ahb_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ahb_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00060">60</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="gaa1594220dae1eb3f9aa3dc30db60d8d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1594220dae1eb3f9aa3dc30db60d8d1">&#9670;&nbsp;</a></span>rcc_apb1_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb1_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the default clock frequencies. </p>

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00058">58</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="ga2f1b40f85aa73bc45b6d1cbb255881d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f1b40f85aa73bc45b6d1cbb255881d9">&#9670;&nbsp;</a></span>rcc_apb2_frequency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_apb2_frequency = 8000000</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00059">59</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

<p class="reference">Referenced by <a class="el" href="rcc_8c_source.html#l00581">rcc_clock_setup_pll()</a>.</p>

</div>
</div>
<a id="gad1027fe0064d0144f2010c18beeac1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1027fe0064d0144f2010c18beeac1a7">&#9670;&nbsp;</a></span>rcc_hse8_configs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hse8_configs[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">        { </div><div class="line">                .pllmul = <a class="code" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>,</div><div class="line">                .hpre = <a class="code" href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div><div class="line">                .ppre1 = <a class="code" href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a>,</div><div class="line">                .ppre2 = <a class="code" href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div><div class="line">                .adcpre = <a class="code" href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>,</div><div class="line">                .usbpre = <a class="code" href="group__rcc__cfgr__usbpre.html#gaf3b20f691a1f3189072ed383dc9994d0">RCC_CFGR_USBPRE_PLL_CLK_DIV1_5</a>,</div><div class="line">                .use_hse = <span class="keyword">true</span>,</div><div class="line">                .pll_hse_prediv = <a class="code" href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>,</div><div class="line">                .ahb_frequency  = 72000000,</div><div class="line">                .apb1_frequency = 36000000,</div><div class="line">                .apb2_frequency = 72000000,</div><div class="line">        },</div><div class="line">}</div><div class="ttc" id="group__rcc__cfgr__usbpre_html_gaf3b20f691a1f3189072ed383dc9994d0"><div class="ttname"><a href="group__rcc__cfgr__usbpre.html#gaf3b20f691a1f3189072ed383dc9994d0">RCC_CFGR_USBPRE_PLL_CLK_DIV1_5</a></div><div class="ttdeci">#define RCC_CFGR_USBPRE_PLL_CLK_DIV1_5</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00134">gd32/f1x0/rcc.h:134</a></div></div>
<div class="ttc" id="group__rcc__cfgr__apb2pre_html_ga1a780d4b6db101967459b5af2477d43d"><div class="ttname"><a href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_HCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00186">gd32/f1x0/rcc.h:186</a></div></div>
<div class="ttc" id="group__rcc__cfgr__apb1pre_html_ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><div class="ttname"><a href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_HCLK_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00197">gd32/f1x0/rcc.h:197</a></div></div>
<div class="ttc" id="group__rcc__defines_html_ga8a587751e0aa065d5cc0597ddafcbe2f"><div class="ttname"><a href="group__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00367">gd32/f1x0/rcc.h:367</a></div></div>
<div class="ttc" id="group__rcc__cfgr__pmf_html_gaba6a14a20b28d0f71e99d48a951f64fc"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL9</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00150">gd32/f1x0/rcc.h:150</a></div></div>
<div class="ttc" id="group__rcc__cfgr__ahbpre_html_ga40c164dc946f4cba1e3fc87b0c997016"><div class="ttname"><a href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_SYSCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00206">gd32/f1x0/rcc.h:206</a></div></div>
<div class="ttc" id="group__rcc__cfgr__adcpre_html_gabf7cee95d3f96dc8f6db6e9169339d9d"><div class="ttname"><a href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">RCC_CFGR_ADCPRE_PCLK2_DIV8</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE_PCLK2_DIV8</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00180">gd32/f1x0/rcc.h:180</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00087">87</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
<a id="ga2d810994ded89ca4eb98363928c61795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d810994ded89ca4eb98363928c61795">&#9670;&nbsp;</a></span>rcc_hsi_configs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct <a class="el" href="structrcc__clock__scale.html">rcc_clock_scale</a> rcc_hsi_configs[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div><div class="line">        { </div><div class="line">                .pllmul = <a class="code" href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>,</div><div class="line">                .hpre = <a class="code" href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div><div class="line">                .ppre1 = <a class="code" href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a>,</div><div class="line">                .ppre2 = <a class="code" href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div><div class="line">                .adcpre = <a class="code" href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>,</div><div class="line">                .use_hse = <span class="keyword">false</span>,</div><div class="line">                .ahb_frequency  = 48000000,</div><div class="line">                .apb1_frequency = 24000000,</div><div class="line">                .apb2_frequency = 48000000,</div><div class="line">        },</div><div class="line">        { </div><div class="line">                .pllmul = <a class="code" href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>,</div><div class="line">                .hpre = <a class="code" href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>,</div><div class="line">                .ppre1 = <a class="code" href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a>,</div><div class="line">                .ppre2 = <a class="code" href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>,</div><div class="line">                .adcpre = <a class="code" href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>,</div><div class="line">                .use_hse = <span class="keyword">false</span>,</div><div class="line">                .ahb_frequency  = 64000000,</div><div class="line">                .apb1_frequency = 32000000,</div><div class="line">                .apb2_frequency = 64000000,</div><div class="line">        }</div><div class="line">}</div><div class="ttc" id="group__rcc__cfgr__apb2pre_html_ga1a780d4b6db101967459b5af2477d43d"><div class="ttname"><a href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2_HCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00186">gd32/f1x0/rcc.h:186</a></div></div>
<div class="ttc" id="group__rcc__cfgr__pmf_html_gaf06acc20cc61d92fac6b2296c7cff576"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL12</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00153">gd32/f1x0/rcc.h:153</a></div></div>
<div class="ttc" id="group__rcc__cfgr__apb1pre_html_ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><div class="ttname"><a href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1_HCLK_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00197">gd32/f1x0/rcc.h:197</a></div></div>
<div class="ttc" id="group__rcc__cfgr__pmf_html_ga3aa8fed034d89d3dab603ff65f8eebd9"><div class="ttname"><a href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL_PLL_CLK_MUL16</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00157">gd32/f1x0/rcc.h:157</a></div></div>
<div class="ttc" id="group__rcc__cfgr__ahbpre_html_ga40c164dc946f4cba1e3fc87b0c997016"><div class="ttname"><a href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a></div><div class="ttdeci">#define RCC_CFGR_HPRE_SYSCLK_NODIV</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00206">gd32/f1x0/rcc.h:206</a></div></div>
<div class="ttc" id="group__rcc__cfgr__adcpre_html_gabf7cee95d3f96dc8f6db6e9169339d9d"><div class="ttname"><a href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">RCC_CFGR_ADCPRE_PCLK2_DIV8</a></div><div class="ttdeci">#define RCC_CFGR_ADCPRE_PCLK2_DIV8</div><div class="ttdef"><b>Definition:</b> <a href="gd32_2f1x0_2rcc_8h_source.html#l00180">gd32/f1x0/rcc.h:180</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="rcc_8c_source.html#l00062">62</a> of file <a class="el" href="rcc_8c_source.html">rcc.c</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Aug 28 2019 23:11:23 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
