sys = {
    cores = {
        coreA = {
            type = "SMT";
            dcache = "l1dA";
            icache = "l1iA";
		};
#        coreB = {
#            type = "SMT";
#            dcache = "l1dB";
#            icache = "l1iB";
#		};
    };

    lineSize = 64;

    caches = {
        l1dA = {
            size = 65536;
        };
        l1iA = {
            size = 32768;
        };
#        l1dB = {
#            size = 65536;
#        };
#        l1iB = {
#            size = 32768;
#        };
        l2 = {
            caches = 1;
            size = 2097152;
            //children = "l1iA|l1dA|l1iB|l1dB";  // interleave
             children = "l1iA|l1dA";
        };
    };
};

sim = {
    // TODO: What is this?
    phaseLength = 1000;
    // TODO: Switch threads frequently, How?
    schedQuantum = 50;
    // TODO: What is this?
    procStatsFilter = "l1.*|l2.*";
    // Log to file (makes info work), log/ is dir
	logToFile = true;
	// Simulator heap size in MB, default was 1024MB
    gmMBytes = 1024;
	
	attachDebugger = true;
};

process0 = {
    command = "ls -alh --color tests/";
	// command = "uname -r";
};


process1 = {
	command = "cat tests/config/smt.cfg";
};

#process2 = {
#	command = "echo 'Flushing, Queens!'";
#};

#process3 = {
#	command = "hostname -i";
#};
