
---------- Begin Simulation Statistics ----------
final_tick                                63402371500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 401410                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691752                       # Number of bytes of host memory used
host_op_rate                                   406911                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   249.12                       # Real time elapsed on the host
host_tick_rate                              254503113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101370573                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063402                       # Number of seconds simulated
sim_ticks                                 63402371500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.452335                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4532534                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5366973                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 92                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            381623                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5696874                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             141371                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          764267                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           622896                       # Number of indirect misses.
system.cpu.branchPred.lookups                 7214246                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  373246                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39715                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101370573                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.268047                       # CPI: cycles per instruction
system.cpu.discardedOps                       1025844                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47540097                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          45571740                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6772355                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3761001                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.788614                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        126804743                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49905942     49.23%     49.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                 177470      0.18%     49.41% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            290681      0.29%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            282654      0.28%     49.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            175620      0.17%     50.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             58978      0.06%     50.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           523798      0.52%     50.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            35955      0.04%     50.76% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.77% # Class of committed instruction
system.cpu.op_class_0::MemRead               42927776     42.35%     93.11% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6980584      6.89%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101370573                       # Class of committed instruction
system.cpu.tickCycles                       123043742                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3189                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1342                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        47627                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        95988                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1342                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1847                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1847                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1342                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       408192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  408192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3189                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3189    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3189                       # Request fanout histogram
system.membus.respLayer1.occupancy           29821250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3864500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36762                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8614                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29522                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29522                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8870                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         9986                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        26354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       118012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                144366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2237952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9762560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12000512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            48378                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028091                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165235                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  47019     97.19%     97.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1359      2.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              48378                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          138746000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          98777984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22175998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 7876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37296                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45172                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                7876                       # number of overall hits
system.l2.overall_hits::.cpu.data               37296                       # number of overall hits
system.l2.overall_hits::total                   45172                       # number of overall hits
system.l2.demand_misses::.cpu.inst                994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2212                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3206                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               994                       # number of overall misses
system.l2.overall_misses::.cpu.data              2212                       # number of overall misses
system.l2.overall_misses::total                  3206                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81713000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    187056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268769500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81713000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    187056500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268769500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8870                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            39508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                48378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8870                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           39508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               48378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.112063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.055989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066270                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.112063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.055989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066270                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82206.237425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84564.421338                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83833.281347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82206.237425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84564.421338                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83833.281347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  17                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 17                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3189                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3189                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71440000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    163976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    235416000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71440000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    163976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    235416000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.111838                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.055609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065918                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.111838                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.055609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065918                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72016.129032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74636.322258                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73821.260583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72016.129032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74636.322258                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73821.260583                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36762                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36762                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36762                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36762                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         8214                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             8214                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         8214                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         8214                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             27675                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27675                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1847                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1847                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    155776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     155776500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         29522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.062564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.062564                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84340.281538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84340.281538                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1847                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    137306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    137306500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.062564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.062564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74340.281538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74340.281538                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           7876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81713000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81713000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8870                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.112063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.112063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82206.237425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82206.237425                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71440000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.111838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.111838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72016.129032                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72016.129032                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     31280000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     31280000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         9986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.036551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036551                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85698.630137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85698.630137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          350                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     26669500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     26669500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.035049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035049                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76198.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76198.571429                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3094.680742                       # Cycle average of tags in use
system.l2.tags.total_refs                       94629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.673565                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       988.004435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2106.676307                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.060303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.188884                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3189                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.194641                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    760357                       # Number of tag accesses
system.l2.tags.data_accesses                   760357                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         126976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         281216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             408192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       126976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        126976                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3189                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2002701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4435418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6438119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2002701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2002701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2002701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4435418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6438119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000583500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3189                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6378                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     73368000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   31890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               192955500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11503.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30253.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.160142                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   264.199083                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.584886                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          464     41.28%     41.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          329     29.27%     70.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      3.83%     74.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      4.18%     78.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           42      3.74%     82.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      1.60%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      1.42%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          165     14.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1124                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 408192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  408192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         6.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7943644500                       # Total gap between requests
system.mem_ctrls.avgGap                    2490951.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       126976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       281216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2002701.113474911544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4435417.687806835398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4394                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56352500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    136603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28403.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31088.53                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4391100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2333925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            23247840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5004398880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1516156680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23069747520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        29620275945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.179306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59961582500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2116920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1323869000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3634260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22291080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5004398880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1408284750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23160587040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        29601127665                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.877294                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  60198924750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2116920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1086526750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17597524                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17597524                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17597524                       # number of overall hits
system.cpu.icache.overall_hits::total        17597524                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8870                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8870                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8870                       # number of overall misses
system.cpu.icache.overall_misses::total          8870                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    189192000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189192000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189192000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189192000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17606394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17606394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17606394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17606394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000504                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000504                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000504                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000504                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21329.425028                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21329.425028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21329.425028                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21329.425028                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8614                       # number of writebacks
system.cpu.icache.writebacks::total              8614                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         8870                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8870                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8870                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8870                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    180322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    180322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    180322000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    180322000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000504                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000504                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20329.425028                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20329.425028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20329.425028                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20329.425028                       # average overall mshr miss latency
system.cpu.icache.replacements                   8614                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17597524                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17597524                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8870                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8870                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189192000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17606394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17606394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000504                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21329.425028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21329.425028                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8870                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    180322000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    180322000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000504                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20329.425028                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20329.425028                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.919347                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17606394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8870                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1984.937317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.919347                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          35221658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         35221658                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     49173947                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         49173947                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     49188641                       # number of overall hits
system.cpu.dcache.overall_hits::total        49188641                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41037                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41037                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        44045                       # number of overall misses
system.cpu.dcache.overall_misses::total         44045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    794203000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    794203000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    794203000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    794203000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     49214984                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49214984                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     49232686                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49232686                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000834                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000834                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000895                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000895                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19353.339669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19353.339669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18031.626745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18031.626745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        36762                       # number of writebacks
system.cpu.dcache.writebacks::total             36762                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        37744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        37744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        39508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        39508                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    615684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    615684500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    641252000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    641252000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000802                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000802                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16312.115833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16312.115833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16230.940569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16230.940569                       # average overall mshr miss latency
system.cpu.dcache.replacements                  38996                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     42286058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        42286058                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8516                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    142224000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    142224000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     42294574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     42294574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16700.798497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16700.798497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          294                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    124678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    124678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 15163.950377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15163.950377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6887889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6887889                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        32521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    651979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    651979000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6920410                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004699                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004699                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 20047.938255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20047.938255                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2999                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2999                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29522                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    491006500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    491006500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004266                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16631.884696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16631.884696                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        14694                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14694                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3008                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3008                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        17702                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17702                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.169924                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.169924                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25567500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25567500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.099650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.099650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 14494.047619                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14494.047619                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.976316                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49228481                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39508                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1246.038296                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.976316                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98505544                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98505544                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63402371500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
