

================================================================
== Synthesis Summary Report of 'matrixmul'
================================================================
+ General Information: 
    * Date:           Sat Jul 19 17:21:14 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        MM_ColPipeline
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |   Modules   | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |          |           |     |
    |   & Loops   | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT    | URAM|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+-----------+-----+
    |+ matrixmul  |    II|  3.88|       31|  310.000|         -|       27|     -|    rewind|     -|  2 (~0%)|  29 (~0%)|  314 (~0%)|    -|
    | o Row_Col   |    II|  7.30|       29|  290.000|         6|        3|     9|       yes|     -|        -|         -|          -|    -|
    +-------------+------+------+---------+---------+----------+---------+------+----------+------+---------+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| res_address0 | out       | 4        |
| res_d0       | out       | 16       |
+--------------+-----------+----------+

* BRAM
+-----------+------------+---------------+
| Interface | Data Width | Address Width |
+-----------+------------+---------------+
| a_PORTA   | 8          | 32            |
| b_PORTA   | 8          | 32            |
+-----------+------------+---------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| res      | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| a        | a_PORTA      | interface |          |
| b        | b_PORTA      | interface |          |
| res      | res_address0 | port      | offset   |
| res      | res_ce0      | port      |          |
| res      | res_we0      | port      |          |
| res      | res_d0       | port      |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+--------+-----------+---------+
| Name                              | DSP | Pragma | Variable    | Op     | Impl      | Latency |
+-----------------------------------+-----+--------+-------------+--------+-----------+---------+
| + matrixmul                       | 2   |        |             |        |           |         |
|   add_ln19_fu_182_p2              |     |        | add_ln19    | add    | fabric    | 0       |
|   select_ln19_fu_188_p3           |     |        | select_ln19 | select | auto_sel  | 0       |
|   i_fu_196_p3                     |     |        | i           | select | auto_sel  | 0       |
|   empty_fu_216_p2                 |     |        | empty       | sub    | fabric    | 0       |
|   empty_5_fu_253_p2               |     |        | empty_5     | add    | fabric    | 0       |
|   empty_6_fu_222_p2               |     |        | empty_6     | add    | fabric    | 0       |
|   add_ln26_1_fu_270_p2            |     |        | add_ln26_1  | add    | fabric    | 0       |
|   add_ln26_2_fu_237_p2            |     |        | add_ln26_2  | add    | fabric    | 0       |
|   add_ln28_fu_300_p2              |     |        | add_ln28    | add    | fabric    | 0       |
|   mul_8s_8s_16_1_1_U1             |     |        | mul_ln26    | mul    | auto      | 0       |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | mul_ln26_1  | mul    | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | mul_ln26_2  | mul    | dsp_slice | 3       |
|   mac_muladd_8s_8s_16s_16_4_1_U2  | 1   |        | add_ln26    | add    | dsp_slice | 3       |
|   mac_muladd_8s_8s_16ns_16_4_1_U3 | 1   |        | tmp         | add    | dsp_slice | 3       |
|   j_fu_308_p2                     |     |        | j           | add    | fabric    | 0       |
|   add_ln19_1_fu_313_p2            |     |        | add_ln19_1  | add    | fabric    | 0       |
|   icmp_ln21_fu_319_p2             |     |        | icmp_ln21   | seteq  | auto      | 0       |
|   icmp_ln19_fu_325_p2             |     |        | icmp_ln19   | seteq  | auto      | 0       |
+-----------------------------------+-----+--------+-------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------+-----------------------------------+
| Type      | Options                         | Location                          |
+-----------+---------------------------------+-----------------------------------+
| interface | bram port=a storage_type=ram_1p | hls_config.cfg:16 in matrixmul, a |
| interface | bram port=b storage_type=ram_1p | hls_config.cfg:17 in matrixmul, b |
| pipeline  |                                 | hls_config.cfg:15 in matrixmul    |
+-----------+---------------------------------+-----------------------------------+


