{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620819748237 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620819748242 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 12 13:42:28 2021 " "Processing started: Wed May 12 13:42:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620819748242 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620819748242 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Micro -c Micro " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Micro -c Micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1620819748242 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1620819749151 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1620819749475 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_7_1200mv_85c_slow.svo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_7_1200mv_85c_slow.svo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819749943 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1620819750001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_7_1200mv_0c_slow.svo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_7_1200mv_0c_slow.svo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819750467 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1620819750532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_min_1200mv_0c_fast.svo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_min_1200mv_0c_fast.svo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819751000 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1620819751057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro.svo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro.svo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819751521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_7_1200mv_85c_v_slow.sdo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_7_1200mv_85c_v_slow.sdo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819751929 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_7_1200mv_0c_v_slow.sdo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_7_1200mv_0c_v_slow.sdo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819752335 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_min_1200mv_0c_v_fast.sdo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_min_1200mv_0c_v_fast.sdo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819752743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Micro_v.sdo F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/ simulation " "Generated file Micro_v.sdo in folder \"F:/Datos/Doumentos/GitHub/avalonRiscV/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1620819753155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620819753232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 12 13:42:33 2021 " "Processing ended: Wed May 12 13:42:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620819753232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620819753232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620819753232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1620819753232 ""}
