{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 14:50:43 2024 " "Info: Processing started: Sat Mar 16 14:50:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sapr2 -c sapr2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "slower " "Info: Assuming node \"slower\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "slower" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "faster " "Info: Assuming node \"faster\" is an undefined clock" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "faster" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst35 " "Info: Detected ripple clock \"inst35\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 936 1072 1136 1016 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst36 " "Info: Detected ripple clock \"inst36\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 1032 1072 1136 1112 "inst36" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst32 " "Info: Detected ripple clock \"inst32\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 744 1072 1136 824 "inst32" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst33 " "Info: Detected ripple clock \"inst33\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 840 1072 1136 920 "inst33" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] memory single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1 163.19 MHz 6.128 ns Internal " "Info: Clock \"clk\" has Internal fmax of 163.19 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]\" and destination memory \"single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1\" (period= 6.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.633 ns + Longest register memory " "Info: + Longest register to memory delay is 0.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 1 REG LCFF_X37_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.131 ns) 0.633 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1 2 MEM M512_X36_Y1 4 " "Info: 2: + IC(0.502 ns) + CELL(0.131 ns) = 0.633 ns; Loc. = M512_X36_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.131 ns ( 20.70 % ) " "Info: Total cell delay = 0.131 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 79.30 % ) " "Info: Total interconnect delay = 0.502 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.633 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.502ns } { 0.000ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.379 ns - Smallest " "Info: - Smallest clock skew is -5.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.342 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.458 ns) 2.342 ns single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M512_X36_Y1 4 " "Info: 3: + IC(0.687 ns) + CELL(0.458 ns) = 2.342 ns; Loc. = M512_X36_Y1; Fanout = 4; MEM Node = 'single_port_rom:inst\|altsyncram:rom_rtl_0\|altsyncram_ff71:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.02 % ) " "Info: Total cell delay = 1.312 ns ( 56.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 43.98 % ) " "Info: Total interconnect delay = 1.030 ns ( 43.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.687ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.721 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.712 ns) 3.209 ns inst33 2 REG LCFF_X13_Y26_N5 1 " "Info: 2: + IC(1.643 ns) + CELL(0.712 ns) = 3.209 ns; Loc. = LCFF_X13_Y26_N5; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { clk inst33 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 840 1072 1136 920 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 3.723 ns inst13 3 COMB LCCOMB_X13_Y26_N26 5 " "Info: 3: + IC(0.242 ns) + CELL(0.272 ns) = 3.723 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { inst33 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 4.371 ns inst25 4 COMB LCCOMB_X10_Y26_N24 1 " "Info: 4: + IC(0.494 ns) + CELL(0.154 ns) = 4.371 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 6.429 ns inst25~clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(2.058 ns) + CELL(0.000 ns) = 6.429 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 7.721 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 6 REG LCFF_X37_Y1_N3 4 " "Info: 6: + IC(0.674 ns) + CELL(0.618 ns) = 7.721 ns; Loc. = LCFF_X37_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 33.80 % ) " "Info: Total cell delay = 2.610 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 66.20 % ) " "Info: Total interconnect delay = 5.111 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.687ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ff71.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/altsyncram_ff71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.633 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.502ns } { 0.000ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { clk clk~clkctrl single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { clk {} clk~combout {} clk~clkctrl {} single_port_rom:inst|altsyncram:rom_rtl_0|altsyncram_ff71:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.687ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "slower register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"slower\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X37_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X37_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X37_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X37_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X37_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X37_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X37_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X37_Y1_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower destination 6.120 ns + Shortest register " "Info: + Shortest clock path from clock \"slower\" to destination register is 6.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns slower 1 CLK PIN_A16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 2; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.357 ns) 2.122 ns inst13 2 COMB LCCOMB_X13_Y26_N26 5 " "Info: 2: + IC(0.898 ns) + CELL(0.357 ns) = 2.122 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 2.770 ns inst25 3 COMB LCCOMB_X10_Y26_N24 1 " "Info: 3: + IC(0.494 ns) + CELL(0.154 ns) = 2.770 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 4.828 ns inst25~clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(2.058 ns) + CELL(0.000 ns) = 4.828 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 6.120 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X37_Y1_N5 3 " "Info: 5: + IC(0.674 ns) + CELL(0.618 ns) = 6.120 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.996 ns ( 32.61 % ) " "Info: Total cell delay = 1.996 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 67.39 % ) " "Info: Total interconnect delay = 4.124 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.898ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.867ns 0.357ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slower source 6.120 ns - Longest register " "Info: - Longest clock path from clock \"slower\" to source register is 6.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns slower 1 CLK PIN_A16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 2; CLK Node = 'slower'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slower } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 176 152 320 192 "slower" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.357 ns) 2.122 ns inst13 2 COMB LCCOMB_X13_Y26_N26 5 " "Info: 2: + IC(0.898 ns) + CELL(0.357 ns) = 2.122 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { slower inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 2.770 ns inst25 3 COMB LCCOMB_X10_Y26_N24 1 " "Info: 3: + IC(0.494 ns) + CELL(0.154 ns) = 2.770 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 4.828 ns inst25~clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(2.058 ns) + CELL(0.000 ns) = 4.828 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 6.120 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X37_Y1_N1 4 " "Info: 5: + IC(0.674 ns) + CELL(0.618 ns) = 6.120 ns; Loc. = LCFF_X37_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.996 ns ( 32.61 % ) " "Info: Total cell delay = 1.996 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.124 ns ( 67.39 % ) " "Info: Total interconnect delay = 4.124 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.898ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.867ns 0.357ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.898ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.867ns 0.357ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.898ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.867ns 0.357ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.898ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.867ns 0.357ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.120 ns" { slower inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.120 ns" { slower {} slower~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.898ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.867ns 0.357ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "faster register register lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 500.0 MHz Internal " "Info: Clock \"faster\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" and destination register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.715 ns + Longest register register " "Info: + Longest register to register delay is 0.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X37_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X37_Y1_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X37_Y1_N0; Fanout = 2; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X37_Y1_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X37_Y1_N2; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.618 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 4 COMB LCCOMB_X37_Y1_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.125 ns) = 0.618 ns; Loc. = LCCOMB_X37_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.715 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X37_Y1_N5 3 " "Info: 5: + IC(0.000 ns) + CELL(0.097 ns) = 0.715 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 100.00 % ) " "Info: Total cell delay = 0.715 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster destination 6.109 ns + Shortest register " "Info: + Shortest clock path from clock \"faster\" to destination register is 6.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns faster 1 CLK PIN_F13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 7; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.378 ns) 2.111 ns inst13 2 COMB LCCOMB_X13_Y26_N26 5 " "Info: 2: + IC(0.906 ns) + CELL(0.378 ns) = 2.111 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 2.759 ns inst25 3 COMB LCCOMB_X10_Y26_N24 1 " "Info: 3: + IC(0.494 ns) + CELL(0.154 ns) = 2.759 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 4.817 ns inst25~clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(2.058 ns) + CELL(0.000 ns) = 4.817 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 6.109 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 5 REG LCFF_X37_Y1_N5 3 " "Info: 5: + IC(0.674 ns) + CELL(0.618 ns) = 6.109 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.977 ns ( 32.36 % ) " "Info: Total cell delay = 1.977 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 67.64 % ) " "Info: Total interconnect delay = 4.132 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.906ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.827ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "faster source 6.109 ns - Longest register " "Info: - Longest clock path from clock \"faster\" to source register is 6.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns faster 1 CLK PIN_F13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 7; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.378 ns) 2.111 ns inst13 2 COMB LCCOMB_X13_Y26_N26 5 " "Info: 2: + IC(0.906 ns) + CELL(0.378 ns) = 2.111 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 2.759 ns inst25 3 COMB LCCOMB_X10_Y26_N24 1 " "Info: 3: + IC(0.494 ns) + CELL(0.154 ns) = 2.759 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 4.817 ns inst25~clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(2.058 ns) + CELL(0.000 ns) = 4.817 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 6.109 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X37_Y1_N1 4 " "Info: 5: + IC(0.674 ns) + CELL(0.618 ns) = 6.109 ns; Loc. = LCFF_X37_Y1_N1; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.977 ns ( 32.36 % ) " "Info: Total cell delay = 1.977 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.132 ns ( 67.64 % ) " "Info: Total interconnect delay = 4.132 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.906ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.827ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.906ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.827ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.906ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.827ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.715 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.906ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.827ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.109 ns" { faster inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.109 ns" { faster {} faster~combout {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.906ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.827ns 0.378ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } {  } {  } "" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] clk 1.277 ns " "Info: Found hold time violation between source  pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" and destination pin or register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]\" for clock \"clk\" (Hold time is 1.277 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.831 ns + Largest " "Info: + Largest clock skew is 1.831 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.712 ns) 3.209 ns inst33 2 REG LCFF_X13_Y26_N5 1 " "Info: 2: + IC(1.643 ns) + CELL(0.712 ns) = 3.209 ns; Loc. = LCFF_X13_Y26_N5; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { clk inst33 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 840 1072 1136 920 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 3.723 ns inst13 3 COMB LCCOMB_X13_Y26_N26 5 " "Info: 3: + IC(0.242 ns) + CELL(0.272 ns) = 3.723 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { inst33 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 4.371 ns inst25 4 COMB LCCOMB_X10_Y26_N24 1 " "Info: 4: + IC(0.494 ns) + CELL(0.154 ns) = 4.371 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 6.429 ns inst25~clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(2.058 ns) + CELL(0.000 ns) = 6.429 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 7.721 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 6 REG LCFF_X37_Y1_N5 3 " "Info: 6: + IC(0.674 ns) + CELL(0.618 ns) = 7.721 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 33.80 % ) " "Info: Total cell delay = 2.610 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 66.20 % ) " "Info: Total interconnect delay = 5.111 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.890 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 5.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.633 ns) + CELL(0.053 ns) 2.540 ns inst25 2 COMB LCCOMB_X10_Y26_N24 1 " "Info: 2: + IC(1.633 ns) + CELL(0.053 ns) = 2.540 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { clk inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 4.598 ns inst25~clkctrl 3 COMB CLKCTRL_G0 3 " "Info: 3: + IC(2.058 ns) + CELL(0.000 ns) = 4.598 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 5.890 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 4 REG LCFF_X37_Y1_N5 3 " "Info: 4: + IC(0.674 ns) + CELL(0.618 ns) = 5.890 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 25.89 % ) " "Info: Total cell delay = 1.525 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.365 ns ( 74.11 % ) " "Info: Total interconnect delay = 4.365 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.890 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.633ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.890 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.633ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.609 ns - Shortest register register " "Info: - Shortest register to register delay is 0.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 1 REG LCFF_X37_Y1_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.512 ns) 0.512 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2 2 COMB LCCOMB_X37_Y1_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X37_Y1_N4; Fanout = 1; COMB Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|counter_comb_bita2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.609 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\] 3 REG LCFF_X37_Y1_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X37_Y1_N5; Fanout = 3; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.609 ns ( 100.00 % ) " "Info: Total cell delay = 0.609 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.890 ns" { clk inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.890 ns" { clk {} clk~combout {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 1.633ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.609 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|counter_comb_bita2 {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.512ns 0.097ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8 key\[1\] clk 5.577 ns register " "Info: tsu for register \"inst8\" (data pin = \"key\[1\]\", clock pin = \"clk\") is 5.577 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.988 ns + Longest pin register " "Info: + Longest pin to register delay is 7.988 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns key\[1\] 1 PIN PIN_D20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 2; PIN Node = 'key\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 240 152 320 256 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.540 ns) + CELL(0.366 ns) 6.763 ns inst22~0 2 COMB LCCOMB_X35_Y1_N30 3 " "Info: 2: + IC(5.540 ns) + CELL(0.366 ns) = 6.763 ns; Loc. = LCCOMB_X35_Y1_N30; Fanout = 3; COMB Node = 'inst22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { key[1] inst22~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 576 -80 -16 656 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 7.029 ns inst9~0 3 COMB LCCOMB_X35_Y1_N22 5 " "Info: 3: + IC(0.213 ns) + CELL(0.053 ns) = 7.029 ns; Loc. = LCCOMB_X35_Y1_N22; Fanout = 5; COMB Node = 'inst9~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { inst22~0 inst9~0 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 688 -80 -16 768 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.746 ns) 7.988 ns inst8 4 REG LCFF_X35_Y1_N29 2 " "Info: 4: + IC(0.213 ns) + CELL(0.746 ns) = 7.988 ns; Loc. = LCFF_X35_Y1_N29; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.959 ns" { inst9~0 inst8 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 624 168 232 704 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 25.31 % ) " "Info: Total cell delay = 2.022 ns ( 25.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.966 ns ( 74.69 % ) " "Info: Total interconnect delay = 5.966 ns ( 74.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.988 ns" { key[1] inst22~0 inst9~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.988 ns" { key[1] {} key[1]~combout {} inst22~0 {} inst9~0 {} inst8 {} } { 0.000ns 0.000ns 5.540ns 0.213ns 0.213ns } { 0.000ns 0.857ns 0.366ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 624 168 232 704 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 2.501 ns inst8 3 REG LCFF_X35_Y1_N29 2 " "Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X35_Y1_N29; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { clk~clkctrl inst8 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 624 168 232 704 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.86 % ) " "Info: Total cell delay = 1.472 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.029 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk clk~clkctrl inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk {} clk~combout {} clk~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.988 ns" { key[1] inst22~0 inst9~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.988 ns" { key[1] {} key[1]~combout {} inst22~0 {} inst9~0 {} inst8 {} } { 0.000ns 0.000ns 5.540ns 0.213ns 0.213ns } { 0.000ns 0.857ns 0.366ns 0.053ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clk clk~clkctrl inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clk {} clk~combout {} clk~clkctrl {} inst8 {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk COUNTER\[1\] lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 12.138 ns register " "Info: tco from clock \"clk\" to destination pin \"COUNTER\[1\]\" through register \"lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]\" is 12.138 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.721 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.643 ns) + CELL(0.712 ns) 3.209 ns inst33 2 REG LCFF_X13_Y26_N5 1 " "Info: 2: + IC(1.643 ns) + CELL(0.712 ns) = 3.209 ns; Loc. = LCFF_X13_Y26_N5; Fanout = 1; REG Node = 'inst33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { clk inst33 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 840 1072 1136 920 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.272 ns) 3.723 ns inst13 3 COMB LCCOMB_X13_Y26_N26 5 " "Info: 3: + IC(0.242 ns) + CELL(0.272 ns) = 3.723 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { inst33 inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.154 ns) 4.371 ns inst25 4 COMB LCCOMB_X10_Y26_N24 1 " "Info: 4: + IC(0.494 ns) + CELL(0.154 ns) = 4.371 ns; Loc. = LCCOMB_X10_Y26_N24; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { inst13 inst25 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.058 ns) + CELL(0.000 ns) 6.429 ns inst25~clkctrl 5 COMB CLKCTRL_G0 3 " "Info: 5: + IC(2.058 ns) + CELL(0.000 ns) = 6.429 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'inst25~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.058 ns" { inst25 inst25~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 592 424 488 640 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 7.721 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 6 REG LCFF_X37_Y1_N3 4 " "Info: 6: + IC(0.674 ns) + CELL(0.618 ns) = 7.721 ns; Loc. = LCFF_X37_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.610 ns ( 33.80 % ) " "Info: Total cell delay = 2.610 ns ( 33.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 66.20 % ) " "Info: Total interconnect delay = 5.111 ns ( 66.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.323 ns + Longest register pin " "Info: + Longest register to pin delay is 4.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\] 1 REG LCFF_X37_Y1_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y1_N3; Fanout = 4; REG Node = 'lpm_counter0:inst23\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(1.982 ns) 4.323 ns COUNTER\[1\] 2 PIN PIN_D3 0 " "Info: 2: + IC(2.341 ns) + CELL(1.982 ns) = 4.323 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'COUNTER\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] COUNTER[1] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 312 784 960 328 "COUNTER\[2..0\]" "" } { 608 680 768 624 "counter\[2..0\]" "" } { 448 336 544 464 "D3, D2, D1, D0, counter\[2..0\]" "" } { 304 720 790 320 "counter\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 45.85 % ) " "Info: Total cell delay = 1.982 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.341 ns ( 54.15 % ) " "Info: Total interconnect delay = 2.341 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] COUNTER[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} COUNTER[1] {} } { 0.000ns 2.341ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { clk inst33 inst13 inst25 inst25~clkctrl lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { clk {} clk~combout {} inst33 {} inst13 {} inst25 {} inst25~clkctrl {} lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.643ns 0.242ns 0.494ns 2.058ns 0.674ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.323 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] COUNTER[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.323 ns" { lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1] {} COUNTER[1] {} } { 0.000ns 2.341ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "key\[5\] Din\[2\] 9.620 ns Longest " "Info: Longest tpd from source pin \"key\[5\]\" to destination pin \"Din\[2\]\" is 9.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns key\[5\] 1 PIN PIN_E7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E7; Fanout = 3; PIN Node = 'key\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[5] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 240 152 320 256 "key\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.761 ns) + CELL(0.053 ns) 5.641 ns inst19 2 COMB LCCOMB_X35_Y1_N20 2 " "Info: 2: + IC(4.761 ns) + CELL(0.053 ns) = 5.641 ns; Loc. = LCCOMB_X35_Y1_N20; Fanout = 2; COMB Node = 'inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.814 ns" { key[5] inst19 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 416 -80 -16 464 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(2.154 ns) 9.620 ns Din\[2\] 3 PIN PIN_W19 0 " "Info: 3: + IC(1.825 ns) + CELL(2.154 ns) = 9.620 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'Din\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.979 ns" { inst19 Din[2] } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 248 784 960 264 "Din\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.034 ns ( 31.54 % ) " "Info: Total cell delay = 3.034 ns ( 31.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.586 ns ( 68.46 % ) " "Info: Total interconnect delay = 6.586 ns ( 68.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.620 ns" { key[5] inst19 Din[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.620 ns" { key[5] {} key[5]~combout {} inst19 {} Din[2] {} } { 0.000ns 0.000ns 4.761ns 1.825ns } { 0.000ns 0.827ns 0.053ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\] faster clk -0.462 ns register " "Info: th for register \"lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\]\" (data pin = \"faster\", clock pin = \"clk\") is -0.462 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 6 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 20 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 272 152 320 288 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.618 ns) 2.500 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\] 3 REG LCFF_X10_Y26_N5 4 " "Info: 3: + IC(0.685 ns) + CELL(0.618 ns) = 2.500 ns; Loc. = LCFF_X10_Y26_N5; Fanout = 4; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.88 % ) " "Info: Total cell delay = 1.472 ns ( 58.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 41.12 % ) " "Info: Total interconnect delay = 1.028 ns ( 41.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.111 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns faster 1 CLK PIN_F13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F13; Fanout = 7; CLK Node = 'faster'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { faster } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 208 152 320 224 "faster" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.378 ns) 2.111 ns inst13 2 COMB LCCOMB_X13_Y26_N26 5 " "Info: 2: + IC(0.906 ns) + CELL(0.378 ns) = 2.111 ns; Loc. = LCCOMB_X13_Y26_N26; Fanout = 5; COMB Node = 'inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { faster inst13 } "NODE_NAME" } } { "sapr2.bdf" "" { Schematic "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/sapr2.bdf" { { 928 616 680 976 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.503 ns) 3.111 ns lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\] 3 REG LCFF_X10_Y26_N5 4 " "Info: 3: + IC(0.497 ns) + CELL(0.503 ns) = 3.111 ns; Loc. = LCFF_X10_Y26_N5; Fanout = 4; REG Node = 'lpm_counter2:inst1\|lpm_counter:lpm_counter_component\|cntr_hgj:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_hgj.tdf" "" { Text "D:/ЛЕКЦИИ/LP/4/8/sapr/Системы автоматизированного проектировани/Лабораторные работы/Lab2/Source code/Altera project1/Altera project/db/cntr_hgj.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.708 ns ( 54.90 % ) " "Info: Total cell delay = 1.708 ns ( 54.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.403 ns ( 45.10 % ) " "Info: Total interconnect delay = 1.403 ns ( 45.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { faster inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { faster {} faster~combout {} inst13 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.906ns 0.497ns } { 0.000ns 0.827ns 0.378ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clk clk~clkctrl lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.343ns 0.685ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { faster inst13 lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { faster {} faster~combout {} inst13 {} lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_hgj:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.906ns 0.497ns } { 0.000ns 0.827ns 0.378ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 14:50:43 2024 " "Info: Processing ended: Sat Mar 16 14:50:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
