// Seed: 2666773260
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    output uwire id_4,
    input wor id_5
);
  id_7(
      .id_0(-1)
  );
  assign id_4 = id_0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    input uwire id_9,
    output wor id_10,
    input wor id_11,
    output supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    id_17 = 1 == id_7 && 1 + -1,
    input wire id_15
);
  uwire id_18, id_19;
  always id_1 = (id_11);
  id_20(
      .id_0(id_14), .id_1(-1'h0), .id_2(id_0), .id_3(-1), .id_4()
  );
  uwire id_21 = id_21;
  wire  id_22;
  assign id_17 = id_18;
  wor id_23, id_24;
  assign {id_11} = id_19;
  assign id_21   = {1, -1} * -1'b0;
  parameter id_25 = 1'b0;
  wire id_26;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9,
      id_8,
      id_19
  );
  assign modCall_1.id_1 = 0;
  supply0 id_27 = -1;
  wire id_28, id_29, id_30;
  always id_2 = -1;
  assign id_24 = 1;
  assign id_18 = 1;
  always_ff id_25 = id_17;
endmodule
