Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Jun  4 10:12:22 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (13096)
8. checking generated_clocks (0)
9. checking loops (43)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13096)
----------------------------------
 There are 13096 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (43)
----------------------
 There are 43 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.385       -1.385                      1                29909        0.008        0.000                      0                29893        3.000        0.000                       0                 13104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         13.983        0.000                      0                18554        0.157        0.000                      0                18554       18.822        0.000                       0                  9335  
  o_clk_5mhz_clk_wiz_0          21.110        0.000                      0                10761        0.099        0.000                      0                10761       28.211        0.000                       0                  3765  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       13.988        0.000                      0                18554        0.157        0.000                      0                18554       18.822        0.000                       0                  9335  
  o_clk_5mhz_clk_wiz_0_1        21.119        0.000                      0                10761        0.108        0.000                      0                10761       28.211        0.000                       0                  3765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.820        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         13.983        0.000                      0                18554        0.019        0.000                      0                18554  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.820        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.385       -1.385                      1                    9        0.133        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.385       -1.385                      1                    9        0.133        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          21.110        0.000                      0                10761        0.008        0.000                      0                10761  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       13.983        0.000                      0                18554        0.019        0.000                      0                18554  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.820        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.820        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.376       -1.376                      1                    9        0.142        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        21.110        0.000                      0                10761        0.008        0.000                      0                10761  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.376       -1.376                      1                    9        0.142        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         34.822        0.000                      0                   74        0.681        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         34.822        0.000                      0                   74        0.543        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       34.822        0.000                      0                   74        0.543        0.000                      0                   74  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       34.827        0.000                      0                   74        0.681        0.000                      0                   74  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          84.388        0.000                      0                  503        1.346        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          84.388        0.000                      0                  503        1.164        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        84.388        0.000                      0                  503        1.164        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        84.397        0.000                      0                  503        1.346        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.983ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.307ns  (logic 2.454ns (9.697%)  route 22.853ns (90.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.853    24.451    debuggerTop/video_output/D[8]
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.138    38.526    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)       -0.093    38.433    debuggerTop/video_output/r_linebuffer2_reg[14][20]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 13.983    

Slack (MET) :             14.130ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.089ns  (logic 2.454ns (9.781%)  route 22.635ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.635    24.233    debuggerTop/video_output/D[8]
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/C
                         clock pessimism              0.480    38.568    
                         clock uncertainty           -0.138    38.430    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)       -0.067    38.363    debuggerTop/video_output/r_linebuffer2_reg[63][20]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 14.130    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.622    24.220    debuggerTop/video_output/D[8]
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X30Y102        FDCE (Setup_fdce_C_D)       -0.031    38.400    debuggerTop/video_output/r_linebuffer2_reg[55][20]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.023ns  (logic 2.454ns (9.807%)  route 22.569ns (90.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.106 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.569    24.167    debuggerTop/video_output/D[8]
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.522    38.106    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/C
                         clock pessimism              0.559    38.665    
                         clock uncertainty           -0.138    38.527    
    SLICE_X29Y97         FDCE (Setup_fdce_C_D)       -0.093    38.434    debuggerTop/video_output/r_linebuffer2_reg[11][20]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -24.167    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.487    24.085    debuggerTop/video_output/D[8]
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[59][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -24.085    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.055ns  (logic 2.454ns (9.794%)  route 22.601ns (90.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.104 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.601    24.199    debuggerTop/video_output/D[8]
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.520    38.104    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/C
                         clock pessimism              0.559    38.663    
                         clock uncertainty           -0.138    38.525    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.043    38.482    debuggerTop/video_output/r_linebuffer2_reg[12][20]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -24.199    
  -------------------------------------------------------------------
                         slack                                 14.284    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.935ns  (logic 2.454ns (9.841%)  route 22.481ns (90.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.481    24.079    debuggerTop/video_output/D[8]
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[50][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -24.079    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.961ns  (logic 2.454ns (9.831%)  route 22.507ns (90.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.507    24.105    debuggerTop/video_output/D[8]
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.138    38.526    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)       -0.061    38.465    debuggerTop/video_output/r_linebuffer2_reg[7][20]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -24.105    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.901ns  (logic 2.454ns (9.855%)  route 22.447ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.103 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.447    24.045    debuggerTop/video_output/D[8]
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.519    38.103    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/C
                         clock pessimism              0.559    38.662    
                         clock uncertainty           -0.138    38.524    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)       -0.045    38.479    debuggerTop/video_output/r_linebuffer2_reg[2][20]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                         -24.045    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.785ns  (logic 2.454ns (9.901%)  route 22.331ns (90.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.331    23.928    debuggerTop/video_output/D[8]
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -23.928    
  -------------------------------------------------------------------
                         slack                                 14.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.418    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.017    -0.575    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.379    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.053    -0.546    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.591    
    SLICE_X42Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.528    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X43Y69         LUT2 (Prop_lut2_I0_O)        0.099    -0.307 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.241    -0.604    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.513    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.854%)  route 0.181ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.181    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.070    -0.498    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.099    -0.254 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121    -0.478    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.377%)  route 0.155ns (40.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.155    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.743%)  route 0.196ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.566    -0.598    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y63         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.196    -0.262    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.222%)  route 0.185ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.280    debuggerTop/vga_generator/r_y_reg_n_2_[0]
    SLICE_X50Y109        LUT5 (Prop_lut5_I2_O)        0.046    -0.234 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X50Y109        FDCE (Hold_fdce_C_D)         0.133    -0.460    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.927%)  route 0.147ns (44.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_x_reg[2]/Q
                         net (fo=164, routed)         0.147    -0.325    debuggerTop/vga_generator/Q[2]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  debuggerTop/vga_generator/r_x[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/vga_generator/r_x[2]_rep__0_i_1_n_2
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.255    -0.599    
    SLICE_X45Y122        FDCE (Hold_fdce_C_D)         0.092    -0.507    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y24     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X75Y119    debuggerTop/video_output/r_linebuffer0_reg[223][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.110ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.452ns  (logic 11.779ns (16.719%)  route 58.673ns (83.281%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.814   162.286    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.397    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -162.287    
  -------------------------------------------------------------------
                         slack                                 21.110    

Slack (MET) :             21.447ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.114ns  (logic 11.779ns (16.800%)  route 58.335ns (83.200%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.476   161.949    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -161.949    
  -------------------------------------------------------------------
                         slack                                 21.447    

Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.037ns  (logic 11.655ns (16.641%)  route 58.382ns (83.359%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.441   161.872    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.397    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -161.872    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.914ns  (logic 11.779ns (16.848%)  route 58.135ns (83.152%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.276   161.748    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.183   184.071    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.505    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.505    
                         arrival time                        -161.749    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.773ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.901ns  (logic 11.779ns (16.851%)  route 58.122ns (83.149%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.264   161.736    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -161.736    
  -------------------------------------------------------------------
                         slack                                 21.773    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.685ns  (logic 11.655ns (16.725%)  route 58.030ns (83.275%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.089   161.520    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -161.520    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             22.022ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.648ns  (logic 11.779ns (16.912%)  route 57.869ns (83.088%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 183.766 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.010   161.482    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.638   183.766    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.253    
                         clock uncertainty           -0.183   184.070    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.504    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.504    
                         arrival time                        -161.482    
  -------------------------------------------------------------------
                         slack                                 22.022    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.562ns  (logic 11.655ns (16.755%)  route 57.907ns (83.245%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.966   161.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -161.397    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.030ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.556ns  (logic 11.779ns (16.934%)  route 57.777ns (83.065%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.919   161.391    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -161.391    
  -------------------------------------------------------------------
                         slack                                 22.030    

Slack (MET) :             22.032ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.551ns  (logic 11.655ns (16.758%)  route 57.896ns (83.242%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.955   161.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.166    
                         clock uncertainty           -0.183   183.983    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.417    
                         arrival time                        -161.386    
  -------------------------------------------------------------------
                         slack                                 22.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.729ns  (logic 0.116ns (6.710%)  route 1.613ns (93.290%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.800    92.210    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y5          LUT6 (Prop_lut6_I2_O)        0.045    92.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.054    92.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    92.354 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.260    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y4          FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X59Y4          FDCE (Hold_fdce_C_CE)       -0.032    92.516    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.516    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.729ns  (logic 0.116ns (6.710%)  route 1.613ns (93.290%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.800    92.210    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y5          LUT6 (Prop_lut6_I2_O)        0.045    92.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.054    92.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    92.354 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.260    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y4          FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X59Y4          FDCE (Hold_fdce_C_CE)       -0.032    92.516    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.516    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.162ns (8.596%)  route 1.723ns (91.404%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=2)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    -0.394    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045    -0.349 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.256    -0.093    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.048 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=3, routed)           0.198     0.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X59Y11         LUT3 (Prop_lut3_I2_O)        0.046     0.196 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    debuggerTop/nes/cpu2A03/cpu6502/abh/D[2]
    SLICE_X59Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.905    -0.768    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.183    -0.029    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.105     0.076    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.958ns  (logic 0.161ns (8.224%)  route 1.797ns (91.777%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 91.805 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.853    92.263    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.045    92.308 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.204    92.512    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045    92.557 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.241    92.798    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[4]
    SLICE_X56Y8          LUT5 (Prop_lut5_I1_O)        0.045    92.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[3]_i_1/O
                         net (fo=1, routed)           0.000    92.843    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[3]
    SLICE_X56Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.904    91.805    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X56Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.362    
                         clock uncertainty            0.183    92.545    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.124    92.669    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.669    
                         arrival time                          92.843    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.924ns  (logic 0.116ns (6.030%)  route 1.808ns (93.970%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 91.807 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    92.180    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045    92.225 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.319    92.544    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.045    92.589 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.220    92.809    debuggerTop/nes/cpu2A03/cpu6502/s/D[4]
    SLICE_X59Y7          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.906    91.807    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X59Y7          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.364    
                         clock uncertainty            0.183    92.547    
    SLICE_X59Y7          FDCE (Hold_fdce_C_D)         0.077    92.624    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.624    
                         arrival time                          92.809    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.037%)  route 0.138ns (41.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.138    92.322    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.367 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.367    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.176    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.176    
                         arrival time                          92.367    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/Q
                         net (fo=1, routed)           0.139    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[1]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.176    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.176    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.932ns  (logic 0.116ns (6.004%)  route 1.816ns (93.996%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    92.180    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045    92.225 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.319    92.544    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.045    92.589 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.228    92.817    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[4]
    SLICE_X59Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.183    92.548    
    SLICE_X59Y5          FDCE (Hold_fdce_C_D)         0.077    92.625    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.625    
                         arrival time                          92.817    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.161ns (8.225%)  route 1.796ns (91.775%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    -0.394    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X67Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_16__0/O
                         net (fo=1, routed)           0.136    -0.213    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_16__0_n_2
    SLICE_X67Y12         LUT6 (Prop_lut6_I0_O)        0.045    -0.168 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_5__0/O
                         net (fo=18, routed)          0.392     0.224    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=1, routed)           0.000     0.269    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X59Y11         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.905    -0.768    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.183    -0.029    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.104     0.075    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.931ns  (logic 0.181ns (9.374%)  route 1.750ns (90.626%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 91.807 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.857    92.267    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y9          LUT5 (Prop_lut5_I1_O)        0.044    92.311 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.250    92.561    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X60Y6          LUT6 (Prop_lut6_I3_O)        0.111    92.672 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1__0/O
                         net (fo=9, routed)           0.144    92.816    debuggerTop/nes/cpu2A03/cpu6502/s/D[1]
    SLICE_X59Y7          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.906    91.807    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X59Y7          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.364    
                         clock uncertainty            0.183    92.547    
    SLICE_X59Y7          FDCE (Hold_fdce_C_D)         0.073    92.620    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.620    
                         arrival time                          92.816    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y20     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y17     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y16     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y10     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y37     debuggerTop/profiler/r_sample_index_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y37     debuggerTop/profiler/r_sample_index_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y37     debuggerTop/profiler/r_sample_index_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y37     debuggerTop/profiler/r_sample_write_enable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X59Y22     debuggerTop/r_controller_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X59Y22     debuggerTop/r_controller_clk_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X17Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X17Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X18Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X18Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.988ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.307ns  (logic 2.454ns (9.697%)  route 22.853ns (90.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.853    24.451    debuggerTop/video_output/D[8]
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.132    38.532    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)       -0.093    38.439    debuggerTop/video_output/r_linebuffer2_reg[14][20]
  -------------------------------------------------------------------
                         required time                         38.439    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 13.988    

Slack (MET) :             14.135ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.089ns  (logic 2.454ns (9.781%)  route 22.635ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.635    24.233    debuggerTop/video_output/D[8]
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/C
                         clock pessimism              0.480    38.568    
                         clock uncertainty           -0.132    38.435    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)       -0.067    38.368    debuggerTop/video_output/r_linebuffer2_reg[63][20]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 14.135    

Slack (MET) :             14.185ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.622    24.220    debuggerTop/video_output/D[8]
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X30Y102        FDCE (Setup_fdce_C_D)       -0.031    38.405    debuggerTop/video_output/r_linebuffer2_reg[55][20]
  -------------------------------------------------------------------
                         required time                         38.405    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                 14.185    

Slack (MET) :             14.273ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.023ns  (logic 2.454ns (9.807%)  route 22.569ns (90.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.106 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.569    24.167    debuggerTop/video_output/D[8]
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.522    38.106    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/C
                         clock pessimism              0.559    38.665    
                         clock uncertainty           -0.132    38.533    
    SLICE_X29Y97         FDCE (Setup_fdce_C_D)       -0.093    38.440    debuggerTop/video_output/r_linebuffer2_reg[11][20]
  -------------------------------------------------------------------
                         required time                         38.440    
                         arrival time                         -24.167    
  -------------------------------------------------------------------
                         slack                                 14.273    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.487    24.085    debuggerTop/video_output/D[8]
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)       -0.067    38.369    debuggerTop/video_output/r_linebuffer2_reg[59][20]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                         -24.085    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.289ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.055ns  (logic 2.454ns (9.794%)  route 22.601ns (90.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.104 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.601    24.199    debuggerTop/video_output/D[8]
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.520    38.104    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/C
                         clock pessimism              0.559    38.663    
                         clock uncertainty           -0.132    38.531    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.043    38.488    debuggerTop/video_output/r_linebuffer2_reg[12][20]
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -24.199    
  -------------------------------------------------------------------
                         slack                                 14.289    

Slack (MET) :             14.290ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.935ns  (logic 2.454ns (9.841%)  route 22.481ns (90.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.481    24.079    debuggerTop/video_output/D[8]
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)       -0.067    38.369    debuggerTop/video_output/r_linebuffer2_reg[50][20]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                         -24.079    
  -------------------------------------------------------------------
                         slack                                 14.290    

Slack (MET) :             14.366ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.961ns  (logic 2.454ns (9.831%)  route 22.507ns (90.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.507    24.105    debuggerTop/video_output/D[8]
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.132    38.532    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)       -0.061    38.471    debuggerTop/video_output/r_linebuffer2_reg[7][20]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                         -24.105    
  -------------------------------------------------------------------
                         slack                                 14.366    

Slack (MET) :             14.440ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.901ns  (logic 2.454ns (9.855%)  route 22.447ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.103 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.447    24.045    debuggerTop/video_output/D[8]
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.519    38.103    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/C
                         clock pessimism              0.559    38.662    
                         clock uncertainty           -0.132    38.530    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)       -0.045    38.485    debuggerTop/video_output/r_linebuffer2_reg[2][20]
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -24.045    
  -------------------------------------------------------------------
                         slack                                 14.440    

Slack (MET) :             14.441ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.785ns  (logic 2.454ns (9.901%)  route 22.331ns (90.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.331    23.928    debuggerTop/video_output/D[8]
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.132    38.436    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)       -0.067    38.369    debuggerTop/video_output/r_linebuffer2_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.369    
                         arrival time                         -23.928    
  -------------------------------------------------------------------
                         slack                                 14.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.418    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.252    -0.592    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.017    -0.575    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.379    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.053    -0.546    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.591    
    SLICE_X42Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.528    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X43Y69         LUT2 (Prop_lut2_I0_O)        0.099    -0.307 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.241    -0.604    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.513    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.854%)  route 0.181ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.181    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.275    -0.568    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.070    -0.498    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.099    -0.254 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121    -0.478    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.377%)  route 0.155ns (40.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.155    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.561    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.440    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.743%)  route 0.196ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.566    -0.598    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y63         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.196    -0.262    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.275    -0.562    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.442    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.222%)  route 0.185ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.280    debuggerTop/vga_generator/r_y_reg_n_2_[0]
    SLICE_X50Y109        LUT5 (Prop_lut5_I2_O)        0.046    -0.234 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.252    -0.593    
    SLICE_X50Y109        FDCE (Hold_fdce_C_D)         0.133    -0.460    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.927%)  route 0.147ns (44.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_x_reg[2]/Q
                         net (fo=164, routed)         0.147    -0.325    debuggerTop/vga_generator/Q[2]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  debuggerTop/vga_generator/r_x[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/vga_generator/r_x[2]_rep__0_i_1_n_2
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.255    -0.599    
    SLICE_X45Y122        FDCE (Hold_fdce_C_D)         0.092    -0.507    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X0Y24     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X75Y119    debuggerTop/video_output/r_linebuffer0_reg[223][7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X47Y129    debuggerTop/video_output/r_linebuffer0_reg[227][7]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X42Y69     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X51Y129    debuggerTop/video_output/r_linebuffer0_reg[224][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X44Y129    debuggerTop/video_output/r_linebuffer0_reg[224][23]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.119ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.452ns  (logic 11.779ns (16.719%)  route 58.673ns (83.281%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.814   162.286    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.174   183.972    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.406    
                         arrival time                        -162.287    
  -------------------------------------------------------------------
                         slack                                 21.119    

Slack (MET) :             21.456ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.114ns  (logic 11.779ns (16.800%)  route 58.335ns (83.200%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.476   161.949    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.174   183.971    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.405    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.405    
                         arrival time                        -161.949    
  -------------------------------------------------------------------
                         slack                                 21.456    

Slack (MET) :             21.534ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.037ns  (logic 11.655ns (16.641%)  route 58.382ns (83.359%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.441   161.872    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.174   183.972    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.406    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.406    
                         arrival time                        -161.872    
  -------------------------------------------------------------------
                         slack                                 21.534    

Slack (MET) :             21.766ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.914ns  (logic 11.779ns (16.848%)  route 58.135ns (83.152%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.276   161.748    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.174   184.080    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.514    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.514    
                         arrival time                        -161.749    
  -------------------------------------------------------------------
                         slack                                 21.766    

Slack (MET) :             21.782ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.901ns  (logic 11.779ns (16.851%)  route 58.122ns (83.149%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.264   161.736    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.174   184.084    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.518    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.518    
                         arrival time                        -161.736    
  -------------------------------------------------------------------
                         slack                                 21.782    

Slack (MET) :             21.998ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.685ns  (logic 11.655ns (16.725%)  route 58.030ns (83.275%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.089   161.520    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.174   184.084    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.518    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.518    
                         arrival time                        -161.520    
  -------------------------------------------------------------------
                         slack                                 21.998    

Slack (MET) :             22.031ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.648ns  (logic 11.779ns (16.912%)  route 57.869ns (83.088%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 183.766 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.010   161.482    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.638   183.766    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.253    
                         clock uncertainty           -0.174   184.079    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.513    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.513    
                         arrival time                        -161.482    
  -------------------------------------------------------------------
                         slack                                 22.031    

Slack (MET) :             22.032ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.562ns  (logic 11.655ns (16.755%)  route 57.907ns (83.245%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.966   161.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.174   183.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.429    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.429    
                         arrival time                        -161.397    
  -------------------------------------------------------------------
                         slack                                 22.032    

Slack (MET) :             22.038ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.556ns  (logic 11.779ns (16.934%)  route 57.777ns (83.065%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.919   161.391    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.174   183.995    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.429    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.429    
                         arrival time                        -161.391    
  -------------------------------------------------------------------
                         slack                                 22.038    

Slack (MET) :             22.041ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.551ns  (logic 11.655ns (16.758%)  route 57.896ns (83.242%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.955   161.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.166    
                         clock uncertainty           -0.174   183.992    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.426    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.426    
                         arrival time                        -161.386    
  -------------------------------------------------------------------
                         slack                                 22.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.729ns  (logic 0.116ns (6.710%)  route 1.613ns (93.290%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.800    92.210    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y5          LUT6 (Prop_lut6_I2_O)        0.045    92.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.054    92.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    92.354 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.260    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y4          FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.174    92.539    
    SLICE_X59Y4          FDCE (Hold_fdce_C_CE)       -0.032    92.507    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.507    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.729ns  (logic 0.116ns (6.710%)  route 1.613ns (93.290%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.800    92.210    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X66Y5          LUT6 (Prop_lut6_I2_O)        0.045    92.255 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[7]_i_4__7/O
                         net (fo=1, routed)           0.054    92.309    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[7]_3
    SLICE_X66Y5          LUT6 (Prop_lut6_I5_O)        0.045    92.354 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_1__17/O
                         net (fo=8, routed)           0.260    92.614    debuggerTop/nes/cpu2A03/cpu6502/y/E[0]
    SLICE_X59Y4          FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.174    92.539    
    SLICE_X59Y4          FDCE (Hold_fdce_C_CE)       -0.032    92.507    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.507    
                         arrival time                          92.614    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.885ns  (logic 0.162ns (8.596%)  route 1.723ns (91.404%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT5=2)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    -0.394    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045    -0.349 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.256    -0.093    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.045    -0.048 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2/O
                         net (fo=3, routed)           0.198     0.150    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_2_n_2
    SLICE_X59Y11         LUT3 (Prop_lut3_I2_O)        0.046     0.196 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1/O
                         net (fo=1, routed)           0.000     0.196    debuggerTop/nes/cpu2A03/cpu6502/abh/D[2]
    SLICE_X59Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.905    -0.768    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.174    -0.038    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.105     0.067    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.958ns  (logic 0.161ns (8.224%)  route 1.797ns (91.777%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 91.805 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.853    92.263    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X55Y6          LUT4 (Prop_lut4_I1_O)        0.045    92.308 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.204    92.512    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045    92.557 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.241    92.798    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl_reg[4]
    SLICE_X56Y8          LUT5 (Prop_lut5_I1_O)        0.045    92.843 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_pcl[3]_i_1/O
                         net (fo=1, routed)           0.000    92.843    debuggerTop/nes/cpu2A03/cpu6502/pcl/D[3]
    SLICE_X56Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.904    91.805    debuggerTop/nes/cpu2A03/cpu6502/pcl/o_clk_5mhz
    SLICE_X56Y8          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.362    
                         clock uncertainty            0.174    92.536    
    SLICE_X56Y8          FDCE (Hold_fdce_C_D)         0.124    92.660    debuggerTop/nes/cpu2A03/cpu6502/pcl/r_pcl_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.660    
                         arrival time                          92.843    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.037%)  route 0.138ns (41.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.138    92.322    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.367 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.367    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.176    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.176    
                         arrival time                          92.367    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/Q
                         net (fo=1, routed)           0.139    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[1]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.176    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.176    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.924ns  (logic 0.116ns (6.030%)  route 1.808ns (93.970%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.478ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns = ( 91.807 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    92.180    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045    92.225 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.319    92.544    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.045    92.589 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.220    92.809    debuggerTop/nes/cpu2A03/cpu6502/s/D[4]
    SLICE_X59Y7          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.906    91.807    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X59Y7          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.364    
                         clock uncertainty            0.174    92.538    
    SLICE_X59Y7          FDCE (Hold_fdce_C_D)         0.077    92.615    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.615    
                         arrival time                          92.809    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.108%)  route 0.149ns (43.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 92.043 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.632    92.043    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.146    92.189 r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/Q
                         net (fo=1, routed)           0.149    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_1[2]
    SLICE_X58Y5          LUT5 (Prop_lut5_I3_O)        0.045    92.383 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.000    92.383    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[2]
    SLICE_X58Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X58Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.059    
    SLICE_X58Y5          FDCE (Hold_fdce_C_D)         0.125    92.184    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.184    
                         arrival time                          92.383    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.932ns  (logic 0.116ns (6.004%)  route 1.816ns (93.996%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    92.180    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X58Y13         LUT5 (Prop_lut5_I3_O)        0.045    92.225 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.319    92.544    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.045    92.589 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.228    92.817    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[7]_0[4]
    SLICE_X59Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.365    
                         clock uncertainty            0.174    92.539    
    SLICE_X59Y5          FDCE (Hold_fdce_C_D)         0.077    92.616    debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.616    
                         arrival time                          92.817    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.161ns (8.225%)  route 1.796ns (91.775%))
  Logic Levels:           4  (BUFG=1 LUT3=1 LUT6=2)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.770    -0.394    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X67Y13         LUT6 (Prop_lut6_I3_O)        0.045    -0.349 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_16__0/O
                         net (fo=1, routed)           0.136    -0.213    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_16__0_n_2
    SLICE_X67Y12         LUT6 (Prop_lut6_I0_O)        0.045    -0.168 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_5__0/O
                         net (fo=18, routed)          0.392     0.224    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.045     0.269 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[6]_i_1/O
                         net (fo=1, routed)           0.000     0.269    debuggerTop/nes/cpu2A03/cpu6502/abh/D[4]
    SLICE_X59Y11         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.905    -0.768    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X59Y11         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]/C
                         clock pessimism              0.557    -0.212    
                         clock uncertainty            0.174    -0.038    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.104     0.066    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y18     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y20     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y13     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y17     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y16     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y4      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y10     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y37     debuggerTop/profiler/r_sample_index_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y37     debuggerTop/profiler/r_sample_index_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X62Y37     debuggerTop/profiler/r_sample_index_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X63Y37     debuggerTop/profiler/r_sample_write_enable_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X59Y22     debuggerTop/r_controller_clk_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         92.574      92.074     SLICE_X59Y22     debuggerTop/r_controller_clk_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X42Y66     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X17Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X17Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X18Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X18Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X19Y31     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[0][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.876%)  route 0.637ns (57.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.637     1.115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                183.820    

Slack (MET) :             183.978ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.396%)  route 0.484ns (53.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.903    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                183.978    

Slack (MET) :             184.005ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.005    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.467%)  route 0.593ns (56.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.053    

Slack (MET) :             184.126ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                184.126    

Slack (MET) :             184.163ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.435     0.891    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                184.163    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.983ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.307ns  (logic 2.454ns (9.697%)  route 22.853ns (90.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.853    24.451    debuggerTop/video_output/D[8]
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.138    38.526    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)       -0.093    38.433    debuggerTop/video_output/r_linebuffer2_reg[14][20]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 13.983    

Slack (MET) :             14.130ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.089ns  (logic 2.454ns (9.781%)  route 22.635ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.635    24.233    debuggerTop/video_output/D[8]
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/C
                         clock pessimism              0.480    38.568    
                         clock uncertainty           -0.138    38.430    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)       -0.067    38.363    debuggerTop/video_output/r_linebuffer2_reg[63][20]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 14.130    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.622    24.220    debuggerTop/video_output/D[8]
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X30Y102        FDCE (Setup_fdce_C_D)       -0.031    38.400    debuggerTop/video_output/r_linebuffer2_reg[55][20]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.023ns  (logic 2.454ns (9.807%)  route 22.569ns (90.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.106 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.569    24.167    debuggerTop/video_output/D[8]
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.522    38.106    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/C
                         clock pessimism              0.559    38.665    
                         clock uncertainty           -0.138    38.527    
    SLICE_X29Y97         FDCE (Setup_fdce_C_D)       -0.093    38.434    debuggerTop/video_output/r_linebuffer2_reg[11][20]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -24.167    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.487    24.085    debuggerTop/video_output/D[8]
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[59][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -24.085    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.055ns  (logic 2.454ns (9.794%)  route 22.601ns (90.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.104 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.601    24.199    debuggerTop/video_output/D[8]
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.520    38.104    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/C
                         clock pessimism              0.559    38.663    
                         clock uncertainty           -0.138    38.525    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.043    38.482    debuggerTop/video_output/r_linebuffer2_reg[12][20]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -24.199    
  -------------------------------------------------------------------
                         slack                                 14.284    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.935ns  (logic 2.454ns (9.841%)  route 22.481ns (90.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.481    24.079    debuggerTop/video_output/D[8]
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[50][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -24.079    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.961ns  (logic 2.454ns (9.831%)  route 22.507ns (90.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.507    24.105    debuggerTop/video_output/D[8]
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.138    38.526    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)       -0.061    38.465    debuggerTop/video_output/r_linebuffer2_reg[7][20]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -24.105    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.901ns  (logic 2.454ns (9.855%)  route 22.447ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.103 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.447    24.045    debuggerTop/video_output/D[8]
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.519    38.103    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/C
                         clock pessimism              0.559    38.662    
                         clock uncertainty           -0.138    38.524    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)       -0.045    38.479    debuggerTop/video_output/r_linebuffer2_reg[2][20]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                         -24.045    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.785ns  (logic 2.454ns (9.901%)  route 22.331ns (90.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.331    23.928    debuggerTop/video_output/D[8]
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -23.928    
  -------------------------------------------------------------------
                         slack                                 14.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.418    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.017    -0.438    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.379    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.053    -0.409    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X42Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.391    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X43Y69         LUT2 (Prop_lut2_I0_O)        0.099    -0.307 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.138    -0.467    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.854%)  route 0.181ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.181    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.138    -0.431    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.070    -0.361    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.099    -0.254 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.377%)  route 0.155ns (40.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.155    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.138    -0.424    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.303    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.743%)  route 0.196ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.566    -0.598    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y63         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.196    -0.262    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.138    -0.425    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.305    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.222%)  route 0.185ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.280    debuggerTop/vga_generator/r_y_reg_n_2_[0]
    SLICE_X50Y109        LUT5 (Prop_lut5_I2_O)        0.046    -0.234 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X50Y109        FDCE (Hold_fdce_C_D)         0.133    -0.322    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.927%)  route 0.147ns (44.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_x_reg[2]/Q
                         net (fo=164, routed)         0.147    -0.325    debuggerTop/vga_generator/Q[2]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  debuggerTop/vga_generator/r_x[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/vga_generator/r_x[2]_rep__0_i_1_n_2
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X45Y122        FDCE (Hold_fdce_C_D)         0.092    -0.369    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.876%)  route 0.637ns (57.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.637     1.115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                183.820    

Slack (MET) :             183.978ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.396%)  route 0.484ns (53.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.903    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                183.978    

Slack (MET) :             184.005ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.005    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.467%)  route 0.593ns (56.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.053    

Slack (MET) :             184.126ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                184.126    

Slack (MET) :             184.163ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.435     0.891    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                184.163    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.385ns,  Total Violation       -1.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.830ns  (logic 0.456ns (24.920%)  route 1.374ns (75.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 553.914 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.522 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.606   553.522    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456   553.978 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.374   555.352    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.489   553.914    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.310    
                         clock uncertainty           -0.303   554.007    
    SLICE_X55Y73         FDCE (Setup_fdce_C_D)       -0.040   553.967    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.967    
                         arrival time                        -555.352    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (MET) :             38.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.986%)  route 0.629ns (60.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.629     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.286    

Slack (MET) :             38.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.713%)  route 0.498ns (54.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 38.419    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.140%)  route 0.581ns (52.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.099    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.892%)  route 0.583ns (56.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.583     1.039    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.511ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.876%)  route 0.456ns (52.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 38.511    

Slack (MET) :             38.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.953ns  (logic 0.518ns (54.330%)  route 0.435ns (45.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.435     0.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 38.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.012%)  route 0.688ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.688     0.217    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.819    -0.854    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.303     0.005    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.078     0.083    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.385ns,  Total Violation       -1.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.830ns  (logic 0.456ns (24.920%)  route 1.374ns (75.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 553.914 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.522 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.606   553.522    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456   553.978 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.374   555.352    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.489   553.914    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.310    
                         clock uncertainty           -0.303   554.007    
    SLICE_X55Y73         FDCE (Setup_fdce_C_D)       -0.040   553.967    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.967    
                         arrival time                        -555.352    
  -------------------------------------------------------------------
                         slack                                 -1.385    

Slack (MET) :             38.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.986%)  route 0.629ns (60.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.629     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.286    

Slack (MET) :             38.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.713%)  route 0.498ns (54.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 38.419    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.140%)  route 0.581ns (52.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.099    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.892%)  route 0.583ns (56.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.583     1.039    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.511ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.876%)  route 0.456ns (52.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 38.511    

Slack (MET) :             38.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.953ns  (logic 0.518ns (54.330%)  route 0.435ns (45.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.435     0.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 38.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.012%)  route 0.688ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.688     0.217    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.819    -0.854    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.303     0.005    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.078     0.083    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.083    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.110ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.452ns  (logic 11.779ns (16.719%)  route 58.673ns (83.281%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.814   162.286    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.397    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -162.287    
  -------------------------------------------------------------------
                         slack                                 21.110    

Slack (MET) :             21.447ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.114ns  (logic 11.779ns (16.800%)  route 58.335ns (83.200%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.476   161.949    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -161.949    
  -------------------------------------------------------------------
                         slack                                 21.447    

Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        70.037ns  (logic 11.655ns (16.641%)  route 58.382ns (83.359%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.441   161.872    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.397    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -161.872    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.914ns  (logic 11.779ns (16.848%)  route 58.135ns (83.152%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.276   161.748    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.183   184.071    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.505    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.505    
                         arrival time                        -161.749    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.773ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.901ns  (logic 11.779ns (16.851%)  route 58.122ns (83.149%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.264   161.736    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -161.736    
  -------------------------------------------------------------------
                         slack                                 21.773    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.685ns  (logic 11.655ns (16.725%)  route 58.030ns (83.275%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.089   161.520    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -161.520    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             22.022ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.648ns  (logic 11.779ns (16.912%)  route 57.869ns (83.088%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 183.766 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.010   161.482    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.638   183.766    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.253    
                         clock uncertainty           -0.183   184.070    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.504    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.504    
                         arrival time                        -161.482    
  -------------------------------------------------------------------
                         slack                                 22.022    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.562ns  (logic 11.655ns (16.755%)  route 57.907ns (83.245%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.966   161.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -161.397    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.030ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.556ns  (logic 11.779ns (16.934%)  route 57.777ns (83.065%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.919   161.391    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -161.391    
  -------------------------------------------------------------------
                         slack                                 22.030    

Slack (MET) :             22.032ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        69.551ns  (logic 11.655ns (16.758%)  route 57.896ns (83.242%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.955   161.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.166    
                         clock uncertainty           -0.183   183.983    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.417    
                         arrival time                        -161.386    
  -------------------------------------------------------------------
                         slack                                 22.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.037%)  route 0.138ns (41.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.138    92.322    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.367 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.367    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
                         clock uncertainty            0.183    92.233    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.358    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.358    
                         arrival time                          92.367    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/Q
                         net (fo=1, routed)           0.139    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[1]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
                         clock uncertainty            0.183    92.233    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.358    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.358    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.108%)  route 0.149ns (43.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 92.043 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.632    92.043    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.146    92.189 r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/Q
                         net (fo=1, routed)           0.149    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_1[2]
    SLICE_X58Y5          LUT5 (Prop_lut5_I3_O)        0.045    92.383 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.000    92.383    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[2]
    SLICE_X58Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X58Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.059    
                         clock uncertainty            0.183    92.241    
    SLICE_X58Y5          FDCE (Hold_fdce_C_D)         0.125    92.366    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.366    
                         arrival time                          92.383    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.813%)  route 0.151ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 91.794 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 92.032 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.621    92.032    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X57Y21         FDSE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDSE (Prop_fdse_C_Q)         0.146    92.178 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[6]/Q
                         net (fo=3, routed)           0.151    92.329    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[6]
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.045    92.374 r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.374    debuggerTop/nes/cpu2A03/FSM_sequential_r_state[1]_i_1_n_2
    SLICE_X56Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.893    91.794    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X56Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.045    
                         clock uncertainty            0.183    92.227    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.124    92.351    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.351    
                         arrival time                          92.374    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.318ns  (logic 0.191ns (60.018%)  route 0.127ns (39.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 92.044 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.633    92.044    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X22Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.146    92.190 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[3]/Q
                         net (fo=1, routed)           0.127    92.317    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[3]
    SLICE_X21Y32         LUT5 (Prop_lut5_I4_O)        0.045    92.362 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[4]_i_1__18/O
                         net (fo=1, routed)           0.000    92.362    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[4]_i_1__18_n_2
    SLICE_X21Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X21Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.059    
                         clock uncertainty            0.183    92.241    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.098    92.339    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.339    
                         arrival time                          92.362    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.446%)  route 0.112ns (40.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.628    -0.536    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.112    -0.260    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[10]
    SLICE_X60Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.251    -0.521    
                         clock uncertainty            0.183    -0.338    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.052    -0.286    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.323ns  (logic 0.146ns (45.210%)  route 0.177ns (54.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.629    92.040    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X35Y30         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[7]/Q
                         net (fo=1, routed)           0.177    92.363    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/data8
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.074    
                         clock uncertainty            0.183    92.256    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.077    92.333    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.333    
                         arrival time                          92.363    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.963%)  route 0.114ns (41.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.628    -0.536    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y34         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/debugger/r_value_data_reg[8]/Q
                         net (fo=3, routed)           0.114    -0.258    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[8]
    SLICE_X60Y34         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y34         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.183    -0.339    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.052    -0.287    debuggerTop/values/r_profiler_sample_index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 91.813 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 92.048 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.637    92.048    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X16Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.146    92.194 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[4]/Q
                         net (fo=1, routed)           0.137    92.331    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data__3[4]
    SLICE_X17Y37         LUT5 (Prop_lut5_I4_O)        0.045    92.376 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[5]_i_1__13/O
                         net (fo=1, routed)           0.000    92.376    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[5]_i_1__13_n_2
    SLICE_X17Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.912    91.813    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X17Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.248    92.061    
                         clock uncertainty            0.183    92.243    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.099    92.342    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.342    
                         arrival time                          92.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 92.047 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.636    92.047    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X22Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.146    92.193 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/Q
                         net (fo=1, routed)           0.137    92.330    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data__12[3]
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.045    92.375 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data[4]_i_1__4/O
                         net (fo=1, routed)           0.000    92.375    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data[4]_i_1__4_n_2
    SLICE_X23Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.910    91.811    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X23Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.249    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.098    92.340    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.340    
                         arrival time                          92.375    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.983ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.307ns  (logic 2.454ns (9.697%)  route 22.853ns (90.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.853    24.451    debuggerTop/video_output/D[8]
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[14][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.138    38.526    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)       -0.093    38.433    debuggerTop/video_output/r_linebuffer2_reg[14][20]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                         -24.451    
  -------------------------------------------------------------------
                         slack                                 13.983    

Slack (MET) :             14.130ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.089ns  (logic 2.454ns (9.781%)  route 22.635ns (90.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 38.087 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.635    24.233    debuggerTop/video_output/D[8]
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.504    38.087    debuggerTop/video_output/o_clk_25mhz
    SLICE_X36Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[63][20]/C
                         clock pessimism              0.480    38.568    
                         clock uncertainty           -0.138    38.430    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)       -0.067    38.363    debuggerTop/video_output/r_linebuffer2_reg[63][20]
  -------------------------------------------------------------------
                         required time                         38.363    
                         arrival time                         -24.233    
  -------------------------------------------------------------------
                         slack                                 14.130    

Slack (MET) :             14.180ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.076ns  (logic 2.454ns (9.786%)  route 22.622ns (90.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.622    24.220    debuggerTop/video_output/D[8]
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[55][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X30Y102        FDCE (Setup_fdce_C_D)       -0.031    38.400    debuggerTop/video_output/r_linebuffer2_reg[55][20]
  -------------------------------------------------------------------
                         required time                         38.400    
                         arrival time                         -24.220    
  -------------------------------------------------------------------
                         slack                                 14.180    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.023ns  (logic 2.454ns (9.807%)  route 22.569ns (90.193%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 38.106 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.569    24.167    debuggerTop/video_output/D[8]
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.522    38.106    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[11][20]/C
                         clock pessimism              0.559    38.665    
                         clock uncertainty           -0.138    38.527    
    SLICE_X29Y97         FDCE (Setup_fdce_C_D)       -0.093    38.434    debuggerTop/video_output/r_linebuffer2_reg[11][20]
  -------------------------------------------------------------------
                         required time                         38.434    
                         arrival time                         -24.167    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.941ns  (logic 2.454ns (9.839%)  route 22.487ns (90.161%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.487    24.085    debuggerTop/video_output/D[8]
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X32Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X32Y101        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[59][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -24.085    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.055ns  (logic 2.454ns (9.794%)  route 22.601ns (90.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 38.104 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.601    24.199    debuggerTop/video_output/D[8]
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.520    38.104    debuggerTop/video_output/o_clk_25mhz
    SLICE_X30Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[12][20]/C
                         clock pessimism              0.559    38.663    
                         clock uncertainty           -0.138    38.525    
    SLICE_X30Y95         FDCE (Setup_fdce_C_D)       -0.043    38.482    debuggerTop/video_output/r_linebuffer2_reg[12][20]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -24.199    
  -------------------------------------------------------------------
                         slack                                 14.284    

Slack (MET) :             14.285ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.935ns  (logic 2.454ns (9.841%)  route 22.481ns (90.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.481    24.079    debuggerTop/video_output/D[8]
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[50][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X31Y101        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[50][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -24.079    
  -------------------------------------------------------------------
                         slack                                 14.285    

Slack (MET) :             14.360ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.961ns  (logic 2.454ns (9.831%)  route 22.507ns (90.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 38.105 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.507    24.105    debuggerTop/video_output/D[8]
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.521    38.105    debuggerTop/video_output/o_clk_25mhz
    SLICE_X29Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[7][20]/C
                         clock pessimism              0.559    38.664    
                         clock uncertainty           -0.138    38.526    
    SLICE_X29Y96         FDCE (Setup_fdce_C_D)       -0.061    38.465    debuggerTop/video_output/r_linebuffer2_reg[7][20]
  -------------------------------------------------------------------
                         required time                         38.465    
                         arrival time                         -24.105    
  -------------------------------------------------------------------
                         slack                                 14.360    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.901ns  (logic 2.454ns (9.855%)  route 22.447ns (90.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.103 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.447    24.045    debuggerTop/video_output/D[8]
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.519    38.103    debuggerTop/video_output/o_clk_25mhz
    SLICE_X34Y95         FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[2][20]/C
                         clock pessimism              0.559    38.662    
                         clock uncertainty           -0.138    38.524    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)       -0.045    38.479    debuggerTop/video_output/r_linebuffer2_reg[2][20]
  -------------------------------------------------------------------
                         required time                         38.479    
                         arrival time                         -24.045    
  -------------------------------------------------------------------
                         slack                                 14.435    

Slack (MET) :             14.435ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.785ns  (logic 2.454ns (9.901%)  route 22.331ns (90.099%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 38.088 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.684    -0.856    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X0Y24         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.454     1.598 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=765, routed)        22.331    23.928    debuggerTop/video_output/D[8]
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.505    38.088    debuggerTop/video_output/o_clk_25mhz
    SLICE_X31Y100        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[127][20]/C
                         clock pessimism              0.480    38.569    
                         clock uncertainty           -0.138    38.431    
    SLICE_X31Y100        FDCE (Setup_fdce_C_D)       -0.067    38.364    debuggerTop/video_output/r_linebuffer2_reg[127][20]
  -------------------------------------------------------------------
                         required time                         38.364    
                         arrival time                         -23.928    
  -------------------------------------------------------------------
                         slack                                 14.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.059    -0.418    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/dest_out
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.829    -0.844    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.252    -0.592    
                         clock uncertainty            0.138    -0.455    
    SLICE_X41Y70         FDRE (Hold_fdre_C_D)         0.017    -0.438    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.379    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.053    -0.409    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131    -0.345    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X42Y69         SRL16E                                       r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.254    -0.591    
                         clock uncertainty            0.138    -0.454    
    SLICE_X42Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.391    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.560    -0.604    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.406    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X43Y69         LUT2 (Prop_lut2_I0_O)        0.099    -0.307 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.307    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X43Y69         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.241    -0.604    
                         clock uncertainty            0.138    -0.467    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.091    -0.376    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.854%)  route 0.181ns (56.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.559    -0.605    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X41Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.181    -0.284    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.830    -0.843    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X37Y70         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.275    -0.568    
                         clock uncertainty            0.138    -0.431    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.070    -0.361    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.247ns (71.484%)  route 0.099ns (28.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.565    -0.599    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.148    -0.451 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/Q
                         net (fo=2, routed)           0.099    -0.353    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][1]
    SLICE_X34Y66         LUT3 (Prop_lut3_I2_O)        0.099    -0.254 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.834    -0.839    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]/C
                         clock pessimism              0.240    -0.599    
                         clock uncertainty            0.138    -0.462    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.121    -0.341    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.226ns (59.377%)  route 0.155ns (40.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/Q
                         net (fo=5, routed)           0.155    -0.314    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][6]
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.098    -0.216 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.837    -0.836    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.138    -0.424    
    SLICE_X34Y62         FDRE (Hold_fdre_C_D)         0.121    -0.303    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.743%)  route 0.196ns (51.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.566    -0.598    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X35Y63         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.196    -0.262    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[7]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.045    -0.217 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[6]
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.836    -0.837    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X38Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.275    -0.562    
                         clock uncertainty            0.138    -0.425    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.120    -0.305    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.187ns (50.222%)  route 0.185ns (49.778%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.558    -0.606    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.141    -0.465 r  debuggerTop/vga_generator/r_y_reg[0]/Q
                         net (fo=9, routed)           0.185    -0.280    debuggerTop/vga_generator/r_y_reg_n_2_[0]
    SLICE_X50Y109        LUT5 (Prop_lut5_I2_O)        0.046    -0.234 r  debuggerTop/vga_generator/r_y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    debuggerTop/vga_generator/r_y[4]_i_1_n_2
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.828    -0.845    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y109        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
                         clock pessimism              0.252    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X50Y109        FDCE (Hold_fdce_C_D)         0.133    -0.322    debuggerTop/vga_generator/r_y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.927%)  route 0.147ns (44.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X44Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/vga_generator/r_x_reg[2]/Q
                         net (fo=164, routed)         0.147    -0.325    debuggerTop/vga_generator/Q[2]
    SLICE_X45Y122        LUT3 (Prop_lut3_I2_O)        0.045    -0.280 r  debuggerTop/vga_generator/r_x[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.280    debuggerTop/vga_generator/r_x[2]_rep__0_i_1_n_2
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.818    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X45Y122        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__0/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.138    -0.461    
    SLICE_X45Y122        FDCE (Hold_fdce_C_D)         0.092    -0.369    debuggerTop/vga_generator/r_x_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.876%)  route 0.637ns (57.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.637     1.115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                183.820    

Slack (MET) :             183.978ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.396%)  route 0.484ns (53.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.903    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                183.978    

Slack (MET) :             184.005ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.005    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.467%)  route 0.593ns (56.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.053    

Slack (MET) :             184.126ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                184.126    

Slack (MET) :             184.163ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.435     0.891    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                184.163    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.820ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.820ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.115ns  (logic 0.478ns (42.876%)  route 0.637ns (57.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.637     1.115    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.214   184.935    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.935    
                         arrival time                          -1.115    
  -------------------------------------------------------------------
                         slack                                183.820    

Slack (MET) :             183.978ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.396%)  route 0.484ns (53.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.484     0.903    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                183.978    

Slack (MET) :             184.005ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.464%)  route 0.593ns (56.536%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.005    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.518ns (47.439%)  route 0.574ns (52.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.574     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y62         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.041ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.890ns  (logic 0.419ns (47.082%)  route 0.471ns (52.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.890    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.218   184.931    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.931    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                184.041    

Slack (MET) :             184.053ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.049ns  (logic 0.456ns (43.467%)  route 0.593ns (56.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X33Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.593     1.049    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X34Y66         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X34Y66         FDRE (Setup_fdre_C_D)       -0.047   185.102    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.102    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                184.053    

Slack (MET) :             184.126ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.049%)  route 0.474ns (50.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.474     0.930    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X33Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X33Y62         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                184.126    

Slack (MET) :             184.163ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.891ns  (logic 0.456ns (51.154%)  route 0.435ns (48.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X31Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.435     0.891    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X32Y61         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                184.163    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.376ns,  Total Violation       -1.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        1.830ns  (logic 0.456ns (24.920%)  route 1.374ns (75.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 553.914 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.522 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.606   553.522    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456   553.978 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.374   555.352    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.489   553.914    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.310    
                         clock uncertainty           -0.294   554.016    
    SLICE_X55Y73         FDCE (Setup_fdce_C_D)       -0.040   553.976    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.976    
                         arrival time                        -555.352    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (MET) :             38.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.986%)  route 0.629ns (60.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.629     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.286    

Slack (MET) :             38.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.713%)  route 0.498ns (54.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 38.419    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.140%)  route 0.581ns (52.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.099    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.892%)  route 0.583ns (56.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.583     1.039    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.511ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.876%)  route 0.456ns (52.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 38.511    

Slack (MET) :             38.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.953ns  (logic 0.518ns (54.330%)  route 0.435ns (45.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.435     0.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 38.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.012%)  route 0.688ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.688     0.217    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.819    -0.854    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.294    -0.004    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.078     0.074    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.110ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.452ns  (logic 11.779ns (16.719%)  route 58.673ns (83.281%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.814   162.286    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.397    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -162.287    
  -------------------------------------------------------------------
                         slack                                 21.110    

Slack (MET) :             21.447ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.114ns  (logic 11.779ns (16.800%)  route 58.335ns (83.200%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 183.664 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.476   161.949    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.536   183.664    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y21         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480   184.145    
                         clock uncertainty           -0.183   183.962    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.396    
                         arrival time                        -161.949    
  -------------------------------------------------------------------
                         slack                                 21.447    

Slack (MET) :             21.525ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        70.037ns  (logic 11.655ns (16.641%)  route 58.382ns (83.359%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 183.665 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.441   161.872    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.537   183.665    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480   184.146    
                         clock uncertainty           -0.183   183.963    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.397    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.397    
                         arrival time                        -161.872    
  -------------------------------------------------------------------
                         slack                                 21.525    

Slack (MET) :             21.757ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.914ns  (logic 11.779ns (16.848%)  route 58.135ns (83.152%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 183.767 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.276   161.748    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.639   183.767    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.254    
                         clock uncertainty           -0.183   184.071    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.505    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.505    
                         arrival time                        -161.749    
  -------------------------------------------------------------------
                         slack                                 21.757    

Slack (MET) :             21.773ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.901ns  (logic 11.779ns (16.851%)  route 58.122ns (83.149%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.264   161.736    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -161.736    
  -------------------------------------------------------------------
                         slack                                 21.773    

Slack (MET) :             21.989ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.685ns  (logic 11.655ns (16.725%)  route 58.030ns (83.275%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 183.771 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          3.089   161.520    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.643   183.771    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.258    
                         clock uncertainty           -0.183   184.075    
    RAMB36_X3Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.509    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.509    
                         arrival time                        -161.520    
  -------------------------------------------------------------------
                         slack                                 21.989    

Slack (MET) :             22.022ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.648ns  (logic 11.779ns (16.912%)  route 57.869ns (83.088%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 183.766 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          3.010   161.482    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.638   183.766    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.253    
                         clock uncertainty           -0.183   184.070    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.504    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.504    
                         arrival time                        -161.482    
  -------------------------------------------------------------------
                         slack                                 22.022    

Slack (MET) :             22.024ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.562ns  (logic 11.655ns (16.755%)  route 57.907ns (83.245%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.966   161.396    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -161.397    
  -------------------------------------------------------------------
                         slack                                 22.024    

Slack (MET) :             22.030ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.556ns  (logic 11.779ns (16.934%)  route 57.777ns (83.065%))
  Logic Levels:           73  (LUT2=5 LUT3=12 LUT4=13 LUT5=11 LUT6=32)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 183.682 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.483   156.216    debuggerTop/nes/cpu2A03/cpu6502/alu/r_address_reg[3]_1
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.124   156.340 r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_address[3]_i_2/O
                         net (fo=8, routed)           0.758   157.097    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address_reg[3]_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.124   157.221 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[3]_i_3/O
                         net (fo=4, routed)           0.326   157.548    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]_0
    SLICE_X58Y17         LUT4 (Prop_lut4_I0_O)        0.124   157.672 f  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0/O
                         net (fo=1, routed)           0.677   158.348    debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_38__0_n_2
    SLICE_X58Y26         LUT6 (Prop_lut6_I3_O)        0.124   158.472 r  debuggerTop/nes/cpu2A03/cpu6502/abl/blockRam_i_15/O
                         net (fo=16, routed)          2.919   161.391    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.554   183.682    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487   184.169    
                         clock uncertainty           -0.183   183.986    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566   183.420    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.420    
                         arrival time                        -161.391    
  -------------------------------------------------------------------
                         slack                                 22.030    

Slack (MET) :             22.032ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        69.551ns  (logic 11.655ns (16.758%)  route 57.896ns (83.242%))
  Logic Levels:           72  (LUT2=5 LUT3=11 LUT4=12 LUT5=12 LUT6=32)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 183.679 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 91.835 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.800    91.835    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X62Y13         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDCE (Prop_fdce_C_Q)         0.524    92.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]/Q
                         net (fo=149, routed)         2.642    95.001    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_0[7]
    SLICE_X70Y7          LUT4 (Prop_lut4_I0_O)        0.148    95.149 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_c_i_12/O
                         net (fo=11, routed)          1.003    96.152    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_3
    SLICE_X64Y9          LUT6 (Prop_lut6_I5_O)        0.328    96.480 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7/O
                         net (fo=3, routed)           0.835    97.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_v_i_7_n_2
    SLICE_X68Y9          LUT6 (Prop_lut6_I3_O)        0.124    97.439 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0/O
                         net (fo=1, routed)           1.072    98.511    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_17__0_n_2
    SLICE_X70Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.635 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_5/O
                         net (fo=15, routed)          1.099    99.735    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tcu_reg[1]_0
    SLICE_X58Y6          LUT2 (Prop_lut2_I0_O)        0.149    99.884 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0/O
                         net (fo=8, routed)           0.655   100.539    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_5__0_n_2
    SLICE_X61Y5          LUT6 (Prop_lut6_I3_O)        0.355   100.894 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_1__0/O
                         net (fo=7, routed)           0.622   101.516    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[0]
    SLICE_X59Y9          LUT5 (Prop_lut5_I1_O)        0.124   101.640 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_1__0/O
                         net (fo=3, routed)           0.325   101.965    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[0]_7[0]
    SLICE_X58Y11         LUT3 (Prop_lut3_I2_O)        0.124   102.089 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_10/O
                         net (fo=5, routed)           0.998   103.087    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]
    SLICE_X59Y16         LUT3 (Prop_lut3_I2_O)        0.150   103.237 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14/O
                         net (fo=2, routed)           0.589   103.827    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_14_n_2
    SLICE_X60Y16         LUT3 (Prop_lut3_I2_O)        0.319   104.146 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_9/O
                         net (fo=14, routed)          1.022   105.168    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_1
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.348   105.516 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][7]_i_3/O
                         net (fo=67, routed)          0.964   106.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[7]_20
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   106.604 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6/O
                         net (fo=4, routed)           0.607   107.211    debuggerTop/nes/cpu2A03/cpu6502/ir/r_bus_db_n_i_6_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   107.335 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9/O
                         net (fo=1, routed)           0.611   107.946    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_6
    SLICE_X57Y6          LUT3 (Prop_lut3_I2_O)        0.118   108.064 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.026   109.089    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326   109.415 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4/O
                         net (fo=4, routed)           0.682   110.097    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state[0]_i_4_n_2
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.148   110.245 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16/O
                         net (fo=1, routed)           0.422   110.666    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_16_n_2
    SLICE_X60Y17         LUT6 (Prop_lut6_I4_O)        0.328   110.994 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13/O
                         net (fo=1, routed)           0.608   111.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_13_n_2
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.116   111.718 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_8/O
                         net (fo=18, routed)          1.137   112.855    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_2
    SLICE_X51Y20         LUT6 (Prop_lut6_I2_O)        0.328   113.183 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[15][2]_i_1/O
                         net (fo=19, routed)          1.022   114.205    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[2]_15
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124   114.329 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.667   114.996    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3__0_n_2
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.124   115.120 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[2]_i_3/O
                         net (fo=1, routed)           0.312   115.432    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]_3
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.124   115.556 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2__0/O
                         net (fo=6, routed)           0.861   116.417    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[2]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.124   116.541 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[2]_i_2/O
                         net (fo=7, routed)           0.872   117.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[2]
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   117.537 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39/O
                         net (fo=3, routed)           0.762   118.299    debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_39_n_2
    SLICE_X57Y21         LUT3 (Prop_lut3_I2_O)        0.150   118.449 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_t[11]_i_2/O
                         net (fo=142, routed)         1.642   120.092    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.326   120.418 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_4/O
                         net (fo=1, routed)           0.637   121.055    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_data_ppu_cpu[6]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   121.179 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2/O
                         net (fo=3, routed)           0.459   121.638    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I3_O)        0.124   121.762 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][6]_i_1/O
                         net (fo=159, routed)         1.160   122.922    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[6]_18
    SLICE_X58Y12         LUT4 (Prop_lut4_I1_O)        0.124   123.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0/O
                         net (fo=4, routed)           0.696   123.742    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_7__0_n_2
    SLICE_X59Y5          LUT6 (Prop_lut6_I1_O)        0.124   123.866 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0/O
                         net (fo=1, routed)           0.451   124.317    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_2__0_n_2
    SLICE_X59Y5          LUT5 (Prop_lut5_I0_O)        0.124   124.441 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_1__0/O
                         net (fo=9, routed)           0.706   125.146    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_avr_out_i_7[6]
    SLICE_X59Y11         LUT5 (Prop_lut5_I2_O)        0.124   125.270 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][0]_i_13/O
                         net (fo=4, routed)           0.667   125.937    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[6]
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124   126.061 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_27__1/O
                         net (fo=5, routed)           0.589   126.650    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oamdma_address_reg[14]
    SLICE_X57Y21         LUT3 (Prop_lut3_I0_O)        0.124   126.774 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_7/O
                         net (fo=8, routed)           0.671   127.445    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[127][2]
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.124   127.569 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][1]_i_3/O
                         net (fo=1, routed)           0.161   127.730    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][1]
    SLICE_X52Y21         LUT2 (Prop_lut2_I1_O)        0.124   127.854 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][1]_i_2/O
                         net (fo=4, routed)           0.461   128.315    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[255][1]
    SLICE_X52Y23         LUT6 (Prop_lut6_I5_O)        0.124   128.439 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[223][1]_i_1/O
                         net (fo=89, routed)          1.079   129.518    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_read_data_reg[1]
    SLICE_X58Y9          LUT5 (Prop_lut5_I3_O)        0.116   129.634 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3/O
                         net (fo=4, routed)           0.462   130.096    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_3_n_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I2_O)        0.328   130.424 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[1]_i_4/O
                         net (fo=1, routed)           0.433   130.858    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X61Y8          LUT6 (Prop_lut6_I5_O)        0.124   130.982 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1__0/O
                         net (fo=2, routed)           0.965   131.947    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2]_0[1]
    SLICE_X60Y12         LUT3 (Prop_lut3_I2_O)        0.150   132.096 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_out0_i_4/O
                         net (fo=4, routed)           0.721   132.817    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_0
    SLICE_X61Y17         LUT4 (Prop_lut4_I0_O)        0.328   133.145 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/blockRam_i_40/O
                         net (fo=4, routed)           0.722   133.867    debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_address_reg[1]
    SLICE_X49Y21         LUT3 (Prop_lut3_I2_O)        0.124   133.991 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=120, routed)         1.235   135.226    debuggerTop/nes/ppu/w_rs_ppu[1]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.124   135.350 f  debuggerTop/nes/ppu/r_oam[255][4]_i_9/O
                         net (fo=1, routed)           0.859   136.209    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_1
    SLICE_X42Y21         LUT5 (Prop_lut5_I0_O)        0.124   136.333 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_8/O
                         net (fo=1, routed)           0.718   137.051    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.124   137.175 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7/O
                         net (fo=1, routed)           0.149   137.324    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_7_n_2
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.124   137.448 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_6/O
                         net (fo=1, routed)           0.154   137.602    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam_reg[81][4]_1
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124   137.726 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][4]_i_3/O
                         net (fo=4, routed)           0.583   138.309    debuggerTop/values/r_palette_reg[0][4]_0
    SLICE_X53Y24         LUT6 (Prop_lut6_I5_O)        0.124   138.433 f  debuggerTop/values/r_palette[29][4]_i_1/O
                         net (fo=36, routed)          1.157   139.590    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[4]_20
    SLICE_X58Y13         LUT5 (Prop_lut5_I1_O)        0.124   139.714 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0/O
                         net (fo=4, routed)           0.766   140.480    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_4__0_n_2
    SLICE_X58Y6          LUT6 (Prop_lut6_I3_O)        0.124   140.604 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=9, routed)           0.719   141.323    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]
    SLICE_X59Y11         LUT5 (Prop_lut5_I0_O)        0.124   141.447 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42/O
                         net (fo=3, routed)           0.777   142.224    debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_42_n_2
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.124   142.348 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_29__1/O
                         net (fo=3, routed)           0.472   142.820    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]
    SLICE_X58Y20         LUT6 (Prop_lut6_I4_O)        0.124   142.944 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_3/O
                         net (fo=23, routed)          1.177   144.121    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[1]_0
    SLICE_X38Y23         LUT6 (Prop_lut6_I5_O)        0.124   144.245 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_4/O
                         net (fo=1, routed)           0.953   145.198    debuggerTop/nes/cpu2A03/cpu6502/ir/w_data_ppu_cpu[5]
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124   145.322 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3/O
                         net (fo=1, routed)           0.327   145.649    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_3_n_2
    SLICE_X54Y24         LUT6 (Prop_lut6_I0_O)        0.124   145.773 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][5]_i_2/O
                         net (fo=3, routed)           0.465   146.238    debuggerTop/nes/clockEnable/r_oam_reg[255][5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I0_O)        0.124   146.362 r  debuggerTop/nes/clockEnable/r_oam[255][5]_i_1/O
                         net (fo=98, routed)          0.827   147.189    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[5]_22
    SLICE_X57Y12         LUT4 (Prop_lut4_I1_O)        0.124   147.313 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3/O
                         net (fo=4, routed)           0.631   147.943    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[5]_i_3_n_2
    SLICE_X57Y5          LUT6 (Prop_lut6_I1_O)        0.124   148.067 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0/O
                         net (fo=1, routed)           0.264   148.332    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_2__0_n_2
    SLICE_X57Y5          LUT5 (Prop_lut5_I0_O)        0.124   148.456 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.856   149.312    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.124   149.436 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10/O
                         net (fo=5, routed)           0.856   150.292    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ppuaddr[15]_i_10_n_2
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.124   150.416 r  debuggerTop/nes/cpu2A03/cpu6502/ir/blockRam_i_28__1/O
                         net (fo=3, routed)           0.562   150.978    debuggerTop/nes/cpu2A03/cpu6502/ir/FSM_sequential_r_state_reg[0]_0
    SLICE_X59Y21         LUT3 (Prop_lut3_I2_O)        0.124   151.102 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_nes_write_en_i_2__1/O
                         net (fo=31, routed)          0.753   151.855    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[15]_0
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.124   151.979 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_5/O
                         net (fo=138, routed)         1.064   153.043    debuggerTop/nes/cpu2A03/cpu6502/ir/r_counter_reg[0]
    SLICE_X34Y20         LUT5 (Prop_lut5_I1_O)        0.124   153.167 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_9/O
                         net (fo=1, routed)           0.885   154.053    debuggerTop/nes/cpu2A03/cpu6502/ir/ppu/r_data[3]
    SLICE_X51Y20         LUT6 (Prop_lut6_I4_O)        0.124   154.177 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3/O
                         net (fo=2, routed)           0.458   154.635    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_3_n_2
    SLICE_X54Y20         LUT6 (Prop_lut6_I2_O)        0.124   154.759 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[3]_i_1/O
                         net (fo=5, routed)           0.850   155.609    debuggerTop/nes/cpu2A03/cpu6502/dl/D[3]
    SLICE_X55Y6          LUT4 (Prop_lut4_I3_O)        0.124   155.733 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[3]_i_4/O
                         net (fo=4, routed)           0.628   156.361    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[3]_1
    SLICE_X56Y9          LUT5 (Prop_lut5_I4_O)        0.124   156.485 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[3]_i_1/O
                         net (fo=4, routed)           0.669   157.154    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_1
    SLICE_X58Y14         LUT6 (Prop_lut6_I2_O)        0.124   157.278 f  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_30__1/O
                         net (fo=2, routed)           1.028   158.306    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124   158.430 r  debuggerTop/nes/cpu2A03/cpu6502/abh/blockRam_i_7/O
                         net (fo=16, routed)          2.955   161.385    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.551   183.679    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487   184.166    
                         clock uncertainty           -0.183   183.983    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   183.417    debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.417    
                         arrival time                        -161.386    
  -------------------------------------------------------------------
                         slack                                 22.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.329ns  (logic 0.191ns (58.037%)  route 0.138ns (41.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[2]/Q
                         net (fo=1, routed)           0.138    92.322    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.367 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1/O
                         net (fo=1, routed)           0.000    92.367    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[2]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
                         clock uncertainty            0.183    92.233    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.358    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.358    
                         arrival time                          92.367    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.861%)  route 0.139ns (42.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns = ( 91.800 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.537ns = ( 92.038 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.627    92.038    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X35Y28         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.146    92.184 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[1]/Q
                         net (fo=1, routed)           0.139    92.323    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[1]
    SLICE_X34Y28         LUT6 (Prop_lut6_I5_O)        0.045    92.368 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1/O
                         net (fo=1, routed)           0.000    92.368    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[1]_i_1__1_n_2
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.899    91.800    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X34Y28         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.051    
                         clock uncertainty            0.183    92.233    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.125    92.358    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.358    
                         arrival time                          92.368    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.340ns  (logic 0.191ns (56.108%)  route 0.149ns (43.892%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 91.808 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 92.043 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.632    92.043    debuggerTop/nes/cpu2A03/cpu6502/y/o_clk_5mhz
    SLICE_X59Y4          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y4          FDCE (Prop_fdce_C_Q)         0.146    92.189 r  debuggerTop/nes/cpu2A03/cpu6502/y/r_data_reg[2]/Q
                         net (fo=1, routed)           0.149    92.338    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_1[2]
    SLICE_X58Y5          LUT5 (Prop_lut5_I3_O)        0.045    92.383 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[2]_i_1__0/O
                         net (fo=7, routed)           0.000    92.383    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[2]
    SLICE_X58Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.907    91.808    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X58Y5          FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.059    
                         clock uncertainty            0.183    92.241    
    SLICE_X58Y5          FDCE (Hold_fdce_C_D)         0.125    92.366    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.366    
                         arrival time                          92.383    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.813%)  route 0.151ns (44.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 91.794 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.543ns = ( 92.032 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.621    92.032    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X57Y21         FDSE                                         r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDSE (Prop_fdse_C_Q)         0.146    92.178 r  debuggerTop/nes/cpu2A03/r_oamdma_counter_reg[6]/Q
                         net (fo=3, routed)           0.151    92.329    debuggerTop/nes/cpu2A03/r_oamdma_counter_reg_n_2_[6]
    SLICE_X56Y21         LUT6 (Prop_lut6_I1_O)        0.045    92.374 r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000    92.374    debuggerTop/nes/cpu2A03/FSM_sequential_r_state[1]_i_1_n_2
    SLICE_X56Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.893    91.794    debuggerTop/nes/cpu2A03/o_clk_5mhz
    SLICE_X56Y21         FDCE                                         r  debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.251    92.045    
                         clock uncertainty            0.183    92.227    
    SLICE_X56Y21         FDCE (Hold_fdce_C_D)         0.124    92.351    debuggerTop/nes/cpu2A03/FSM_sequential_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -92.351    
                         arrival time                          92.374    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.318ns  (logic 0.191ns (60.018%)  route 0.127ns (39.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns = ( 91.809 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.531ns = ( 92.044 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.633    92.044    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X22Y31         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDCE (Prop_fdce_C_Q)         0.146    92.190 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[3]/Q
                         net (fo=1, routed)           0.127    92.317    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[3]
    SLICE_X21Y32         LUT5 (Prop_lut5_I4_O)        0.045    92.362 r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[4]_i_1__18/O
                         net (fo=1, routed)           0.000    92.362    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data[4]_i_1__18_n_2
    SLICE_X21Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.908    91.809    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/o_clk_5mhz
    SLICE_X21Y32         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.250    92.059    
                         clock uncertainty            0.183    92.241    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.098    92.339    debuggerTop/nes/ppu/sprites/genblk1[0].shiftTileLo/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.339    
                         arrival time                          92.362    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.446%)  route 0.112ns (40.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.628    -0.536    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y36         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/debugger/r_value_data_reg[10]/Q
                         net (fo=3, routed)           0.112    -0.260    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[10]
    SLICE_X60Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y36         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[10]/C
                         clock pessimism              0.251    -0.521    
                         clock uncertainty            0.183    -0.338    
    SLICE_X60Y36         FDRE (Hold_fdre_C_D)         0.052    -0.286    debuggerTop/values/r_profiler_sample_index_reg[10]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.323ns  (logic 0.146ns (45.210%)  route 0.177ns (54.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns = ( 91.802 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 92.040 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.629    92.040    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X35Y30         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.146    92.186 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[7]/Q
                         net (fo=1, routed)           0.177    92.363    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/data8
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    91.802    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/o_clk_5mhz
    SLICE_X32Y29         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.272    92.074    
                         clock uncertainty            0.183    92.256    
    SLICE_X32Y29         FDCE (Hold_fdce_C_D)         0.077    92.333    debuggerTop/nes/ppu/background/backgroundShiftPatternTableHigh/r_data_reg[8]
  -------------------------------------------------------------------
                         required time                        -92.333    
                         arrival time                          92.363    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 debuggerTop/debugger/r_value_data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/values/r_profiler_sample_index_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.963%)  route 0.114ns (41.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.628    -0.536    debuggerTop/debugger/o_clk_5mhz
    SLICE_X58Y34         FDCE                                         r  debuggerTop/debugger/r_value_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.372 r  debuggerTop/debugger/r_value_data_reg[8]/Q
                         net (fo=3, routed)           0.114    -0.258    debuggerTop/values/r_profiler_sample_data_index_reg[15]_0[8]
    SLICE_X60Y34         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/values/o_clk_5mhz
    SLICE_X60Y34         FDRE                                         r  debuggerTop/values/r_profiler_sample_index_reg[8]/C
                         clock pessimism              0.251    -0.522    
                         clock uncertainty            0.183    -0.339    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.052    -0.287    debuggerTop/values/r_profiler_sample_index_reg[8]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 91.813 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.527ns = ( 92.048 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.637    92.048    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X16Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37         FDCE (Prop_fdce_C_Q)         0.146    92.194 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[4]/Q
                         net (fo=1, routed)           0.137    92.331    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data__3[4]
    SLICE_X17Y37         LUT5 (Prop_lut5_I4_O)        0.045    92.376 r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[5]_i_1__13/O
                         net (fo=1, routed)           0.000    92.376    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data[5]_i_1__13_n_2
    SLICE_X17Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.912    91.813    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/o_clk_5mhz
    SLICE_X17Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.248    92.061    
                         clock uncertainty            0.183    92.243    
    SLICE_X17Y37         FDCE (Hold_fdce_C_D)         0.099    92.342    debuggerTop/nes/ppu/sprites/genblk1[2].shiftTileLo/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.342    
                         arrival time                          92.376    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.328ns  (logic 0.191ns (58.244%)  route 0.137ns (41.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 91.811 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.528ns = ( 92.047 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.636    92.047    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X22Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDCE (Prop_fdce_C_Q)         0.146    92.193 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[3]/Q
                         net (fo=1, routed)           0.137    92.330    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data__12[3]
    SLICE_X23Y34         LUT5 (Prop_lut5_I4_O)        0.045    92.375 r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data[4]_i_1__4/O
                         net (fo=1, routed)           0.000    92.375    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data[4]_i_1__4_n_2
    SLICE_X23Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.910    91.811    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/o_clk_5mhz
    SLICE_X23Y34         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.249    92.060    
                         clock uncertainty            0.183    92.242    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.098    92.340    debuggerTop/nes/ppu/sprites/genblk1[6].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.340    
                         arrival time                          92.375    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.376ns,  Total Violation       -1.376ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        1.830ns  (logic 0.456ns (24.920%)  route 1.374ns (75.080%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 553.914 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.934ns = ( 553.522 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.606   553.522    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.456   553.978 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.374   555.352    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.489   553.914    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.310    
                         clock uncertainty           -0.294   554.016    
    SLICE_X55Y73         FDCE (Setup_fdce_C_D)       -0.040   553.976    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.976    
                         arrival time                        -555.352    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (MET) :             38.286ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.048ns  (logic 0.419ns (39.986%)  route 0.629ns (60.014%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.629     1.048    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                 38.286    

Slack (MET) :             38.419ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.917ns  (logic 0.419ns (45.713%)  route 0.498ns (54.287%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.498     0.917    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 38.419    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.446ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.049%)  route 0.655ns (58.951%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.655     1.111    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.047    39.557    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.557    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 38.446    

Slack (MET) :             38.462ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.099ns  (logic 0.518ns (47.140%)  route 0.581ns (52.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.581     1.099    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X42Y61         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.043    39.561    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.561    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 38.462    

Slack (MET) :             38.472ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.039ns  (logic 0.456ns (43.892%)  route 0.583ns (56.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.583     1.039    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 38.472    

Slack (MET) :             38.511ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.875ns  (logic 0.419ns (47.876%)  route 0.456ns (52.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y64                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y64         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.456     0.875    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X42Y64         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X42Y64         FDRE (Setup_fdre_C_D)       -0.218    39.386    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.386    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 38.511    

Slack (MET) :             38.559ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.953ns  (logic 0.518ns (54.330%)  route 0.435ns (45.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.435     0.953    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X40Y62         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X40Y62         FDRE (Setup_fdre_C_D)       -0.092    39.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.512    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                 38.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.141ns (17.012%)  route 0.688ns (82.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.552    -0.612    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X57Y74         FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.688     0.217    debuggerTop/video_output_sync/r_data_0
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.819    -0.854    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X55Y73         FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.298    
                         clock uncertainty            0.294    -0.004    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.078     0.074    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X57Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.008    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.421ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.361    38.052    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.421    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.007    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.669    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.007    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.969%)  route 0.742ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.487     0.342    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.344    
    SLICE_X57Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.436    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.543%)  route 0.523ns (71.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.268     0.123    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.660    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.797    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X57Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.008    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.421ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.361    38.052    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.421    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.007    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.669    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.007    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.969%)  route 0.742ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.487     0.342    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.344    
                         clock uncertainty            0.138    -0.207    
    SLICE_X57Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.299    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.543%)  route 0.523ns (71.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.268     0.123    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.522    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.659    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             34.822ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.014    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.822    

Slack (MET) :             35.377ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X57Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.008    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                         38.008    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.377    

Slack (MET) :             35.421ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.361    38.052    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.052    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.421    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.463ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.138    38.413    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.094    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.463    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.007    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.669    

Slack (MET) :             35.669ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.138    38.412    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.007    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.007    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.345    
                         clock uncertainty            0.138    -0.208    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.300    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.255    -0.594    
                         clock uncertainty            0.138    -0.456    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.523    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.969%)  route 0.742ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.487     0.342    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.344    
                         clock uncertainty            0.138    -0.207    
    SLICE_X57Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.299    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.543%)  route 0.523ns (71.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.268     0.123    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.255    -0.593    
                         clock uncertainty            0.138    -0.455    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.522    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.504    -0.353    
                         clock uncertainty            0.138    -0.216    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.308    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.659    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       34.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.019    debuggerTop/vga_generator/r_x_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         38.019    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.827    

Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__1/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.019    debuggerTop/vga_generator/r_x_reg[3]_rep__1
  -------------------------------------------------------------------
                         required time                         38.019    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.827    

Slack (MET) :             34.827ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.642ns (15.578%)  route 3.479ns (84.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 38.068 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.658     3.192    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X63Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.485    38.068    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X63Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__7/C
                         clock pessimism              0.488    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X63Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.019    debuggerTop/vga_generator/r_x_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                         38.019    
                         arrival time                          -3.192    
  -------------------------------------------------------------------
                         slack                                 34.827    

Slack (MET) :             35.383ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X57Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.013    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                         38.013    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.383    

Slack (MET) :             35.427ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__9/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.361    38.057    debuggerTop/vga_generator/r_x_reg[3]_rep__9
  -------------------------------------------------------------------
                         required time                         38.057    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.427    

Slack (MET) :             35.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__0/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.099    debuggerTop/vga_generator/r_x_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.469    

Slack (MET) :             35.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__2/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.099    debuggerTop/vga_generator/r_x_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.469    

Slack (MET) :             35.469ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.642ns (18.036%)  route 2.918ns (81.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.542ns = ( 38.062 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          2.096     2.631    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X56Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.479    38.062    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X56Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__8/C
                         clock pessimism              0.488    38.551    
                         clock uncertainty           -0.132    38.418    
    SLICE_X56Y131        FDCE (Recov_fdce_C_CLR)     -0.319    38.099    debuggerTop/vga_generator/r_x_reg[3]_rep__8
  -------------------------------------------------------------------
                         required time                         38.099    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                 35.469    

Slack (MET) :             35.675ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__0/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.132    38.417    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.012    debuggerTop/vga_generator/r_x_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         38.012    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.675    

Slack (MET) :             35.675ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.642ns (19.652%)  route 2.625ns (80.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 38.061 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.929ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.611    -0.929    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.518    -0.411 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.821     0.410    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.124     0.534 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          1.804     2.338    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y131        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        1.478    38.061    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y131        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.488    38.550    
                         clock uncertainty           -0.132    38.417    
    SLICE_X52Y131        FDCE (Recov_fdce_C_CLR)     -0.405    38.012    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         38.012    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 35.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.209ns (24.509%)  route 0.644ns (75.491%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.388     0.244    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.823    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__8/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.437    debuggerTop/vga_generator/r_x_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[10]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[10]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[7]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[8]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[8]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[9]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.209ns (31.686%)  route 0.451ns (68.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.195     0.050    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y113        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.824    -0.849    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y113        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[9]/C
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.661    debuggerTop/vga_generator/r_x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.209ns (21.969%)  route 0.742ns (78.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.487     0.342    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X57Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X57Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.344    
    SLICE_X57Y112        FDCE (Remov_fdce_C_CLR)     -0.092    -0.436    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.543%)  route 0.523ns (71.457%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.268     0.123    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y112        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.825    -0.848    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y112        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[6]/C
                         clock pessimism              0.255    -0.593    
    SLICE_X50Y112        FDCE (Remov_fdce_C_CLR)     -0.067    -0.660    debuggerTop/vga_generator/r_x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                           0.123    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__3/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[3]_rep__3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.209ns (21.756%)  route 0.752ns (78.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.555    -0.609    debuggerTop/video_output/o_clk_25mhz
    SLICE_X50Y114        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=3, routed)           0.255    -0.190    debuggerTop/video_output/w_vga_reset_n
    SLICE_X50Y114        LUT1 (Prop_lut1_I0_O)        0.045    -0.145 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=74, routed)          0.496     0.351    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X52Y121        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[3]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9333, routed)        0.816    -0.857    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X52Y121        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[3]_rep__4/C
                         clock pessimism              0.504    -0.353    
    SLICE_X52Y121        FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    debuggerTop/vga_generator/r_x_reg[3]_rep__4
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.797    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.887ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.150    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.150    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.887    

Slack (MET) :             84.887ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.150    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.150    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.186ns (13.671%)  route 1.175ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.691     0.823    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X61Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.502    
    SLICE_X61Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.771%)  route 1.394ns (88.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.910     1.043    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X60Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.272    -0.499    
    SLICE_X60Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       84.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.887ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.150    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.150    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.887    

Slack (MET) :             84.887ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.150    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.150    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.186ns (13.671%)  route 1.175ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.691     0.823    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X61Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X61Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.183    -0.317    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.183    -0.317    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.771%)  route 1.394ns (88.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.910     1.043    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X60Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.183    -0.316    
    SLICE_X60Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.164ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.388ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.388    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.707ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.183    91.551    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.149    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.149    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.707    

Slack (MET) :             84.887ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.150    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.150    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.887    

Slack (MET) :             84.887ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.183    91.552    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.150    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.150    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.501    
                         clock uncertainty            0.183    -0.318    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.186ns (13.671%)  route 1.175ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.691     0.823    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X61Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.502    
                         clock uncertainty            0.183    -0.319    
    SLICE_X61Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.411    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.183    -0.317    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.274ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.272    -0.500    
                         clock uncertainty            0.183    -0.317    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.384    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.274    

Slack (MET) :             1.425ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.771%)  route 1.394ns (88.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.910     1.043    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X60Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.272    -0.499    
                         clock uncertainty            0.183    -0.316    
    SLICE_X60Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.383    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.397ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.397ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.508ns  (logic 0.580ns (7.726%)  route 6.928ns (92.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.655     6.761    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X16Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X16Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X16Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                 84.397    

Slack (MET) :             84.716ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.716    

Slack (MET) :             84.716ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[1]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.716    

Slack (MET) :             84.716ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.716    

Slack (MET) :             84.716ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 0.580ns (8.069%)  route 6.608ns (91.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 91.238 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.335     6.442    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y36         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.684    91.238    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/o_clk_5mhz
    SLICE_X18Y36         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.734    
                         clock uncertainty           -0.174    91.560    
    SLICE_X18Y36         FDCE (Recov_fdce_C_CLR)     -0.402    91.158    debuggerTop/nes/ppu/sprites/genblk1[7].shiftTileHi/r_data_reg[7]
  -------------------------------------------------------------------
                         required time                         91.158    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 84.716    

Slack (MET) :             84.896ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.174    91.561    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.159    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.159    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.896    

Slack (MET) :             84.896ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.275%)  route 6.429ns (91.725%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.336ns = ( 91.239 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.793    -0.747    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.291 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          1.273     0.982    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.124     1.106 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         5.157     6.263    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[7]_9
    SLICE_X18Y37         FDCE                                         f  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        1.685    91.239    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/o_clk_5mhz
    SLICE_X18Y37         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.735    
                         clock uncertainty           -0.174    91.561    
    SLICE_X18Y37         FDCE (Recov_fdce_C_CLR)     -0.402    91.159    debuggerTop/nes/ppu/sprites/genblk1[1].shiftTileHi/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.159    
                         arrival time                          -6.263    
  -------------------------------------------------------------------
                         slack                                 84.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[6]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.186ns (14.413%)  route 1.104ns (85.587%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.621     0.753    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X59Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X59Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]/C
                         clock pessimism              0.272    -0.502    
    SLICE_X59Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.394ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.186ns (13.635%)  route 1.178ns (86.365%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.694     0.826    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X58Y15         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.901    -0.772    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X58Y15         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]/C
                         clock pessimism              0.272    -0.501    
    SLICE_X58Y15         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.361ns  (logic 0.186ns (13.671%)  route 1.175ns (86.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.691     0.823    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_3
    SLICE_X61Y16         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.900    -0.773    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X61Y16         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.272    -0.502    
    SLICE_X61Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.594    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.186ns (13.027%)  route 1.242ns (86.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.758     0.890    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X58Y14         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.902    -0.771    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X58Y14         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.272    -0.500    
    SLICE_X58Y14         FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.608ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.186ns (11.771%)  route 1.394ns (88.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.626    -0.538    debuggerTop/values/o_clk_5mhz
    SLICE_X55Y35         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.397 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=18, routed)          0.484     0.087    debuggerTop/values/w_nes_reset_n
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.132 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         0.910     1.043    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X60Y12         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3895, routed)        0.903    -0.770    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X60Y12         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]/C
                         clock pessimism              0.272    -0.499    
    SLICE_X60Y12         FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  1.608    





