# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 32-bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 19:07:52  March 04, 2014
#
# -------------------------------------------------------------------------- #

QUARTUS_VERSION = "13.1"
DATE = "19:07:52  March 04, 2014"

# Revisions

PROJECT_REVISION = "soc_hamming_hps"
PROJECT_REVISION = "soc_hamming"
PROJECT_REVISION = "soc_ordered_merge"
PROJECT_REVISION = "soc_mm_st_adapters"
PROJECT_REVISION = "soc_multiply_by_thirty"
PROJECT_REVISION = "soc_priority_merge"
PROJECT_REVISION = "soc_multiply_by_two"
PROJECT_REVISION = "soc_lowpass_filter"
PROJECT_REVISION = "soc_width_conversion"
