===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 36.8226 seconds

  ----Wall Time----  ----Name----
    4.2997 ( 11.7%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.5504 (  9.6%)    Parse modules
    0.7054 (  1.9%)    Verify circuit
   19.2367 ( 52.2%)  'firrtl.circuit' Pipeline
    1.5422 (  4.2%)    'firrtl.module' Pipeline
    1.4487 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0935 (  0.3%)      LowerCHIRRTLPass
    0.1195 (  0.3%)    InferWidths
    0.8612 (  2.3%)    InferResets
    0.0541 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0923 (  0.3%)    WireDFT
    0.0979 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7979 (  2.2%)    LowerFIRRTLTypes
    7.9076 ( 21.5%)    'firrtl.module' Pipeline
    0.8588 (  2.3%)      ExpandWhens
    0.0231 (  0.1%)      RemoveInvalid
    6.5692 ( 17.8%)      Canonicalizer
    0.4564 (  1.2%)      InferReadWrite
    0.5890 (  1.6%)    Inliner
    1.2004 (  3.3%)    IMConstProp
    0.0675 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0681 (  0.2%)    BlackBoxReader
    0.0681 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.8866 ( 13.3%)    'firrtl.module' Pipeline
    4.8866 ( 13.3%)      Canonicalizer
    0.4707 (  1.3%)    RemoveUnusedPorts
    0.0657 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4519 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.8791 ( 10.5%)  LowerFIRRTLToHW
    0.0700 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.2864 ( 11.6%)  'hw.module' Pipeline
    0.9513 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6401 (  7.2%)    Canonicalizer
    0.6949 (  1.9%)    HWCleanup
    0.8785 (  2.4%)  'hw.module' Pipeline
    0.0849 (  0.2%)    HWLegalizeModules
    0.7935 (  2.2%)    PrettifyVerilog
    4.0205 ( 10.9%)  ExportVerilog
    0.0025 (  0.0%)  Rest
   36.8226 (100.0%)  Total

{
  totalTime: 36.853,
  maxMemory: 740868096
}
