{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583083721177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583083721181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 01 12:28:41 2020 " "Processing started: Sun Mar 01 12:28:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583083721181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083721181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083721181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583083722280 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583083722280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ramwriter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ramwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramwriter " "Found entity 1: ramwriter" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adcproc.v(55) " "Verilog HDL information at adcproc.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583083731713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adcproc.v 2 2 " "Found 2 design units, including 2 entities, in source file src/adcproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adcproc " "Found entity 1: adcproc" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731714 ""} { "Info" "ISGN_ENTITY_NAME" "2 adcraw " "Found entity 2: adcraw" {  } { { "src/adcproc.v" "" { Text "D:/cinnabon_fpga/src/adcproc.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys " "Found entity 1: cinnabon_fpga_qsys" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_irq_mapper " "Found entity 1: cinnabon_fpga_qsys_irq_mapper" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731738 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731748 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731748 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731748 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731748 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731748 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731763 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731767 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_1_router_001 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_1_router_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731769 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_1_router " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_1_router" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002 " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731795 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_008 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_008" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731797 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_007 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_007" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731798 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_006 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_006" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731800 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_004 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_004" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731800 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731802 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_003 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_003" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731803 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731804 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router_001 " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router_001" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel cinnabon_fpga_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel cinnabon_fpga_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at cinnabon_fpga_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731805 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_mm_interconnect_0_router " "Found entity 2: cinnabon_fpga_qsys_mm_interconnect_0_router" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 813 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "5 cinnabon_fpga_qsys_sgdma_chain " "Found entity 5: cinnabon_fpga_qsys_sgdma_chain" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "6 cinnabon_fpga_qsys_sgdma_command_grabber " "Found entity 6: cinnabon_fpga_qsys_sgdma_command_grabber" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "7 cinnabon_fpga_qsys_sgdma_m_read " "Found entity 7: cinnabon_fpga_qsys_sgdma_m_read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "8 cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1565 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "9 cinnabon_fpga_qsys_sgdma_m_readfifo " "Found entity 9: cinnabon_fpga_qsys_sgdma_m_readfifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1805 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "14 cinnabon_fpga_qsys_sgdma_m_write " "Found entity 14: cinnabon_fpga_qsys_sgdma_m_write" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "15 cinnabon_fpga_qsys_sgdma_command_fifo " "Found entity 15: cinnabon_fpga_qsys_sgdma_command_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2452 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "16 cinnabon_fpga_qsys_sgdma_desc_address_fifo " "Found entity 16: cinnabon_fpga_qsys_sgdma_desc_address_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2515 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "17 cinnabon_fpga_qsys_sgdma_status_token_fifo " "Found entity 17: cinnabon_fpga_qsys_sgdma_status_token_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2578 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "18 cinnabon_fpga_qsys_sgdma_stream_fifo " "Found entity 18: cinnabon_fpga_qsys_sgdma_stream_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2641 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""} { "Info" "ISGN_ENTITY_NAME" "19 cinnabon_fpga_qsys_sgdma " "Found entity 19: cinnabon_fpga_qsys_sgdma" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pio_0 " "Found entity 1: cinnabon_fpga_qsys_pio_0" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pcie_ip " "Found entity 1: cinnabon_fpga_qsys_pcie_ip" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1583083731823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731824 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1583083731825 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Analysis & Synthesis" 0 -1 1583083731825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8 " "Found entity 1: cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731870 ""} { "Info" "ISGN_ENTITY_NAME" "2 cinnabon_fpga_qsys_pcie_ip_altgx_internal " "Found entity 2: cinnabon_fpga_qsys_pcie_ip_altgx_internal" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731877 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731877 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731877 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cfg_status " "Found entity 1: altpciexpav_stif_cfg_status" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_clksync.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_CHECK_HEADER rx_check_header altpciexpav_lite_app.v(172) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(172): object \"RX_CHECK_HEADER\" differs only in case from object \"rx_check_header\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731915 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX_IDLE rx_idle altpciexpav_lite_app.v(167) " "Verilog HDL Declaration information at altpciexpav_lite_app.v(167): object \"RX_IDLE\" differs only in case from object \"rx_idle\" in the same scope" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583083731916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_lite_app.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_onchip_memory " "Found entity 1: cinnabon_fpga_qsys_onchip_memory" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_J2A_master " "Found entity 1: cinnabon_fpga_qsys_J2A_master" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_J2A_master_p2b_adapter " "Found entity 1: cinnabon_fpga_qsys_J2A_master_p2b_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_p2b_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_J2A_master_b2p_adapter " "Found entity 1: cinnabon_fpga_qsys_J2A_master_b2p_adapter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_j2a_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga_qsys_J2A_master_timing_adt " "Found entity 1: cinnabon_fpga_qsys_J2A_master_timing_adt" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731932 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731932 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/bram1/bram1.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/bram1/bram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram1 " "Found entity 1: bram1" {  } { { "cores/bram1/bram1.v" "" { Text "D:/cinnabon_fpga/cores/bram1/bram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/add/add.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/add/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "cores/add/add.v" "" { Text "D:/cinnabon_fpga/cores/add/add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "cores/nco/synthesis/nco.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083731946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083731946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_madx_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "cores/nco/synthesis/submodules/asj_gam_dp.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "cores/nco/synthesis/submodules/asj_nco_derot.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cores/nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file cores/nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_nco_ii_0 " "Found entity 1: nco_nco_ii_0" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083732621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083732622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ack altpciexpav_stif_app.v(676) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(676): created implicit net for \"txrp_tlp_ack\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 676 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083732622 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cinnabon_fpga_qsys_sgdma.v(1472) " "Verilog HDL or VHDL warning at cinnabon_fpga_qsys_sgdma.v(1472): conditional expression evaluates to a constant" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1472 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1583083732695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinnabon_fpga.v 4 4 " "Using design file cinnabon_fpga.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga " "Found entity 1: cinnabon_fpga" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732844 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv " "Found entity 2: clkdiv" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 385 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732844 ""} { "Info" "ISGN_ENTITY_NAME" "3 adcqreader " "Found entity 3: adcqreader" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732844 ""} { "Info" "ISGN_ENTITY_NAME" "4 heart_beat " "Found entity 4: heart_beat" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083732844 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1583083732844 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cinnabon_fpga " "Elaborating entity \"cinnabon_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583083732848 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "comb cinnabon_fpga.v(244) " "Verilog HDL warning at cinnabon_fpga.v(244): object comb used but never assigned" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 244 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083732849 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phasinc1 cinnabon_fpga.v(245) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(245): object \"phasinc1\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083732849 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phasinc2 cinnabon_fpga.v(246) " "Verilog HDL or VHDL warning at cinnabon_fpga.v(246): object \"phasinc2\" assigned a value but never read" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 246 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083732849 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 1 cinnabon_fpga.v(361) " "Verilog HDL assignment warning at cinnabon_fpga.v(361): truncated value with size 14 to match size of target (1)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083732850 "|cinnabon_fpga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "comb\[0\] 0 cinnabon_fpga.v(244) " "Net \"comb\[0\]\" at cinnabon_fpga.v(244) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG cinnabon_fpga.v(18) " "Output port \"LEDG\" at cinnabon_fpga.v(18) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[3..1\] cinnabon_fpga.v(19) " "Output port \"LEDR\[3..1\]\" at cinnabon_fpga.v(19) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 cinnabon_fpga.v(28) " "Output port \"HEX0\" at cinnabon_fpga.v(28) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 cinnabon_fpga.v(29) " "Output port \"HEX1\" at cinnabon_fpga.v(29) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 cinnabon_fpga.v(30) " "Output port \"HEX2\" at cinnabon_fpga.v(30) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 cinnabon_fpga.v(31) " "Output port \"HEX3\" at cinnabon_fpga.v(31) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 cinnabon_fpga.v(32) " "Output port \"HEX4\" at cinnabon_fpga.v(32) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 cinnabon_fpga.v(33) " "Output port \"HEX5\" at cinnabon_fpga.v(33) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 cinnabon_fpga.v(34) " "Output port \"HEX6\" at cinnabon_fpga.v(34) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 cinnabon_fpga.v(35) " "Output port \"HEX7\" at cinnabon_fpga.v(35) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR cinnabon_fpga.v(51) " "Output port \"DRAM_ADDR\" at cinnabon_fpga.v(51) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA cinnabon_fpga.v(52) " "Output port \"DRAM_BA\" at cinnabon_fpga.v(52) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM cinnabon_fpga.v(58) " "Output port \"DRAM_DQM\" at cinnabon_fpga.v(58) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE cinnabon_fpga.v(66) " "Output port \"SSRAM_BE\" at cinnabon_fpga.v(66) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR cinnabon_fpga.v(83) " "Output port \"FS_ADDR\" at cinnabon_fpga.v(83) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DAC_DB cinnabon_fpga.v(110) " "Output port \"HSMC_DAC_DB\" at cinnabon_fpga.v(110) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT cinnabon_fpga.v(15) " "Output port \"SMA_CLKOUT\" at cinnabon_fpga.v(15) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN cinnabon_fpga.v(39) " "Output port \"LCD_EN\" at cinnabon_fpga.v(39) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON cinnabon_fpga.v(40) " "Output port \"LCD_ON\" at cinnabon_fpga.v(40) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS cinnabon_fpga.v(41) " "Output port \"LCD_RS\" at cinnabon_fpga.v(41) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW cinnabon_fpga.v(42) " "Output port \"LCD_RW\" at cinnabon_fpga.v(42) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK cinnabon_fpga.v(45) " "Output port \"SD_CLK\" at cinnabon_fpga.v(45) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N cinnabon_fpga.v(53) " "Output port \"DRAM_CAS_N\" at cinnabon_fpga.v(53) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE cinnabon_fpga.v(54) " "Output port \"DRAM_CKE\" at cinnabon_fpga.v(54) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK cinnabon_fpga.v(55) " "Output port \"DRAM_CLK\" at cinnabon_fpga.v(55) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N cinnabon_fpga.v(56) " "Output port \"DRAM_CS_N\" at cinnabon_fpga.v(56) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N cinnabon_fpga.v(59) " "Output port \"DRAM_RAS_N\" at cinnabon_fpga.v(59) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N cinnabon_fpga.v(60) " "Output port \"DRAM_WE_N\" at cinnabon_fpga.v(60) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N cinnabon_fpga.v(63) " "Output port \"SSRAM_ADSC_N\" at cinnabon_fpga.v(63) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N cinnabon_fpga.v(64) " "Output port \"SSRAM_ADSP_N\" at cinnabon_fpga.v(64) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732851 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N cinnabon_fpga.v(65) " "Output port \"SSRAM_ADV_N\" at cinnabon_fpga.v(65) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK cinnabon_fpga.v(67) " "Output port \"SSRAM_CLK\" at cinnabon_fpga.v(67) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N cinnabon_fpga.v(68) " "Output port \"SSRAM_GW_N\" at cinnabon_fpga.v(68) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N cinnabon_fpga.v(69) " "Output port \"SSRAM_OE_N\" at cinnabon_fpga.v(69) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N cinnabon_fpga.v(70) " "Output port \"SSRAM_WE_N\" at cinnabon_fpga.v(70) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N cinnabon_fpga.v(71) " "Output port \"SSRAM0_CE_N\" at cinnabon_fpga.v(71) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N cinnabon_fpga.v(72) " "Output port \"SSRAM1_CE_N\" at cinnabon_fpga.v(72) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N cinnabon_fpga.v(75) " "Output port \"FL_CE_N\" at cinnabon_fpga.v(75) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N cinnabon_fpga.v(76) " "Output port \"FL_OE_N\" at cinnabon_fpga.v(76) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N cinnabon_fpga.v(77) " "Output port \"FL_RESET_N\" at cinnabon_fpga.v(77) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N cinnabon_fpga.v(79) " "Output port \"FL_WE_N\" at cinnabon_fpga.v(79) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N cinnabon_fpga.v(80) " "Output port \"FL_WP_N\" at cinnabon_fpga.v(80) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_SCL cinnabon_fpga.v(97) " "Output port \"HSMC_ADA_SCL\" at cinnabon_fpga.v(97) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "POWER_ON cinnabon_fpga.v(117) " "Output port \"POWER_ON\" at cinnabon_fpga.v(117) has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083732852 "|cinnabon_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:u0k " "Elaborating entity \"nco\" for hierarchy \"nco:u0k\"" {  } { { "cinnabon_fpga.v" "u0k" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083732872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco_nco_ii_0 nco:u0k\|nco_nco_ii_0:nco_ii_0 " "Elaborating entity \"nco_nco_ii_0\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\"" {  } { { "cores/nco/synthesis/nco.v" "nco_ii_0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/nco.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083732890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux000" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083732946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733017 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733119 ""}  } { { "cores/nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083733119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p8i " "Found entity 1: add_sub_p8i" {  } { { "db/add_sub_p8i.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_p8i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083733159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083733159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p8i nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_p8i:auto_generated " "Elaborating entity \"add_sub_p8i\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_p8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gam_dp nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008 " "Elaborating entity \"asj_gam_dp\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_gam_dp:ux008\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux008" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_dp_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220 " "Elaborating entity \"asj_nco_as_m_dp_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0220" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "altsyncram_component" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733371 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_c.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_c.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733390 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083733390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1882.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1882.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1882 " "Found entity 1: altsyncram_1882" {  } { { "db/altsyncram_1882.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1882.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083733434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083733434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1882 nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated " "Elaborating entity \"altsyncram_1882\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_1882:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0122" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_sin_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_sin_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733579 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083733579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv91 " "Found entity 1: altsyncram_kv91" {  } { { "db/altsyncram_kv91.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_kv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083733622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083733622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv91 nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_kv91:auto_generated " "Elaborating entity \"altsyncram_kv91\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0122\|altsyncram:altsyncram_component0\|altsyncram_kv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0123" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nco_nco_ii_0_cos_f.hex " "Parameter \"init_file\" = \"nco_nco_ii_0_cos_f.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083733725 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083733725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv91 " "Found entity 1: altsyncram_fv91" {  } { { "db/altsyncram_fv91.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_fv91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083733768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083733768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fv91 nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_fv91:auto_generated " "Elaborating entity \"altsyncram_fv91\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0123\|altsyncram:altsyncram_component0\|altsyncram_fv91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_madx_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1 " "Elaborating entity \"asj_nco_madx_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_madx_cen:m1\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "m1" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mady_cen nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0 " "Elaborating entity \"asj_nco_mady_cen\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "m0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083733922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_derot nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136 " "Elaborating entity \"asj_nco_derot\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_derot:ux0136\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux0136" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_w nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0 " "Elaborating entity \"asj_nco_mob_w\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "blk0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "lpm_add_sub_component" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734144 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mob_w.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083734144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ftk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ftk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ftk " "Found entity 1: add_sub_ftk" {  } { { "db/add_sub_ftk.tdf" "" { Text "D:/cinnabon_fpga/db/add_sub_ftk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083734182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083734182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ftk nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_ftk:auto_generated " "Elaborating entity \"add_sub_ftk\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mob_w:blk0\|lpm_add_sub:lpm_add_sub_component\|add_sub_ftk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "cores/nco/synthesis/submodules/nco_nco_ii_0.v" "ux710isdr" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/nco_nco_ii_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734374 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083734374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_40j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_40j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_40j " "Found entity 1: cntr_40j" {  } { { "db/cntr_40j.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_40j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083734414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083734414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_40j nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_40j:auto_generated " "Elaborating entity \"cntr_40j\" for hierarchy \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_40j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_100 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_100\"" {  } { { "cinnabon_fpga.v" "pll_100" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_100\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\"" {  } { { "cores/pll/pll.v" "altpll_component" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_100\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_100\|altpll:altpll_component\"" {  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_100\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_100\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 5 " "Parameter \"clk2_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734483 ""}  } { { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083734483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083734526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083734526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramwriter ramwriter:rw0 " "Elaborating entity \"ramwriter\" for hierarchy \"ramwriter:rw0\"" {  } { { "cinnabon_fpga.v" "rw0" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(160) " "Verilog HDL assignment warning at ramwriter.v(160): truncated value with size 32 to match size of target (16)" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083734538 "|cinnabon_fpga|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(161) " "Verilog HDL assignment warning at ramwriter.v(161): truncated value with size 32 to match size of target (16)" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083734538 "|cinnabon_fpga|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(162) " "Verilog HDL assignment warning at ramwriter.v(162): truncated value with size 32 to match size of target (16)" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083734539 "|cinnabon_fpga|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ramwriter.v(163) " "Verilog HDL assignment warning at ramwriter.v(163): truncated value with size 32 to match size of target (16)" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083734539 "|cinnabon_fpga|ramwriter:rw0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ramwriter.v(170) " "Verilog HDL assignment warning at ramwriter.v(170): truncated value with size 32 to match size of target (14)" {  } { { "src/ramwriter.v" "" { Text "D:/cinnabon_fpga/src/ramwriter.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083734539 "|cinnabon_fpga|ramwriter:rw0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys cinnabon_fpga_qsys:u0 " "Elaborating entity \"cinnabon_fpga_qsys\" for hierarchy \"cinnabon_fpga_qsys:u0\"" {  } { { "cinnabon_fpga.v" "u0" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_J2A_master cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master " "Elaborating entity \"cinnabon_fpga_qsys_J2A_master\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "j2a_master" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "jtag_phy_embedded_in_jtag_master" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083734720 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083734720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083734732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083735462 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083735462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083735532 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083735532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_J2A_master_timing_adt cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|cinnabon_fpga_qsys_J2A_master_timing_adt:timing_adt " "Elaborating entity \"cinnabon_fpga_qsys_J2A_master_timing_adt\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|cinnabon_fpga_qsys_J2A_master_timing_adt:timing_adt\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "timing_adt" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735646 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready cinnabon_fpga_qsys_J2A_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at cinnabon_fpga_qsys_J2A_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083735647 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|cinnabon_fpga_qsys_J2A_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "b2p" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "p2b" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "transacto" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083735715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_J2A_master_b2p_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|cinnabon_fpga_qsys_J2A_master_b2p_adapter:b2p_adapter " "Elaborating entity \"cinnabon_fpga_qsys_J2A_master_b2p_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|cinnabon_fpga_qsys_J2A_master_b2p_adapter:b2p_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "b2p_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736259 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083736259 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|cinnabon_fpga_qsys_J2A_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083736259 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_J2A_master:j2a_master|cinnabon_fpga_qsys_J2A_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_J2A_master_p2b_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|cinnabon_fpga_qsys_J2A_master_p2b_adapter:p2b_adapter " "Elaborating entity \"cinnabon_fpga_qsys_J2A_master_p2b_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|cinnabon_fpga_qsys_J2A_master_p2b_adapter:p2b_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "p2b_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" "rst_controller" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_J2A_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_onchip_memory cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory " "Elaborating entity \"cinnabon_fpga_qsys_onchip_memory\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "onchip_memory" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "the_altsyncram" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cinnabon_fpga_qsys_onchip_memory.hex " "Parameter \"init_file\" = \"cinnabon_fpga_qsys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083736361 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_onchip_memory.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083736361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5n42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n42 " "Found entity 1: altsyncram_5n42" {  } { { "db/altsyncram_5n42.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_5n42.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083736428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083736428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n42 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated " "Elaborating entity \"altsyncram_5n42\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083736429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "D:/cinnabon_fpga/db/decode_d0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083737326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083737326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|decode_d0b:decode2 " "Elaborating entity \"decode_d0b\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|decode_d0b:decode2\"" {  } { { "db/altsyncram_5n42.tdf" "decode2" { Text "D:/cinnabon_fpga/db/altsyncram_5n42.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fsb " "Found entity 1: mux_fsb" {  } { { "db/mux_fsb.tdf" "" { Text "D:/cinnabon_fpga/db/mux_fsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083737372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083737372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fsb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|mux_fsb:mux4 " "Elaborating entity \"mux_fsb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_5n42:auto_generated\|mux_fsb:mux4\"" {  } { { "db/altsyncram_5n42.tdf" "mux4" { Text "D:/cinnabon_fpga/db/altsyncram_5n42.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pcie_ip cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip " "Elaborating entity \"cinnabon_fpga_qsys_pcie_ip\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "pcie_ip" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "pcie_internal_hip" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737517 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(801) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(801): object pm_event_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 801 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737525 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(803) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(803): object pme_to_cr_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 803 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(817) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(817): object sopc_dlctrllink2 used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 817 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dldataupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dlhdrupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlinhdllp used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlreqphycfg used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphypm used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlrequpfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlreqwake used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlrxecrcchk used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737526 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlsndupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dltxcfgextsy used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxreqpm used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxtyppm used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltypupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dlvcidmap used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidupfc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(838) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(838): object swdn_in_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 838 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(840) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(840): object swup_in_sopc used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 840 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083737527 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737671 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737671 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737673 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737673 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737673 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(270) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(270): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737707 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(421) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(421): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083737708 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083737884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_eop_reg altpciexpav_stif_rx_cntrl.v(289) " "Verilog HDL or VHDL warning at altpciexpav_stif_rx_cntrl.v(289): object \"rx_eop_reg\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083737889 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_rx_cntrl.v(618) " "Verilog HDL Case Statement information at altpciexpav_stif_rx_cntrl.v(618): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 618 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083737895 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altpciexpav_stif_rx_cntrl.v(1030) " "Verilog HDL assignment warning at altpciexpav_stif_rx_cntrl.v(1030): truncated value with size 32 to match size of target (6)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083737901 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083738153 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083738153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_heh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_heh1 " "Found entity 1: altsyncram_heh1" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_heh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_heh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram " "Elaborating entity \"altsyncram_heh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083738500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083738500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083738502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083739643 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(71) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(71): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 71 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083739646 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_p2a_addrtrans.v(93) " "Verilog HDL Case Statement information at altpciexpav_stif_p2a_addrtrans.v(93): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083739648 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083739838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083739853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083739853 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083739853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083739890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083739890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083739891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083739910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083739910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083739912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_leh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_leh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_leh1 " "Found entity 1: altsyncram_leh1" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_leh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083739974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083739974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_leh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram " "Elaborating entity \"altsyncram_leh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083739976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083740837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083740865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083740896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083740911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083740911 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083740911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083740960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083740960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083740962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083740998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741056 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txavl_cntrl.v(460) " "Verilog HDL Case Statement information at altpciexpav_stif_txavl_cntrl.v(460): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083741062 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741263 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 626 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083741263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083741303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083741303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083741318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083741318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vdh1 " "Found entity 1: altsyncram_vdh1" {  } { { "db/altsyncram_vdh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_vdh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083741372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083741372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vdh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram " "Elaborating entity \"altsyncram_vdh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_vdh1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(158) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(158): truncated value with size 32 to match size of target (4)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083741441 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altpciexpav_stif_a2p_fixtrans.v(174) " "Verilog HDL assignment warning at altpciexpav_stif_a2p_fixtrans.v(174): truncated value with size 32 to match size of target (4)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083741441 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_fixtrans:fixtrans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741461 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_txresp_cntrl.v(458) " "Verilog HDL Case Statement information at altpciexpav_stif_txresp_cntrl.v(458): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 458 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083741466 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083741670 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083741670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083741708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083741708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083741728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083741728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1fh1 " "Found entity 1: altsyncram_1fh1" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083741801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083741801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1fh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram " "Elaborating entity \"altsyncram_1fh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083741803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083742040 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 395 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083742040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_reh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_reh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_reh1 " "Found entity 1: altsyncram_reh1" {  } { { "db/altsyncram_reh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_reh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_reh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram " "Elaborating entity \"altsyncram_reh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_reh1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083742389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083742389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083742553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743456 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083743456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083743501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083743501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083743518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083743518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfh1 " "Found entity 1: altsyncram_bfh1" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083743586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083743586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram " "Elaborating entity \"altsyncram_bfh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083743830 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083743830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083743876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083743876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083743970 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_hi altpciexpav_stif_tx_cntrl.v(268) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(268): object \"addr_hi\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083743973 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nph_cred_sub altpciexpav_stif_tx_cntrl.v(285) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(285): object \"nph_cred_sub\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083743973 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txrp_eop altpciexpav_stif_tx_cntrl.v(295) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(295): object \"txrp_eop\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083743974 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_rp_wr altpciexpav_stif_tx_cntrl.v(298) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(298): object \"is_rp_wr\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083743974 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_sop altpciexpav_stif_tx_cntrl.v(301) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(301): object \"rp_tlp_sop\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083743974 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tlp_eop altpciexpav_stif_tx_cntrl.v(302) " "Verilog HDL or VHDL warning at altpciexpav_stif_tx_cntrl.v(302): object \"rp_tlp_eop\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083743974 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(442) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(442): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 442 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083743976 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_tx_cntrl.v(853) " "Verilog HDL Case Statement information at altpciexpav_stif_tx_cntrl.v(853): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 853 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083743982 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altpciexpav_stif_tx_cntrl.v(1043) " "Verilog HDL assignment warning at altpciexpav_stif_tx_cntrl.v(1043): truncated value with size 32 to match size of target (10)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083743985 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744219 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 407 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083744219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083744261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083744281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_meh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_meh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_meh1 " "Found entity 1: altsyncram_meh1" {  } { { "db/altsyncram_meh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_meh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083744341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_meh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram " "Elaborating entity \"altsyncram_meh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_meh1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744393 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rp_tx_fifo_full altpciexpav_stif_control_register.v(167) " "Verilog HDL or VHDL warning at altpciexpav_stif_control_register.v(167): object \"rp_tx_fifo_full\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083744394 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083744499 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 243 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083744499 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744542 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744542 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083744543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083744543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744582 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_irq_reg altpciexpav_stif_cr_interrupt.v(169) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(169): object \"avl_irq_reg\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083744584 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PciComp_Stat_Reg_q2 altpciexpav_stif_cr_interrupt.v(196) " "Verilog HDL or VHDL warning at altpciexpav_stif_cr_interrupt.v(196): object \"PciComp_Stat_Reg_q2\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083744584 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req altpciexpav_stif_cr_interrupt.v(220) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(220): object legacy_irq_req used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 220 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083744584 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "legacy_irq_req_reg altpciexpav_stif_cr_interrupt.v(221) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(221): object legacy_irq_req_reg used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 221 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083744584 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received altpciexpav_stif_cr_interrupt.v(223) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(223): object rp_rxcpl_received used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 223 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083744584 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rp_rxcpl_received_reg altpciexpav_stif_cr_interrupt.v(224) " "Verilog HDL warning at altpciexpav_stif_cr_interrupt.v(224): object rp_rxcpl_received_reg used but never assigned" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 224 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1583083744584 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cfg_status cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat " "Elaborating entity \"altpciexpav_stif_cfg_status\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cfg_status:i_cfg_stat\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_cfg_stat" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 altpciexpav_stif_cfg_status.v(181) " "Verilog HDL assignment warning at altpciexpav_stif_cfg_status.v(181): truncated value with size 40 to match size of target (32)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cfg_status.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083744645 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch1\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pcie_ip_altgx_internal cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"cinnabon_fpga_qsys_pcie_ip_altgx_internal\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "altgx_internal" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component " "Elaborating entity \"cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083744783 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_patterndetect\[0\]\" at cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083744892 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(107) " "Output port \"rx_syncstatus\[0\]\" at cinnabon_fpga_qsys_pcie_ip_altgx_internal.v(107) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083744892 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0 " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083746376 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip_altgx_internal.v" 332 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083746376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "D:/cinnabon_fpga/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083746436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083746436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|cinnabon_fpga_qsys_pcie_ip_altgx_internal:altgx_internal\|cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8:cinnabon_fpga_qsys_pcie_ip_altgx_internal_alt_c3gxb_avh8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "reset_controller_internal" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083746454 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083746454 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746455 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583083746456 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583083746456 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746456 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "pipe_interface_internal" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(284) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(284): truncated value with size 32 to match size of target (8)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(285) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(285): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(286) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(286): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(287) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(287): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(288) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(288): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(289) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(289): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(290) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(290): truncated value with size 32 to match size of target (2)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(459) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(459): truncated value with size 32 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083746505 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(78) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(78) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(79) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(79) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(80) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(80) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(81) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(81) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(82) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(82) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(83) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(83) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(84) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(84) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746506 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(131) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(131) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(132) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(132) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(133) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(133) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(134) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(134) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(135) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(135) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(136) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(136) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(137) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(137) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(151) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(151) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(152) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(152) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(153) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(153) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(154) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(154) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(155) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(155) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(156) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(156) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(157) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(157) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(171) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(171) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(172) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(172) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(173) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(173) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(174) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(174) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(175) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(175) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(176) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(176) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(177) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(177) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(203) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(203) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746507 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(204) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(204) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746508 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(205) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(205) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746508 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(206) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(206) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746508 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(207) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(207) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746508 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(208) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(208) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746508 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(209) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(209) has no driver" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_pipe_interface.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1583083746508 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "rst_controller" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_pio_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pio_0:pio_0 " "Elaborating entity \"cinnabon_fpga_qsys_pio_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pio_0:pio_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "pio_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma " "Elaborating entity \"cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_chain cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_chain\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_chain" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083746626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma:the_control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_control_status_slave_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747337 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083747337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747412 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "D:/cinnabon_fpga/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083747463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083747463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747481 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083747534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083747534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747561 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083747640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083747640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 476 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_descriptor_write_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_command_grabber cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_grabber:the_cinnabon_fpga_qsys_sgdma_command_grabber " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_command_grabber\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_grabber:the_cinnabon_fpga_qsys_sgdma_command_grabber\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_command_grabber" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_read cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_read:the_cinnabon_fpga_qsys_sgdma_m_read " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_read\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_read:the_cinnabon_fpga_qsys_sgdma_m_read\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_read" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747708 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cinnabon_fpga_qsys_sgdma.v(1473) " "Verilog HDL Case Statement information at cinnabon_fpga_qsys_sgdma.v(1473): all case item expressions in this case statement are onehot" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1583083747715 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_m_read:the_cinnabon_fpga_qsys_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_readfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_readfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_readfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083747944 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083747944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1741 " "Found entity 1: scfifo_1741" {  } { { "db/scfifo_1741.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_1741.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083747984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083747984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1741 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated " "Elaborating entity \"scfifo_1741\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083747985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8d41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8d41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8d41 " "Found entity 1: a_dpfifo_8d41" {  } { { "db/a_dpfifo_8d41.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8d41 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo " "Elaborating entity \"a_dpfifo_8d41\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\"" {  } { { "db/scfifo_1741.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_1741.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_peh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_peh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_peh1 " "Found entity 1: altsyncram_peh1" {  } { { "db/altsyncram_peh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_peh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_peh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram " "Elaborating entity \"altsyncram_peh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\"" {  } { { "db/a_dpfifo_8d41.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_8d41.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_8d41.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_8d41.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_m_write cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_m_write\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_m_write" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma " "Elaborating entity \"byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_sixty_four_bit_byteenable_FSM" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "lower_thirty_two_bit_byteenable_FSM" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_write:the_cinnabon_fpga_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma:the_byteenable_gen_which_resides_within_cinnabon_fpga_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_cinnabon_fpga_qsys_sgdma:lower_sixteen_bit_byteenable_FSM\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "lower_sixteen_bit_byteenable_FSM" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_command_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_command_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_command_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748530 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083748541 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083748541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8k31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8k31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8k31 " "Found entity 1: scfifo_8k31" {  } { { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8k31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated " "Elaborating entity \"scfifo_8k31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fq31 " "Found entity 1: a_dpfifo_fq31" {  } { { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fq31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo " "Elaborating entity \"a_dpfifo_fq31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\"" {  } { { "db/scfifo_8k31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ndh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ndh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ndh1 " "Found entity 1: altsyncram_ndh1" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ndh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram " "Elaborating entity \"altsyncram_ndh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\"" {  } { { "db/a_dpfifo_fq31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_fq31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_fq31.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083748850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083748850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_fq31.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_desc_address_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_desc_address_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_desc_address_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083748865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749042 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749042 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083749042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2553 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "D:/cinnabon_fpga/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_desc_address_fifo:the_cinnabon_fpga_qsys_sgdma_desc_address_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_status_token_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_status_token_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_status_token_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749349 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083749349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pi31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pi31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pi31 " "Found entity 1: scfifo_pi31" {  } { { "db/scfifo_pi31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_pi31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pi31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated " "Elaborating entity \"scfifo_pi31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0p31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0p31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0p31 " "Found entity 1: a_dpfifo_0p31" {  } { { "db/a_dpfifo_0p31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_0p31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0p31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo " "Elaborating entity \"a_dpfifo_0p31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\"" {  } { { "db/scfifo_pi31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_pi31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pah1 " "Found entity 1: altsyncram_pah1" {  } { { "db/altsyncram_pah1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_pah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pah1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram " "Elaborating entity \"altsyncram_pah1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_status_token_fifo:the_cinnabon_fpga_qsys_sgdma_status_token_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_pi31:auto_generated\|a_dpfifo_0p31:dpfifo\|altsyncram_pah1:FIFOram\"" {  } { { "db/a_dpfifo_0p31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_0p31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_sgdma_stream_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo " "Elaborating entity \"cinnabon_fpga_qsys_sgdma_stream_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "the_cinnabon_fpga_qsys_sgdma_stream_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083749675 ""}  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083749675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5j31 " "Found entity 1: scfifo_5j31" {  } { { "db/scfifo_5j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_5j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5j31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated " "Elaborating entity \"scfifo_5j31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_cp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cp31 " "Found entity 1: a_dpfifo_cp31" {  } { { "db/a_dpfifo_cp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cp31 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo " "Elaborating entity \"a_dpfifo_cp31\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\"" {  } { { "db/scfifo_5j31.tdf" "dpfifo" { Text "D:/cinnabon_fpga/db/scfifo_5j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hbh1 " "Found entity 1: altsyncram_hbh1" {  } { { "db/altsyncram_hbh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_hbh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hbh1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram " "Elaborating entity \"altsyncram_hbh1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\"" {  } { { "db/a_dpfifo_cp31.tdf" "FIFOram" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "D:/cinnabon_fpga/db/cmpr_909.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_cp31.tdf" "almost_full_comparer" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_cp31.tdf" "two_comparison" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_3s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_cp31.tdf" "usedw_counter" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_nrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083749967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083749967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_cp31.tdf" "wr_ptr" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "mm_interconnect_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083749982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_read_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_write_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:j2a_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:j2a_master_master_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "j2a_master_master_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pcie_ip_bar1_0_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_read_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_read_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_m_write_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_write_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:j2a_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:j2a_master_master_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "j2a_master_master_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_read_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_read_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_descriptor_write_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_descriptor_write_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083750715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083751822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083751896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083751924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083751954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pcie_ip_txs_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083751994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pcie_ip_txs_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_txs_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 1997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router\|cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router:router\|cinnabon_fpga_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_003 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_003\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_003" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003\|cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_003:router_003\|cinnabon_fpga_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_003.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_004 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_004\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_004:router_004\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_004" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_004:router_004\|cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_004:router_004\|cinnabon_fpga_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_004.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_006 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_006\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_006" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006\|cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_006:router_006\|cinnabon_fpga_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_007 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_007\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_007" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007\|cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_007:router_007\|cinnabon_fpga_qsys_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_008 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_008\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_008:router_008\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "router_008" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_008:router_008\|cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_router_008:router_008\|cinnabon_fpga_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_router_008.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pcie_ip_bar1_0_limiter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_limiter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:sgdma_m_read_limiter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "sgdma_m_read_limiter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083752494 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083752673 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pio_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_demux_003" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "rsp_mux_003" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pcie_ip_bar1_0_to_pio_0_s1_cmd_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083752991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:j2a_master_master_to_onchip_memory_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:j2a_master_master_to_onchip_memory_s1_cmd_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "j2a_master_master_to_onchip_memory_s1_cmd_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083753051 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:j2a_master_master_to_onchip_memory_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_to_j2a_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_to_j2a_master_master_rsp_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "onchip_memory_s1_to_j2a_master_master_rsp_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 3135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083753153 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083753154 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083753154 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pio_0_s1_to_pcie_ip_bar1_0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_0:mm_interconnect_0\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "mm_interconnect_1" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "sgdma_csr_translator" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:pcie_ip_bar2_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_bar2_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pcie_ip_cra_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:pcie_ip_cra_agent\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_agent" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:pcie_ip_cra_agent_rsp_fifo\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_agent_rsp_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "router" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router\|cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router:router\|cinnabon_fpga_qsys_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router_001 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_001\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "router_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_router_001:router_001\|cinnabon_fpga_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:pcie_ip_bar2_limiter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_bar2_limiter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083753921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 altera_merlin_burst_adapter_13_1.sv(790) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(790): truncated value with size 10 to match size of target (1)" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083753929 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:pcie_ip_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "cmd_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "cmd_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "rsp_demux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|cinnabon_fpga_qsys_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "rsp_mux" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_rsp_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083754377 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083754379 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1583083754379 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:pcie_ip_cra_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:pcie_ip_cra_cmd_width_adapter\"" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" "pcie_ip_cra_cmd_width_adapter" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_mm_interconnect_1.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinnabon_fpga_qsys_irq_mapper cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_irq_mapper:irq_mapper " "Elaborating entity \"cinnabon_fpga_qsys_irq_mapper\" for hierarchy \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_irq_mapper:irq_mapper\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "irq_mapper" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "rst_controller" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"cinnabon_fpga_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "rst_controller_001" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:cd " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:cd\"" {  } { { "cinnabon_fpga.v" "cd" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 cinnabon_fpga.v(400) " "Verilog HDL assignment warning at cinnabon_fpga.v(400): truncated value with size 32 to match size of target (31)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083754816 "|cinnabon_fpga|clkdiv:cd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "cinnabon_fpga.v" "heart_beat_clk50" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cinnabon_fpga.v(447) " "Verilog HDL assignment warning at cinnabon_fpga.v(447): truncated value with size 32 to match size of target (26)" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1583083754907 "|cinnabon_fpga|heart_beat:heart_beat_clk50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcqreader adcqreader:aqr " "Elaborating entity \"adcqreader\" for hierarchy \"adcqreader:aqr\"" {  } { { "cinnabon_fpga.v" "aqr" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083754963 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583083759289 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 505 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583083759289 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1583083759292 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 187 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759320 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 205 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759320 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583083759320 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1583083759322 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 164 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1583083759378 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1583083759378 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583083760288 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.03.01.12:29:24 Progress: Loading sld2a67e9c5/alt_sld_fab_wrapper_hw.tcl " "2020.03.01.12:29:24 Progress: Loading sld2a67e9c5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083764043 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083766907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083767056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083770596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083770740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083770887 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083771052 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083771056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083771057 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583083771750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2a67e9c5/alt_sld_fab.v" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083772000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083772084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083772097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083772165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772260 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083772260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/cinnabon_fpga/db/ip/sld2a67e9c5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083772334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083772334 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\|q_b\[68\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_5j31:auto_generated\|a_dpfifo_cp31:dpfifo\|altsyncram_hbh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_hbh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_hbh1.tdf" 2216 2 0 } } { "db/a_dpfifo_cp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_cp31.tdf" 46 2 0 } } { "db/scfifo_5j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_5j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2679 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3059 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_stream_fifo:the_cinnabon_fpga_qsys_sgdma_stream_fifo|scfifo:cinnabon_fpga_qsys_sgdma_stream_fifo_stream_fifo|scfifo_5j31:auto_generated|a_dpfifo_cp31:dpfifo|altsyncram_hbh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[0\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 40 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[1\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 72 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[2\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 104 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[32\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 1064 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[33\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 1096 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[34\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 1128 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[80\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2600 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[81\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2632 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[82\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2664 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[83\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2696 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[84\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2728 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[85\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2760 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[86\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2792 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[87\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2824 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[88\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2856 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[89\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2888 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[90\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2920 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[91\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2952 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[92\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 2984 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[93\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3016 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[94\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3048 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[95\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3080 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[96\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3112 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[99\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3208 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[100\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3240 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[101\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3272 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[102\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3304 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[103\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo\|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo\|scfifo_8k31:auto_generated\|a_dpfifo_fq31:dpfifo\|altsyncram_ndh1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_ndh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_ndh1.tdf" 3336 2 0 } } { "db/a_dpfifo_fq31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_fq31.tdf" 44 2 0 } } { "db/scfifo_8k31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8k31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2490 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 3015 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_command_fifo:the_cinnabon_fpga_qsys_sgdma_command_fifo|scfifo:cinnabon_fpga_qsys_sgdma_command_fifo_command_fifo|scfifo_8k31:auto_generated|a_dpfifo_fq31:dpfifo|altsyncram_ndh1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\|q_b\[68\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo\|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_1741:auto_generated\|a_dpfifo_8d41:dpfifo\|altsyncram_peh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_peh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_peh1.tdf" 2216 2 0 } } { "db/a_dpfifo_8d41.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_8d41.tdf" 47 2 0 } } { "db/scfifo_1741.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_1741.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1607 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1707 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 2970 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 448 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_sgdma:sgdma|cinnabon_fpga_qsys_sgdma_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo|cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo:the_cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo|scfifo:cinnabon_fpga_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_1741:auto_generated|a_dpfifo_8d41:dpfifo|altsyncram_peh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_bfh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_bfh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_bfh1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 436 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_bfh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_1fh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1fh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_1fh1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 345 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 681 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_1fh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 448 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_leh1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_leh1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_leh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_leh1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 315 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_leh1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_heh1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\] " "Synthesized away node \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_heh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_heh1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_heh1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "D:/cinnabon_fpga/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "D:/cinnabon_fpga/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 363 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 295 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_app.v" 575 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3256 0 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_pcie_ip.v" 2170 0 0 } } { "cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/cinnabon_fpga_qsys.v" 405 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 350 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083774088 "|cinnabon_fpga|cinnabon_fpga_qsys:u0|cinnabon_fpga_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_heh1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1583083774088 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1583083774088 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|cinnabon_fpga\|cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|cinnabon_fpga\|cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083785256 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1583083788094 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083788094 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583083788094 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult1\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "Mult1" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083788097 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|Mult0\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "Mult0" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083788097 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1583083788097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083788130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_J2A_master:j2a_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083788130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qtg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qtg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qtg1 " "Found entity 1: altsyncram_qtg1" {  } { { "db/altsyncram_qtg1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_qtg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083788170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083788170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083788294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"cinnabon_fpga_qsys:u0\|cinnabon_fpga_qsys_sgdma:sgdma\|cinnabon_fpga_qsys_sgdma_chain:the_cinnabon_fpga_qsys_sgdma_chain\|descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma:the_descriptor_read_which_resides_within_cinnabon_fpga_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788294 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083788294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon_fpga/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083788334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083788334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "D:/cinnabon_fpga/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083788388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083788388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083788438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083788438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "D:/cinnabon_fpga/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083788487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083788487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1\"" {  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083788532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1 " "Instantiated megafunction \"nco:u0k\|nco_nco_ii_0:nco_ii_0\|asj_nco_mady_cen:m0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583083788532 ""}  } { { "cores/nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/cores/nco/synthesis/submodules/asj_nco_mady_cen.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583083788532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_6at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_6at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_6at " "Found entity 1: mult_6at" {  } { { "db/mult_6at.tdf" "" { Text "D:/cinnabon_fpga/db/mult_6at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583083788570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083788570 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "22 " "22 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583083789678 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1583083789969 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1583083789969 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 57 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "bidirectional pin \"FS_DQ\[0\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "bidirectional pin \"FS_DQ\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "bidirectional pin \"FS_DQ\[2\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "bidirectional pin \"FS_DQ\[3\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "bidirectional pin \"FS_DQ\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "bidirectional pin \"FS_DQ\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "bidirectional pin \"FS_DQ\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "bidirectional pin \"FS_DQ\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "bidirectional pin \"FS_DQ\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "bidirectional pin \"FS_DQ\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "bidirectional pin \"FS_DQ\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "bidirectional pin \"FS_DQ\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "bidirectional pin \"FS_DQ\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "bidirectional pin \"FS_DQ\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "bidirectional pin \"FS_DQ\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "bidirectional pin \"FS_DQ\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "bidirectional pin \"FS_DQ\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "bidirectional pin \"FS_DQ\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "bidirectional pin \"FS_DQ\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "bidirectional pin \"FS_DQ\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "bidirectional pin \"FS_DQ\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "bidirectional pin \"FS_DQ\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "bidirectional pin \"FS_DQ\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "bidirectional pin \"FS_DQ\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "bidirectional pin \"FS_DQ\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "bidirectional pin \"FS_DQ\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "bidirectional pin \"FS_DQ\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "bidirectional pin \"FS_DQ\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "bidirectional pin \"FS_DQ\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "bidirectional pin \"FS_DQ\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "bidirectional pin \"FS_DQ\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "bidirectional pin \"FS_DQ\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_ADA_SDA " "bidirectional pin \"HSMC_ADA_SDA\" has no driver" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 98 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583083789969 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1583083789969 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[2\] GND pin " "The pin \"GPIO\[2\]\" is fed by GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1583083789971 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[3\] VCC pin " "The pin \"GPIO\[3\]\" is fed by VCC" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1583083789971 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1583083789971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 76 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 215 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 968 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 752 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/cinnabon_fpga_qsys_sgdma.v" 1472 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 654 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3776 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 511 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "D:/cinnabon_fpga/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1583083790077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1583083790078 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083796395 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083796395 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1583083796395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_SCL GND " "Pin \"HSMC_ADA_SCL\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_ADA_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_OEB_A GND " "Pin \"HSMC_ADC_OEB_A\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADC_OEB_B GND " "Pin \"HSMC_ADC_OEB_B\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[0\] GND " "Pin \"HSMC_DAC_DB\[0\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[1\] GND " "Pin \"HSMC_DAC_DB\[1\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[2\] GND " "Pin \"HSMC_DAC_DB\[2\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[3\] GND " "Pin \"HSMC_DAC_DB\[3\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[4\] GND " "Pin \"HSMC_DAC_DB\[4\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[5\] GND " "Pin \"HSMC_DAC_DB\[5\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[6\] GND " "Pin \"HSMC_DAC_DB\[6\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[7\] GND " "Pin \"HSMC_DAC_DB\[7\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[8\] GND " "Pin \"HSMC_DAC_DB\[8\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[9\] GND " "Pin \"HSMC_DAC_DB\[9\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[10\] GND " "Pin \"HSMC_DAC_DB\[10\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[11\] GND " "Pin \"HSMC_DAC_DB\[11\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[12\] GND " "Pin \"HSMC_DAC_DB\[12\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_DB\[13\] GND " "Pin \"HSMC_DAC_DB\[13\]\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DAC_MODE VCC " "Pin \"HSMC_DAC_MODE\" is stuck at VCC" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|HSMC_DAC_MODE"} { "Warning" "WMLS_MLS_STUCK_PIN" "POWER_ON GND " "Pin \"POWER_ON\" is stuck at GND" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1583083796398 "|cinnabon_fpga|POWER_ON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1583083796398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083797079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "903 " "903 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583083803317 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add 3 " "Ignored 3 assignments for entity \"add\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583083803875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.1 -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583083803875 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity add -sip cores/add/add.sip -library lib_add was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1583083803875 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1583083803875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cinnabon_fpga/cinnabon_fpga.map.smsg " "Generated suppressed messages file D:/cinnabon_fpga/cinnabon_fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083804854 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 2 0 0 " "Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583083807970 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583083807970 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 322 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1583083808523 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"pll:pll_100\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/cinnabon_fpga/db/pll_altpll.v" 49 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "cores/pll/pll.v" "" { Text "D:/cinnabon_fpga/cores/pll/pll.v" 112 0 0 } } { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 322 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1583083808523 ""}
{ "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FS_ADDR\[0\] " "Ignored Virtual Pin assignment to \"FS_ADDR\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Analysis & Synthesis" 0 -1 1583083808635 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "45 " "Design contains 45 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[0\] " "No output dependent on input pin \"HSMC_ADC_DA\[0\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[1\] " "No output dependent on input pin \"HSMC_ADC_DA\[1\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[2\] " "No output dependent on input pin \"HSMC_ADC_DA\[2\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[3\] " "No output dependent on input pin \"HSMC_ADC_DA\[3\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[4\] " "No output dependent on input pin \"HSMC_ADC_DA\[4\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[5\] " "No output dependent on input pin \"HSMC_ADC_DA\[5\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[6\] " "No output dependent on input pin \"HSMC_ADC_DA\[6\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[7\] " "No output dependent on input pin \"HSMC_ADC_DA\[7\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[8\] " "No output dependent on input pin \"HSMC_ADC_DA\[8\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[9\] " "No output dependent on input pin \"HSMC_ADC_DA\[9\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[10\] " "No output dependent on input pin \"HSMC_ADC_DA\[10\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[11\] " "No output dependent on input pin \"HSMC_ADC_DA\[11\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[12\] " "No output dependent on input pin \"HSMC_ADC_DA\[12\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_DA\[13\] " "No output dependent on input pin \"HSMC_ADC_DA\[13\]\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_DA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_OTR_A " "No output dependent on input pin \"HSMC_ADC_OTR_A\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_OTR_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADC_OTR_B " "No output dependent on input pin \"HSMC_ADC_OTR_B\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_ADC_OTR_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_OSC_SMA_ADC4 " "No output dependent on input pin \"HSMC_OSC_SMA_ADC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_OSC_SMA_ADC4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_SMA_DAC4 " "No output dependent on input pin \"HSMC_SMA_DAC4\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583083809126 "|cinnabon_fpga|HSMC_SMA_DAC4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583083809126 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10918 " "Implemented 10918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583083809127 ""} { "Info" "ICUT_CUT_TM_OPINS" "200 " "Implemented 200 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583083809127 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "115 " "Implemented 115 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583083809127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9490 " "Implemented 9490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583083809127 ""} { "Info" "ICUT_CUT_TM_RAMS" "1033 " "Implemented 1033 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583083809127 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1583083809127 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583083809127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583083809127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 635 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 635 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5200 " "Peak virtual memory: 5200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583083809345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 01 12:30:09 2020 " "Processing ended: Sun Mar 01 12:30:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583083809345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583083809345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:41 " "Total CPU time (on all processors): 00:01:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583083809345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583083809345 ""}
