INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_SR/project_SR.srcs/sources_1/new/SR_FF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/HDL_PRAC/project_SR/project_SR.srcs/sim_1/new/tb_sr_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sr_ff
