<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86FixupSetCC.cpp source code [llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86FixupSetCC.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86FixupSetCC.cpp.html'>X86FixupSetCC.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===---- X86FixupSetCC.cpp - optimize usage of LEA instructions ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file defines a pass that fixes zero-extension of setcc patterns.</i></td></tr>
<tr><th id="10">10</th><td><i>// X86 setcc instructions are modeled to have no input arguments, and a single</i></td></tr>
<tr><th id="11">11</th><td><i>// GR8 output argument. This is consistent with other similar instructions</i></td></tr>
<tr><th id="12">12</th><td><i>// (e.g. movb), but means it is impossible to directly generate a setcc into</i></td></tr>
<tr><th id="13">13</th><td><i>// the lower GR8 of a specified GR32.</i></td></tr>
<tr><th id="14">14</th><td><i>// This means that ISel must select (zext (setcc)) into something like</i></td></tr>
<tr><th id="15">15</th><td><i>// seta %al; movzbl %al, %eax.</i></td></tr>
<tr><th id="16">16</th><td><i>// Unfortunately, this can cause a stall due to the partial register write</i></td></tr>
<tr><th id="17">17</th><td><i>// performed by the setcc. Instead, we can use:</i></td></tr>
<tr><th id="18">18</th><td><i>// xor %eax, %eax; seta %al</i></td></tr>
<tr><th id="19">19</th><td><i>// This both avoids the stall, and encodes shorter.</i></td></tr>
<tr><th id="20">20</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"x86-fixup-setcc"</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumSubstZexts = {&quot;x86-fixup-setcc&quot;, &quot;NumSubstZexts&quot;, &quot;Number of setcc + zext pairs substituted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSubstZexts" title='NumSubstZexts' data-ref="NumSubstZexts" data-ref-filename="NumSubstZexts">NumSubstZexts</dfn>, <q>"Number of setcc + zext pairs substituted"</q>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><b>namespace</b> {</td></tr>
<tr><th id="37">37</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86FixupSetCCPass" title='(anonymous namespace)::X86FixupSetCCPass' data-ref="(anonymousnamespace)::X86FixupSetCCPass" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass">X86FixupSetCCPass</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="38">38</th><td><b>public</b>:</td></tr>
<tr><th id="39">39</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::X86FixupSetCCPass::ID" title='(anonymous namespace)::X86FixupSetCCPass::ID' data-type='char' data-ref="(anonymousnamespace)::X86FixupSetCCPass::ID" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..ID">ID</dfn>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev" title='(anonymous namespace)::X86FixupSetCCPass::X86FixupSetCCPass' data-type='void (anonymous namespace)::X86FixupSetCCPass::X86FixupSetCCPass()' data-ref="_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev">X86FixupSetCCPass</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::X86FixupSetCCPass::ID" title='(anonymous namespace)::X86FixupSetCCPass::ID' data-use='a' data-ref="(anonymousnamespace)::X86FixupSetCCPass::ID" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..ID">ID</a>) {}</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_117X86FixupSetCCPass11getPassNameEv" title='(anonymous namespace)::X86FixupSetCCPass::getPassName' data-type='llvm::StringRef (anonymous namespace)::X86FixupSetCCPass::getPassName() const' data-ref="_ZNK12_GLOBAL__N_117X86FixupSetCCPass11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_117X86FixupSetCCPass11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 Fixup SetCC"</q>; }</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86FixupSetCCPass::runOnMachineFunction' data-type='bool (anonymous namespace)::X86FixupSetCCPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF" data-ref-filename="1MF">MF</dfn>) override;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>private</b>:</td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86FixupSetCCPass::MRI" title='(anonymous namespace)::X86FixupSetCCPass::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::X86FixupSetCCPass::MRI" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="49">49</th><td>  <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86FixupSetCCPass::TII" title='(anonymous namespace)::X86FixupSetCCPass::TII' data-type='const llvm::X86InstrInfo *' data-ref="(anonymousnamespace)::X86FixupSetCCPass::TII" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <b>enum</b> { <dfn class="tu enum" id="(anonymousnamespace)::X86FixupSetCCPass::SearchBound" title='(anonymous namespace)::X86FixupSetCCPass::SearchBound' data-type='16' data-ref="(anonymousnamespace)::X86FixupSetCCPass::SearchBound" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..SearchBound">SearchBound</dfn> = <var>16</var> };</td></tr>
<tr><th id="52">52</th><td>};</td></tr>
<tr><th id="53">53</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::X86FixupSetCCPass" title='(anonymous namespace)::X86FixupSetCCPass' data-ref="(anonymousnamespace)::X86FixupSetCCPass" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass">X86FixupSetCCPass</a>::<dfn class="tu decl def" id="(anonymousnamespace)::X86FixupSetCCPass::ID" title='(anonymous namespace)::X86FixupSetCCPass::ID' data-type='char' data-ref="(anonymousnamespace)::X86FixupSetCCPass::ID" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeX86FixupSetCCPassPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;x86-fixup-setcc&quot;, &quot;x86-fixup-setcc&quot;, &amp;X86FixupSetCCPass::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;X86FixupSetCCPass&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeX86FixupSetCCPassPassFlag; void llvm::initializeX86FixupSetCCPassPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeX86FixupSetCCPassPassFlag, initializeX86FixupSetCCPassPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::X86FixupSetCCPass" title='(anonymous namespace)::X86FixupSetCCPass' data-ref="(anonymousnamespace)::X86FixupSetCCPass" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass">X86FixupSetCCPass</a>, <a class="macro" href="#32" title="&quot;x86-fixup-setcc&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="macro" href="#32" title="&quot;x86-fixup-setcc&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm19createX86FixupSetCCEv" title='llvm::createX86FixupSetCC' data-ref="_ZN4llvm19createX86FixupSetCCEv" data-ref-filename="_ZN4llvm19createX86FixupSetCCEv">createX86FixupSetCC</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86FixupSetCCPass" title='(anonymous namespace)::X86FixupSetCCPass' data-ref="(anonymousnamespace)::X86FixupSetCCPass" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass">X86FixupSetCCPass</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev" title='(anonymous namespace)::X86FixupSetCCPass::X86FixupSetCCPass' data-use='c' data-ref="_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev" data-ref-filename="_ZN12_GLOBAL__N_117X86FixupSetCCPassC1Ev">(</a>); }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86FixupSetCCPass" title='(anonymous namespace)::X86FixupSetCCPass' data-ref="(anonymousnamespace)::X86FixupSetCCPass" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass">X86FixupSetCCPass</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86FixupSetCCPass::runOnMachineFunction' data-type='bool (anonymous namespace)::X86FixupSetCCPass::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_117X86FixupSetCCPass20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF" data-ref-filename="2MF">MF</dfn>) {</td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="local col3 decl" id="3Changed" title='Changed' data-type='bool' data-ref="3Changed" data-ref-filename="3Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="63">63</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::MRI" title='(anonymous namespace)::X86FixupSetCCPass::MRI' data-use='w' data-ref="(anonymousnamespace)::X86FixupSetCCPass::MRI" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..MRI">MRI</a> = &amp;<a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="64">64</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::TII" title='(anonymous namespace)::X86FixupSetCCPass::TII' data-use='w' data-ref="(anonymousnamespace)::X86FixupSetCCPass::TII" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..TII">TII</a> = <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="4ToErase" title='ToErase' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="4ToErase" data-ref-filename="4ToErase">ToErase</dfn>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB" data-ref-filename="5MBB">MBB</dfn> : <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>) {</td></tr>
<tr><th id="69">69</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="6FlagsDefMI" title='FlagsDefMI' data-type='llvm::MachineInstr *' data-ref="6FlagsDefMI" data-ref-filename="6FlagsDefMI">FlagsDefMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="70">70</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI" data-ref-filename="7MI">MI</dfn> : <a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB" data-ref-filename="5MBB">MBB</a>) {</td></tr>
<tr><th id="71">71</th><td>      <i>// Remember the most recent preceding eflags defining instruction.</i></td></tr>
<tr><th id="72">72</th><td>      <b>if</b> (<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>))</td></tr>
<tr><th id="73">73</th><td>        <a class="local col6 ref" href="#6FlagsDefMI" title='FlagsDefMI' data-ref="6FlagsDefMI" data-ref-filename="6FlagsDefMI">FlagsDefMI</a> = &amp;<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>;</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>      <i>// Find a setcc that is used by a zext.</i></td></tr>
<tr><th id="76">76</th><td><i>      // This doesn't have to be the only use, the transformation is safe</i></td></tr>
<tr><th id="77">77</th><td><i>      // regardless.</i></td></tr>
<tr><th id="78">78</th><td>      <b>if</b> (<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETCCr" title='llvm::X86::SETCCr' data-ref="llvm::X86::SETCCr" data-ref-filename="llvm..X86..SETCCr">SETCCr</a>)</td></tr>
<tr><th id="79">79</th><td>        <b>continue</b>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="8ZExt" title='ZExt' data-type='llvm::MachineInstr *' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="82">82</th><td>      <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="9Use" title='Use' data-type='llvm::MachineInstr &amp;' data-ref="9Use" data-ref-filename="9Use">Use</dfn> : <a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::MRI" title='(anonymous namespace)::X86FixupSetCCPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FixupSetCCPass::MRI" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="83">83</th><td>        <b>if</b> (<a class="local col9 ref" href="#9Use" title='Use' data-ref="9Use" data-ref-filename="9Use">Use</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr8" title='llvm::X86::MOVZX32rr8' data-ref="llvm::X86::MOVZX32rr8" data-ref-filename="llvm..X86..MOVZX32rr8">MOVZX32rr8</a>)</td></tr>
<tr><th id="84">84</th><td>          <a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a> = &amp;<a class="local col9 ref" href="#9Use" title='Use' data-ref="9Use" data-ref-filename="9Use">Use</a>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>      <b>if</b> (!<a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>)</td></tr>
<tr><th id="87">87</th><td>        <b>continue</b>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>      <b>if</b> (!<a class="local col6 ref" href="#6FlagsDefMI" title='FlagsDefMI' data-ref="6FlagsDefMI" data-ref-filename="6FlagsDefMI">FlagsDefMI</a>)</td></tr>
<tr><th id="90">90</th><td>        <b>continue</b>;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>      <i>// We'd like to put something that clobbers eflags directly before</i></td></tr>
<tr><th id="93">93</th><td><i>      // FlagsDefMI. This can't hurt anything after FlagsDefMI, because</i></td></tr>
<tr><th id="94">94</th><td><i>      // it, itself, by definition, clobbers eflags. But it may happen that</i></td></tr>
<tr><th id="95">95</th><td><i>      // FlagsDefMI also *uses* eflags, in which case the transformation is</i></td></tr>
<tr><th id="96">96</th><td><i>      // invalid.</i></td></tr>
<tr><th id="97">97</th><td>      <b>if</b> (<a class="local col6 ref" href="#6FlagsDefMI" title='FlagsDefMI' data-ref="6FlagsDefMI" data-ref-filename="6FlagsDefMI">FlagsDefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>))</td></tr>
<tr><th id="98">98</th><td>        <b>continue</b>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>      <i>// On 32-bit, we need to be careful to force an ABCD register.</i></td></tr>
<tr><th id="101">101</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="10RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="10RC" data-ref-filename="10RC">RC</dfn> = <a class="local col2 ref" href="#2MF" title='MF' data-ref="2MF" data-ref-filename="2MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;().<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()</td></tr>
<tr><th id="102">102</th><td>                                          ? &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a></td></tr>
<tr><th id="103">103</th><td>                                          : &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_ABCDRegClass" title='llvm::X86::GR32_ABCDRegClass' data-ref="llvm::X86::GR32_ABCDRegClass" data-ref-filename="llvm..X86..GR32_ABCDRegClass">GR32_ABCDRegClass</a>;</td></tr>
<tr><th id="104">104</th><td>      <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::MRI" title='(anonymous namespace)::X86FixupSetCCPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FixupSetCCPass::MRI" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC" data-ref-filename="10RC">RC</a>)) {</td></tr>
<tr><th id="105">105</th><td>        <i>// If we cannot constrain the register, we would need an additional copy</i></td></tr>
<tr><th id="106">106</th><td><i>        // and are better off keeping the MOVZX32rr8 we have now.</i></td></tr>
<tr><th id="107">107</th><td>        <b>continue</b>;</td></tr>
<tr><th id="108">108</th><td>      }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>      <a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEv" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEv" data-ref-filename="_ZN4llvm13NoopStatisticppEv">++</a><a class="ref" href="#34" title='NumSubstZexts' data-ref="NumSubstZexts" data-ref-filename="NumSubstZexts">NumSubstZexts</a>;</td></tr>
<tr><th id="111">111</th><td>      <a class="local col3 ref" href="#3Changed" title='Changed' data-ref="3Changed" data-ref-filename="3Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>      <i>// Initialize a register with 0. This must go before the eflags def</i></td></tr>
<tr><th id="114">114</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="11ZeroReg" title='ZeroReg' data-type='llvm::Register' data-ref="11ZeroReg" data-ref-filename="11ZeroReg">ZeroReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::MRI" title='(anonymous namespace)::X86FixupSetCCPass::MRI' data-use='r' data-ref="(anonymousnamespace)::X86FixupSetCCPass::MRI" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col0 ref" href="#10RC" title='RC' data-ref="10RC" data-ref-filename="10RC">RC</a>);</td></tr>
<tr><th id="115">115</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#5MBB" title='MBB' data-ref="5MBB" data-ref-filename="5MBB">MBB</a></span>, <a class="local col6 ref" href="#6FlagsDefMI" title='FlagsDefMI' data-ref="6FlagsDefMI" data-ref-filename="6FlagsDefMI">FlagsDefMI</a>, <a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::TII" title='(anonymous namespace)::X86FixupSetCCPass::TII' data-use='r' data-ref="(anonymousnamespace)::X86FixupSetCCPass::TII" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r0" title='llvm::X86::MOV32r0' data-ref="llvm::X86::MOV32r0" data-ref-filename="llvm..X86..MOV32r0">MOV32r0</a>),</td></tr>
<tr><th id="116">116</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#11ZeroReg" title='ZeroReg' data-ref="11ZeroReg" data-ref-filename="11ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>      <i>// X86 setcc only takes an output GR8, so fake a GR32 input by inserting</i></td></tr>
<tr><th id="119">119</th><td><i>      // the setcc result into the low byte of the zeroed register.</i></td></tr>
<tr><th id="120">120</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>, <a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="121">121</th><td>              <a class="tu member field" href="#(anonymousnamespace)::X86FixupSetCCPass::TII" title='(anonymous namespace)::X86FixupSetCCPass::TII' data-use='r' data-ref="(anonymousnamespace)::X86FixupSetCCPass::TII" data-ref-filename="(anonymousnamespace)..X86FixupSetCCPass..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSERT_SUBREG" title='llvm::X86::INSERT_SUBREG' data-ref="llvm::X86::INSERT_SUBREG" data-ref-filename="llvm..X86..INSERT_SUBREG">INSERT_SUBREG</a>), <a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="122">122</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#11ZeroReg" title='ZeroReg' data-ref="11ZeroReg" data-ref-filename="11ZeroReg">ZeroReg</a>)</td></tr>
<tr><th id="123">123</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="124">124</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a>);</td></tr>
<tr><th id="125">125</th><td>      <a class="local col4 ref" href="#4ToErase" title='ToErase' data-ref="4ToErase" data-ref-filename="4ToErase">ToErase</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#8ZExt" title='ZExt' data-ref="8ZExt" data-ref-filename="8ZExt">ZExt</a>);</td></tr>
<tr><th id="126">126</th><td>    }</td></tr>
<tr><th id="127">127</th><td>  }</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="12I" title='I' data-type='llvm::MachineInstr *&amp;' data-ref="12I" data-ref-filename="12I">I</dfn> : <a class="local col4 ref" href="#4ToErase" title='ToErase' data-ref="4ToErase" data-ref-filename="4ToErase">ToErase</a>)</td></tr>
<tr><th id="130">130</th><td>    <a class="local col2 ref" href="#12I" title='I' data-ref="12I" data-ref-filename="12I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>return</b> <a class="local col3 ref" href="#3Changed" title='Changed' data-ref="3Changed" data-ref-filename="3Changed">Changed</a>;</td></tr>
<tr><th id="133">133</th><td>}</td></tr>
<tr><th id="134">134</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>