Address,Mnemonic,Bit,"Reset
Value",Type,Description
00,CONFIG,,,,Configuration Register
,Reserved,7,0,R/W,Only '0' allowed
,MASK_RX_DR,6,0,R/W,"Mask interrupt caused by RX_DR
1: Interrupt not reflected on the IRQ pin
0: Reflect RX_DR as active low interrupt on the
IRQ pin"
,MASK_TX_DS,5,0,R/W,"Mask interrupt caused by TX_DS
1: Interrupt not reflected on the IRQ pin
0: Reflect TX_DS as active low interrupt on the IRQ
pin"
,MASK_MAX_RT,4,0,R/W,"Mask interrupt caused by MAX_RT
1: Interrupt not reflected on the IRQ pin
0: Reflect MAX_RT as active low interrupt on the
IRQ pin"
,EN_CRC,3,1,R/W,"Enable CRC. Forced high if one of the bits in the
EN_AA is high"
,CRCO,2,0,R/W,"CRC encoding scheme
'0' - 1 byte
'1' – 2 bytes"
,PWR_UP,1,0,R/W,"1: POWER UP, 0:POWER DOWN"
,PRIM_RX,0,0,R/W,"RX/TX control
1: PRX, 0: PTX"
01,EN_AA,,,,"Enable ‘Auto Acknowledgment’ Function Disable
this functionality to be compatible with nRF2401, see page 72"
,Reserved,7:6,00,R/W,Only '00' allowed
,ENAA_P5,5,1,R/W,Enable auto acknowledgement data pipe 5
,ENAA_P4,4,1,R/W,Enable auto acknowledgement data pipe 4
,ENAA_P3,3,1,R/W,Enable auto acknowledgement data pipe 3
,ENAA_P2,2,1,R/W,Enable auto acknowledgement data pipe 2
,ENAA_P1,1,1,R/W,Enable auto acknowledgement data pipe 1
,ENAA_P0,0,1,R/W,Enable auto acknowledgement data pipe 0
02,EN_RXADDR,,,,Enabled RX Addresses
,Reserved,7:6,00,R/W,Only '00' allowed
,ERX_P5,5,0,R/W,Enable data pipe 5.
,ERX_P4,4,0,R/W,Enable data pipe 4.
,ERX_P3,3,0,R/W,Enable data pipe 3.
,ERX_P2,2,0,R/W,Enable data pipe 2.
,ERX_P1,1,1,R/W,Enable data pipe 1.
,ERX_P0,0,1,R/W,Enable data pipe 0.
03,SETUP_AW,,,,"Setup of Address Widths
(common for all data pipes)"
,Reserved,7:2,000000,R/W,Only '000000' allowed
,AW,1:0,11,R/W,"RX/TX Address field width
'00' - Illegal
'01' - 3 bytes
'10' - 4 bytes
'11' – 5 bytes
LSByte is used if address width is below 5 bytes"
04,SETUP_RETR,,,,Setup of Automatic Retransmission
,ARDa,7:4,0000,R/W,"Auto Retransmit Delay
‘0000’ – Wait 250µS ‘0001’ – Wait 500µS ‘0010’ – Wait 750µS
……..
‘1111’ – Wait 4000µS
(Delay defined from end of transmission to start of next transmission)b"
,ARC,3:0,0011,R/W,"Auto Retransmit Count
‘0000’ –Re-Transmit disabled
‘0001’ – Up to 1 Re-Transmit on fail of AA
……
‘1111’ – Up to 15 Re-Transmit on fail of AA"
05,RF_CH,,,,RF Channel
,Reserved,7,0,R/W,Only '0' allowed
,RF_CH,6:0,0000010,R/W,"Sets the frequency channel nRF24L01+ operates
on"
06,RF_SETUP,,,,RF Setup Register
,CONT_WAVE,7,0,R/W,Enables continuous carrier transmit when high.
,Reserved,6,0,R/W,Only '0' allowed
,RF_DR_LOW,5,0,R/W,"Set RF Data Rate to 250kbps. See RF_DR_HIGH
for encoding."
,PLL_LOCK,4,0,R/W,Force PLL lock signal. Only used in test
,RF_DR_HIGH,3,1,R/W,"Select between the high speed data rates. This bit
is don’t care if RF_DR_LOW is set. Encoding:
[RF_DR_LOW, RF_DR_HIGH]: ‘00’ – 1Mbps
‘01’ – 2Mbps
‘10’ – 250kbps
‘11’ – Reserved"
,RF_PWR,2:1,11,R/W,"Set RF output power in TX mode
'00' –  -18dBm
'01' –  -12dBm
'10' –    -6dBm
'11' –     0dBm"
07,STATUS,,,,"Status Register (In parallel to the SPI command
word applied on the MOSI pin, the STATUS register is shifted serially out on the MISO pin)"
,Reserved,7,0,R/W,Only '0' allowed
,RX_DR,6,0,R/W,"Data Ready RX FIFO interrupt. Asserted when
new data arrives RX FIFOc. Write 1 to clear bit."
,TX_DS,5,0,R/W,"Data Sent TX FIFO interrupt. Asserted when
packet transmitted on TX. If AUTO_ACK is acti- vated, this bit is set high only when ACK is received.
Write 1 to clear bit."
,MAX_RT,4,0,R/W,"Maximum number of TX retransmits interrupt
Write 1 to clear bit. If MAX_RT is asserted it must be cleared to enable further communication."
,RX_P_NO,3:1,111,R,"Data pipe number for the payload available for
reading from RX_FIFO
000-101: Data Pipe Number 110: Not Used
111: RX FIFO Empty"
,TX_FULL,0,0,R,"TX FIFO full flag.
1: TX FIFO full.
0: Available locations in TX FIFO."
08,OBSERVE_TX,,,,Transmit observe register
,PLOS_CNT,7:4,0,R,"Count lost packets. The counter is overflow pro-
tected to 15, and discontinues at max until reset. The counter is reset by writing to RF_CH. See page 72."
,ARC_CNT,3:0,0,R,"Count retransmitted packets. The counter is reset
when transmission of a new packet starts. See page 72."
09,RPD,,,,
,Reserved,7:1,000000,R,
,RPD,0,0,R,"Received Power Detector. This register is called
CD (Carrier Detect) in the nRF24L01. The name is different in nRF24L01+ due to the different input power level threshold for this bit. See section 6.4  on page 24."
0A,RX_ADDR_P0,39:0,"0xE7E7E
7E7E7",R/W,"Receive address data pipe 0. 5 Bytes maximum
length. (LSByte is written first. Write the number of bytes defined by SETUP_AW)"
0B,RX_ADDR_P1,39:0,"0xC2C2C
2C2C2",R/W,"Receive address data pipe 1. 5 Bytes maximum
length. (LSByte is written first. Write the number of bytes defined by SETUP_AW)"
0C,RX_ADDR_P2,7:0,0xC3,R/W,"Receive address data pipe 2. Only LSB. MSBytes
are equal to RX_ADDR_P1[39:8]"
0D,RX_ADDR_P3,7:0,0xC4,R/W,"Receive address data pipe 3. Only LSB. MSBytes
are equal to RX_ADDR_P1[39:8]"
0E,RX_ADDR_P4,7:0,0xC5,R/W,"Receive address data pipe 4. Only LSB. MSBytes
are equal to RX_ADDR_P1[39:8]"
0F,RX_ADDR_P5,7:0,0xC6,R/W,"Receive address data pipe 5. Only LSB. MSBytes
are equal to RX_ADDR_P1[39:8]"
10,TX_ADDR,39:0,"0xE7E7E
7E7E7",R/W,"Transmit address. Used for a PTX device only.
(LSByte is written first)
Set RX_ADDR_P0 equal to this address to handle automatic acknowledge if this is a PTX device with Enhanced ShockBurst™ enabled. See page 72."
11,RX_PW_P0,,,,
,Reserved,7:6,00,R/W,Only '00' allowed
,RX_PW_P0,5:0,0,R/W,"Number of bytes in RX payload in data pipe 0 (1 to
32 bytes).
0 Pipe not used 1 = 1 byte
…
32 = 32 bytes"
12,RX_PW_P1,,,,
,Reserved,7:6,00,R/W,Only '00' allowed
,RX_PW_P1,5:0,0,R/W,"Number of bytes in RX payload in data pipe 1 (1 to
32 bytes).
0 Pipe not used 1 = 1 byte
…
32 = 32 bytes"
13,RX_PW_P2,,,,
,Reserved,7:6,00,R/W,Only '00' allowed
,RX_PW_P2,5:0,0,R/W,"Number of bytes in RX payload in data pipe 2 (1 to
32 bytes).
0 Pipe not used 1 = 1 byte
…
32 = 32 bytes"
14,RX_PW_P3,,,,
,Reserved,7:6,00,R/W,Only '00' allowed
,RX_PW_P3,5:0,0,R/W,"Number of bytes in RX payload in data pipe 3 (1 to
32 bytes).
0 Pipe not used 1 = 1 byte
…
32 = 32 bytes"
15,RX_PW_P4,,,,
,Reserved,7:6,00,R/W,Only '00' allowed
,RX_PW_P4,5:0,0,R/W,"Number of bytes in RX payload in data pipe 4 (1 to
32 bytes).
0 Pipe not used 1 = 1 byte
…
32 = 32 bytes"
16,RX_PW_P5,,,,
,Reserved,7:6,00,R/W,Only '00' allowed
,RX_PW_P5,5:0,0,R/W,"Number of bytes in RX payload in data pipe 5 (1 to
32 bytes).
0 Pipe not used 1 = 1 byte
…
32 = 32 bytes"
17,FIFO_STATUS,,,,FIFO Status Register
,Reserved,7,0,R/W,Only '0' allowed
,TX_REUSE,6,0,R,"Used for a PTX device
Pulse the rfce high for at least 10µs to Reuse last transmitted payload. TX payload reuse is active until W_TX_PAYLOAD or FLUSH TX is executed.
TX_REUSE is set by the SPI command
REUSE_TX_PL, and is reset by the SPI commands
W_TX_PAYLOAD or FLUSH TX"
,TX_FULL,5,0,R,"TX FIFO full flag. 1: TX FIFO full. 0: Available loca-
tions in TX FIFO."
,TX_EMPTY,4,1,R,"TX FIFO empty flag.
1: TX FIFO empty. 0: Data in TX FIFO."
,Reserved,3:2,00,R/W,Only '00' allowed
,RX_FULL,1,0,R,"RX FIFO full flag.
1: RX FIFO full.
0: Available locations in RX FIFO."
,RX_EMPTY,0,1,R,"RX FIFO empty flag.
1: RX FIFO empty. 0: Data in RX FIFO."
1C,DYNPD,,,,Enable dynamic payload length
,Reserved,7:6,0,R/W,Only ‘00’ allowed
,DPL_P5,5,0,R/W,"Enable dynamic payload length data pipe 5.
(Requires EN_DPL and ENAA_P5)"
,DPL_P4,4,0,R/W,"Enable dynamic payload length data pipe 4.
(Requires EN_DPL and ENAA_P4)"
,DPL_P3,3,0,R/W,"Enable dynamic payload length data pipe 3.
(Requires EN_DPL and ENAA_P3)"
,DPL_P2,2,0,R/W,"Enable dynamic payload length data pipe 2.
(Requires EN_DPL and ENAA_P2)"
,DPL_P1,1,0,R/W,"Enable dynamic payload length data pipe 1.
(Requires EN_DPL and ENAA_P1)"
,DPL_P0,0,0,R/W,"Enable dynamic payload length data pipe 0.
(Requires EN_DPL and ENAA_P0)"
1D,FEATURE,,,R/W,Feature Register
,Reserved,7:3,0,R/W,Only ‘00000’ allowed
,EN_DPL,2,0,R/W,Enables Dynamic Payload Length
,EN_ACK_PAYd,1,0,R/W,Enables Payload with ACK
,EN_DYN_ACK,0,0,R/W,Enables the W_TX_PAYLOAD_NOACK command
