Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Sep 19 04:07:48 2025

drc -z Dem_0_9.ncd Dem_0_9.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net clko_mux is sourced by a
   combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
