/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [25:0] _02_;
  wire [7:0] _03_;
  wire [22:0] _04_;
  wire [22:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [19:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [4:0] celloutsig_0_29z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [9:0] celloutsig_0_42z;
  wire [8:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_65z;
  wire [12:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_73z;
  wire [2:0] celloutsig_0_74z;
  wire [5:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_0z[13] ? celloutsig_0_0z[12] : in_data[77]);
  assign celloutsig_1_8z = !(celloutsig_1_0z ? in_data[121] : celloutsig_1_6z);
  assign celloutsig_1_13z = !(celloutsig_1_0z ? celloutsig_1_5z : celloutsig_1_5z);
  assign celloutsig_1_19z = !(celloutsig_1_15z[3] ? celloutsig_1_3z : celloutsig_1_17z);
  assign celloutsig_0_9z = !(_01_ ? _00_ : celloutsig_0_3z);
  assign celloutsig_0_17z = !(celloutsig_0_11z[1] ? celloutsig_0_16z : celloutsig_0_0z[10]);
  assign celloutsig_0_30z = !(celloutsig_0_23z[0] ? celloutsig_0_8z[4] : in_data[91]);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 26'h0000000;
    else _02_ <= { celloutsig_0_11z[3:1], celloutsig_0_46z, celloutsig_0_14z[19:5], celloutsig_0_14z[9:6], celloutsig_0_14z[0], celloutsig_0_35z, celloutsig_0_45z };
  reg [7:0] _13_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _13_ <= 8'h00;
    else _13_ <= celloutsig_0_2z[7:0];
  assign { _01_, _03_[6:0] } = _13_;
  reg [22:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _14_ <= 23'h000000;
    else _14_ <= in_data[50:28];
  assign { _04_[22:18], _00_, _04_[16:0] } = _14_;
  assign celloutsig_0_0z = in_data[48:26] & in_data[33:11];
  assign celloutsig_0_74z = celloutsig_0_11z[3:1] & { _02_[7:6], celloutsig_0_69z };
  assign celloutsig_1_15z = celloutsig_1_11z[3:0] & { celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_14z };
  assign celloutsig_0_11z = { _01_, _03_[6:4] } & { celloutsig_0_4z[3:2], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_29z = { celloutsig_0_14z[14], celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_12z } & { _04_[11], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_31z = celloutsig_0_24z[7:4] & { celloutsig_0_7z[2:0], celloutsig_0_17z };
  assign celloutsig_0_35z = { celloutsig_0_0z[11:4], celloutsig_0_24z } === { celloutsig_0_2z[11:1], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_33z };
  assign celloutsig_0_46z = { celloutsig_0_34z[8:6], celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_24z } === celloutsig_0_2z;
  assign celloutsig_1_0z = in_data[147:141] === in_data[177:171];
  assign celloutsig_0_22z = { _03_[2:0], celloutsig_0_9z } === in_data[30:27];
  assign celloutsig_0_41z = { in_data[34:23], celloutsig_0_31z, celloutsig_0_40z, celloutsig_0_20z } && { celloutsig_0_7z[3:1], celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_36z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_1_6z = celloutsig_1_1z[17:10] && celloutsig_1_1z[16:9];
  assign celloutsig_0_12z = in_data[46:37] && { celloutsig_0_2z[12:11], _01_, _03_[6:0] };
  assign celloutsig_0_45z = { celloutsig_0_38z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_30z, celloutsig_0_8z } != { in_data[56:43], celloutsig_0_25z, celloutsig_0_5z, _01_, _03_[6:0], celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_1_14z = { celloutsig_1_1z[19:9], celloutsig_1_4z } != { in_data[129:120], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_13z = _04_[5:0] != { in_data[16:15], celloutsig_0_11z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_26z } !== { celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_25z };
  assign celloutsig_0_5z = in_data[59:43] !== in_data[82:66];
  assign celloutsig_0_68z = { celloutsig_0_42z[3:1], celloutsig_0_29z } !== celloutsig_0_67z[10:3];
  assign celloutsig_0_73z = { celloutsig_0_0z[12:5], celloutsig_0_18z, celloutsig_0_68z, celloutsig_0_51z } !== { celloutsig_0_43z[8:1], celloutsig_0_65z };
  assign celloutsig_1_12z = { in_data[151:149], celloutsig_1_6z } !== { celloutsig_1_11z[4:2], celloutsig_1_5z };
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z } !== { celloutsig_0_2z[5:4], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_34z = ~ { celloutsig_0_2z[9:7], celloutsig_0_19z };
  assign celloutsig_0_43z = ~ { celloutsig_0_8z[3:2], celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_20z };
  assign celloutsig_0_4z = ~ _04_[21:18];
  assign celloutsig_1_2z = ~ in_data[185:179];
  assign celloutsig_1_11z = ~ { celloutsig_1_2z[5:0], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_18z = ~ { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_0_8z = ~ { celloutsig_0_2z[9:3], celloutsig_0_3z };
  assign celloutsig_0_15z = ~ celloutsig_0_8z[2:0];
  assign celloutsig_0_19z = ~ { celloutsig_0_8z[7], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_40z = | celloutsig_0_4z[2:0];
  assign celloutsig_0_54z = | { _02_[21:5], celloutsig_0_32z, celloutsig_0_41z };
  assign celloutsig_0_10z = | { celloutsig_0_4z[2:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_20z = | in_data[59:55];
  assign celloutsig_0_33z = | { celloutsig_0_8z[2:1], celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_12z };
  assign celloutsig_0_62z = | { celloutsig_0_43z[6:5], celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_22z };
  assign celloutsig_1_5z = | celloutsig_1_2z[3:0];
  assign celloutsig_1_17z = | { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[184:161] };
  assign celloutsig_0_47z = ^ { _03_[3], celloutsig_0_40z, celloutsig_0_40z };
  assign celloutsig_0_69z = ^ in_data[66:51];
  assign celloutsig_1_4z = ^ { celloutsig_1_1z[18:2], celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign celloutsig_1_9z = ^ { celloutsig_1_1z[15], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_16z = ^ { _01_, _03_[6:3], celloutsig_0_13z };
  assign celloutsig_0_21z = ^ celloutsig_0_14z[12:5];
  assign celloutsig_0_27z = ^ in_data[19:17];
  assign celloutsig_0_65z = { celloutsig_0_36z, celloutsig_0_20z, celloutsig_0_46z } >> celloutsig_0_15z;
  assign celloutsig_1_7z = celloutsig_1_2z[5:2] >> { celloutsig_1_1z[16:14], celloutsig_1_3z };
  assign celloutsig_0_23z = { in_data[6:5], celloutsig_0_16z } - celloutsig_0_7z[4:2];
  assign celloutsig_0_24z = { in_data[50:47], celloutsig_0_23z, celloutsig_0_10z } - { _04_[3:0], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_4z[3:1] - { in_data[47:46], celloutsig_0_20z };
  assign celloutsig_0_38z = celloutsig_0_29z[3:1] ^ celloutsig_0_23z;
  assign celloutsig_0_42z = { celloutsig_0_29z[2], celloutsig_0_37z, celloutsig_0_8z } ^ { celloutsig_0_22z, _01_, _03_[6:0], celloutsig_0_22z };
  assign celloutsig_0_67z = { celloutsig_0_43z[7:0], celloutsig_0_62z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_22z, celloutsig_0_54z } ^ celloutsig_0_0z[20:8];
  assign celloutsig_0_7z = celloutsig_0_2z[5:0] ^ { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_2z = celloutsig_0_0z[18:6] ^ celloutsig_0_0z[20:8];
  assign celloutsig_0_32z = { celloutsig_0_14z[7:6], celloutsig_0_14z[0] } ^ { celloutsig_0_7z[4:3], celloutsig_0_16z };
  assign celloutsig_0_37z = ~((celloutsig_0_32z[2] & celloutsig_0_3z) | celloutsig_0_15z[0]);
  assign celloutsig_0_51z = ~((celloutsig_0_40z & _04_[8]) | celloutsig_0_47z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z[0] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_0_26z = ~((in_data[63] & _03_[1]) | celloutsig_0_21z);
  assign { celloutsig_0_14z[5], celloutsig_0_14z[0], celloutsig_0_14z[15:10], celloutsig_0_14z[19:17], celloutsig_0_14z[9:6], celloutsig_0_14z[16] } = ~ { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_7z, _03_[4:2], celloutsig_0_4z, celloutsig_0_3z };
  assign { celloutsig_1_1z[2], celloutsig_1_1z[23:3] } = ~ { celloutsig_1_0z, in_data[149:129] };
  assign _03_[7] = _01_;
  assign _04_[17] = _00_;
  assign celloutsig_0_14z[4:1] = celloutsig_0_14z[9:6];
  assign celloutsig_1_1z[1:0] = { celloutsig_1_1z[2], celloutsig_1_1z[2] };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z, celloutsig_0_74z };
endmodule
