

================================================================
== Vivado HLS Report for 'fire2_expand1x1'
================================================================
* Date:           Mon May 01 22:01:22 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fire_module
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      1.94|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  54561|  54561|  54561|  54561|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row        |  54560|  54560|       992|          -|          -|    55|    no    |
        | + Col       |    990|    990|        18|          -|          -|    55|    no    |
        |  ++ Buffer  |     16|     16|         1|          -|          -|    16|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     28|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     18|
|Register         |        -|      -|      34|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      34|     46|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_249_p2        |     +    |      0|  0|   6|           6|           1|
    |d_4_fu_261_p2        |     +    |      0|  0|   5|           5|           1|
    |r_1_fu_237_p2        |     +    |      0|  0|   6|           6|           1|
    |exitcond2_fu_255_p2  |   icmp   |      0|  0|   3|           5|           6|
    |exitcond3_fu_243_p2  |   icmp   |      0|  0|   3|           6|           5|
    |exitcond4_fu_231_p2  |   icmp   |      0|  0|   3|           6|           5|
    |ap_sig_bdd_247       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_260       |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  28|          36|          21|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          5|    1|          5|
    |c_reg_209  |   6|          2|    6|         12|
    |d_reg_220  |   5|          2|    5|         10|
    |r_reg_198  |   6|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|         11|   18|         39|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  4|   0|    4|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |c_1_reg_282  |  6|   0|    6|          0|
    |c_reg_209    |  6|   0|    6|          0|
    |d_reg_220    |  5|   0|    5|          0|
    |r_1_reg_274  |  6|   0|    6|          0|
    |r_reg_198    |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 34|   0|   34|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   fire2_expand1x1  | return value |
|matrix_e1x1_i_0_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_0_V |    pointer   |
|matrix_e1x1_i_0_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_0_V |    pointer   |
|matrix_e1x1_i_0_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_0_V |    pointer   |
|matrix_e1x1_i_1_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_1_V |    pointer   |
|matrix_e1x1_i_1_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_1_V |    pointer   |
|matrix_e1x1_i_1_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_1_V |    pointer   |
|matrix_e1x1_i_2_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_2_V |    pointer   |
|matrix_e1x1_i_2_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_2_V |    pointer   |
|matrix_e1x1_i_2_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_2_V |    pointer   |
|matrix_e1x1_i_3_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_3_V |    pointer   |
|matrix_e1x1_i_3_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_3_V |    pointer   |
|matrix_e1x1_i_3_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_3_V |    pointer   |
|matrix_e1x1_i_4_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_4_V |    pointer   |
|matrix_e1x1_i_4_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_4_V |    pointer   |
|matrix_e1x1_i_4_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_4_V |    pointer   |
|matrix_e1x1_i_5_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_5_V |    pointer   |
|matrix_e1x1_i_5_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_5_V |    pointer   |
|matrix_e1x1_i_5_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_5_V |    pointer   |
|matrix_e1x1_i_6_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_6_V |    pointer   |
|matrix_e1x1_i_6_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_6_V |    pointer   |
|matrix_e1x1_i_6_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_6_V |    pointer   |
|matrix_e1x1_i_7_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_7_V |    pointer   |
|matrix_e1x1_i_7_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_7_V |    pointer   |
|matrix_e1x1_i_7_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_7_V |    pointer   |
|matrix_e1x1_i_8_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_8_V |    pointer   |
|matrix_e1x1_i_8_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_8_V |    pointer   |
|matrix_e1x1_i_8_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_8_V |    pointer   |
|matrix_e1x1_i_9_V_dout      |  in |   32|   ap_fifo  |  matrix_e1x1_i_9_V |    pointer   |
|matrix_e1x1_i_9_V_empty_n   |  in |    1|   ap_fifo  |  matrix_e1x1_i_9_V |    pointer   |
|matrix_e1x1_i_9_V_read      | out |    1|   ap_fifo  |  matrix_e1x1_i_9_V |    pointer   |
|matrix_e1x1_i_10_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_10_V |    pointer   |
|matrix_e1x1_i_10_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_10_V |    pointer   |
|matrix_e1x1_i_10_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_10_V |    pointer   |
|matrix_e1x1_i_11_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_11_V |    pointer   |
|matrix_e1x1_i_11_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_11_V |    pointer   |
|matrix_e1x1_i_11_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_11_V |    pointer   |
|matrix_e1x1_i_12_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_12_V |    pointer   |
|matrix_e1x1_i_12_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_12_V |    pointer   |
|matrix_e1x1_i_12_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_12_V |    pointer   |
|matrix_e1x1_i_13_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_13_V |    pointer   |
|matrix_e1x1_i_13_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_13_V |    pointer   |
|matrix_e1x1_i_13_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_13_V |    pointer   |
|matrix_e1x1_i_14_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_14_V |    pointer   |
|matrix_e1x1_i_14_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_14_V |    pointer   |
|matrix_e1x1_i_14_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_14_V |    pointer   |
|matrix_e1x1_i_15_V_dout     |  in |   32|   ap_fifo  | matrix_e1x1_i_15_V |    pointer   |
|matrix_e1x1_i_15_V_empty_n  |  in |    1|   ap_fifo  | matrix_e1x1_i_15_V |    pointer   |
|matrix_e1x1_i_15_V_read     | out |    1|   ap_fifo  | matrix_e1x1_i_15_V |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	4  / (!exitcond2)
	3  / (exitcond2)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
.preheader101.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_747 [1/1] 0.00ns
.preheader101.preheader:1  %empty_747 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_748 [1/1] 0.00ns
.preheader101.preheader:2  %empty_748 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_749 [1/1] 0.00ns
.preheader101.preheader:3  %empty_749 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_750 [1/1] 0.00ns
.preheader101.preheader:4  %empty_750 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_751 [1/1] 0.00ns
.preheader101.preheader:5  %empty_751 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_752 [1/1] 0.00ns
.preheader101.preheader:6  %empty_752 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_753 [1/1] 0.00ns
.preheader101.preheader:7  %empty_753 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_754 [1/1] 0.00ns
.preheader101.preheader:8  %empty_754 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_755 [1/1] 0.00ns
.preheader101.preheader:9  %empty_755 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_756 [1/1] 0.00ns
.preheader101.preheader:10  %empty_756 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_757 [1/1] 0.00ns
.preheader101.preheader:11  %empty_757 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_758 [1/1] 0.00ns
.preheader101.preheader:12  %empty_758 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_759 [1/1] 0.00ns
.preheader101.preheader:13  %empty_759 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_760 [1/1] 0.00ns
.preheader101.preheader:14  %empty_760 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_761 [1/1] 0.00ns
.preheader101.preheader:15  %empty_761 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %matrix_e1x1_i_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_21 [1/1] 1.57ns
.preheader101.preheader:16  br label %.preheader101


 <State 2>: 1.94ns
ST_2: r [1/1] 0.00ns
.preheader101:0  %r = phi i6 [ %r_1, %5 ], [ 0, %.preheader101.preheader ]

ST_2: exitcond4 [1/1] 1.94ns
.preheader101:1  %exitcond4 = icmp eq i6 %r, -9

ST_2: empty_762 [1/1] 0.00ns
.preheader101:2  %empty_762 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)

ST_2: r_1 [1/1] 1.72ns
.preheader101:3  %r_1 = add i6 %r, 1

ST_2: stg_26 [1/1] 0.00ns
.preheader101:4  br i1 %exitcond4, label %6, label %0

ST_2: stg_27 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4)

ST_2: stg_29 [1/1] 1.57ns
:2  br label %1

ST_2: stg_30 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.94ns
ST_3: c [1/1] 0.00ns
:0  %c = phi i6 [ 0, %0 ], [ %c_1, %.preheader.preheader_ifconv ]

ST_3: exitcond3 [1/1] 1.94ns
:1  %exitcond3 = icmp eq i6 %c, -9

ST_3: empty_763 [1/1] 0.00ns
:2  %empty_763 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)

ST_3: c_1 [1/1] 1.72ns
:3  %c_1 = add i6 %c, 1

ST_3: stg_35 [1/1] 0.00ns
:4  br i1 %exitcond3, label %5, label %2

ST_3: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_3: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5)

ST_3: stg_38 [1/1] 1.57ns
:2  br label %3

ST_3: empty_766 [1/1] 0.00ns
:0  %empty_766 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp)

ST_3: stg_40 [1/1] 0.00ns
:1  br label %.preheader101


 <State 4>: 1.94ns
ST_4: d [1/1] 0.00ns
:0  %d = phi i5 [ 0, %2 ], [ %d_4, %branch0 ]

ST_4: exitcond2 [1/1] 1.91ns
:1  %exitcond2 = icmp eq i5 %d, -16

ST_4: empty_764 [1/1] 0.00ns
:2  %empty_764 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: d_4 [1/1] 1.72ns
:3  %d_4 = add i5 %d, 1

ST_4: stg_45 [1/1] 0.00ns
:4  br i1 %exitcond2, label %.preheader.preheader_ifconv, label %4

ST_4: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_4: tmp_122 [1/1] 0.00ns
:1  %tmp_122 = trunc i5 %d to i4

ST_4: stg_48 [1/1] 1.94ns
:2  switch i4 %tmp_122, label %branch1579 [
    i4 0, label %branch064
    i4 1, label %branch165
    i4 2, label %branch266
    i4 3, label %branch367
    i4 4, label %branch468
    i4 5, label %branch569
    i4 6, label %branch670
    i4 7, label %branch771
    i4 -8, label %branch872
    i4 -7, label %branch973
    i4 -6, label %branch1074
    i4 -5, label %branch1175
    i4 -4, label %branch1276
    i4 -3, label %branch1377
    i4 -2, label %branch1478
  ]

ST_4: empty_781 [1/1] 1.00ns
branch1478:0  %empty_781 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_14_V)

ST_4: stg_50 [1/1] 0.00ns
branch1478:1  br label %branch0

ST_4: empty_780 [1/1] 1.00ns
branch1377:0  %empty_780 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_13_V)

ST_4: stg_52 [1/1] 0.00ns
branch1377:1  br label %branch0

ST_4: empty_779 [1/1] 1.00ns
branch1276:0  %empty_779 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_12_V)

ST_4: stg_54 [1/1] 0.00ns
branch1276:1  br label %branch0

ST_4: empty_778 [1/1] 1.00ns
branch1175:0  %empty_778 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_11_V)

ST_4: stg_56 [1/1] 0.00ns
branch1175:1  br label %branch0

ST_4: empty_777 [1/1] 1.00ns
branch1074:0  %empty_777 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_10_V)

ST_4: stg_58 [1/1] 0.00ns
branch1074:1  br label %branch0

ST_4: empty_776 [1/1] 1.00ns
branch973:0  %empty_776 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_9_V)

ST_4: stg_60 [1/1] 0.00ns
branch973:1  br label %branch0

ST_4: empty_775 [1/1] 1.00ns
branch872:0  %empty_775 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_8_V)

ST_4: stg_62 [1/1] 0.00ns
branch872:1  br label %branch0

ST_4: empty_774 [1/1] 1.00ns
branch771:0  %empty_774 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_7_V)

ST_4: stg_64 [1/1] 0.00ns
branch771:1  br label %branch0

ST_4: empty_773 [1/1] 1.00ns
branch670:0  %empty_773 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_6_V)

ST_4: stg_66 [1/1] 0.00ns
branch670:1  br label %branch0

ST_4: empty_772 [1/1] 1.00ns
branch569:0  %empty_772 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_5_V)

ST_4: stg_68 [1/1] 0.00ns
branch569:1  br label %branch0

ST_4: empty_771 [1/1] 1.00ns
branch468:0  %empty_771 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_4_V)

ST_4: stg_70 [1/1] 0.00ns
branch468:1  br label %branch0

ST_4: empty_770 [1/1] 1.00ns
branch367:0  %empty_770 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_3_V)

ST_4: stg_72 [1/1] 0.00ns
branch367:1  br label %branch0

ST_4: empty_769 [1/1] 1.00ns
branch266:0  %empty_769 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_2_V)

ST_4: stg_74 [1/1] 0.00ns
branch266:1  br label %branch0

ST_4: empty_768 [1/1] 1.00ns
branch165:0  %empty_768 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_1_V)

ST_4: stg_76 [1/1] 0.00ns
branch165:1  br label %branch0

ST_4: empty_767 [1/1] 1.00ns
branch064:0  %empty_767 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_0_V)

ST_4: stg_78 [1/1] 0.00ns
branch064:1  br label %branch0

ST_4: empty_782 [1/1] 1.00ns
branch1579:0  %empty_782 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %matrix_e1x1_i_15_V)

ST_4: stg_80 [1/1] 0.00ns
branch1579:1  br label %branch0

ST_4: stg_81 [1/1] 0.00ns
branch0:0  br label %3

ST_4: empty_765 [1/1] 0.00ns
.preheader.preheader_ifconv:0  %empty_765 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_s)

ST_4: stg_83 [1/1] 0.00ns
.preheader.preheader_ifconv:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ matrix_e1x1_i_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f8e80; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f9930; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f9c00; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f9030; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fae90; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f9d20; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f9e40; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fa470; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420f9ed0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fa6b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fcfc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fbdc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fbca0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fc5a0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fb4c0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ matrix_e1x1_i_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x22e420fbe50; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty     (specinterface    ) [ 00000]
empty_747 (specinterface    ) [ 00000]
empty_748 (specinterface    ) [ 00000]
empty_749 (specinterface    ) [ 00000]
empty_750 (specinterface    ) [ 00000]
empty_751 (specinterface    ) [ 00000]
empty_752 (specinterface    ) [ 00000]
empty_753 (specinterface    ) [ 00000]
empty_754 (specinterface    ) [ 00000]
empty_755 (specinterface    ) [ 00000]
empty_756 (specinterface    ) [ 00000]
empty_757 (specinterface    ) [ 00000]
empty_758 (specinterface    ) [ 00000]
empty_759 (specinterface    ) [ 00000]
empty_760 (specinterface    ) [ 00000]
empty_761 (specinterface    ) [ 00000]
stg_21    (br               ) [ 01111]
r         (phi              ) [ 00100]
exitcond4 (icmp             ) [ 00111]
empty_762 (speclooptripcount) [ 00000]
r_1       (add              ) [ 01111]
stg_26    (br               ) [ 00000]
stg_27    (specloopname     ) [ 00000]
tmp       (specregionbegin  ) [ 00011]
stg_29    (br               ) [ 00111]
stg_30    (ret              ) [ 00000]
c         (phi              ) [ 00010]
exitcond3 (icmp             ) [ 00111]
empty_763 (speclooptripcount) [ 00000]
c_1       (add              ) [ 00111]
stg_35    (br               ) [ 00000]
stg_36    (specloopname     ) [ 00000]
tmp_s     (specregionbegin  ) [ 00001]
stg_38    (br               ) [ 00111]
empty_766 (specregionend    ) [ 00000]
stg_40    (br               ) [ 01111]
d         (phi              ) [ 00001]
exitcond2 (icmp             ) [ 00111]
empty_764 (speclooptripcount) [ 00000]
d_4       (add              ) [ 00111]
stg_45    (br               ) [ 00000]
stg_46    (specloopname     ) [ 00000]
tmp_122   (trunc            ) [ 00111]
stg_48    (switch           ) [ 00000]
empty_781 (read             ) [ 00000]
stg_50    (br               ) [ 00000]
empty_780 (read             ) [ 00000]
stg_52    (br               ) [ 00000]
empty_779 (read             ) [ 00000]
stg_54    (br               ) [ 00000]
empty_778 (read             ) [ 00000]
stg_56    (br               ) [ 00000]
empty_777 (read             ) [ 00000]
stg_58    (br               ) [ 00000]
empty_776 (read             ) [ 00000]
stg_60    (br               ) [ 00000]
empty_775 (read             ) [ 00000]
stg_62    (br               ) [ 00000]
empty_774 (read             ) [ 00000]
stg_64    (br               ) [ 00000]
empty_773 (read             ) [ 00000]
stg_66    (br               ) [ 00000]
empty_772 (read             ) [ 00000]
stg_68    (br               ) [ 00000]
empty_771 (read             ) [ 00000]
stg_70    (br               ) [ 00000]
empty_770 (read             ) [ 00000]
stg_72    (br               ) [ 00000]
empty_769 (read             ) [ 00000]
stg_74    (br               ) [ 00000]
empty_768 (read             ) [ 00000]
stg_76    (br               ) [ 00000]
empty_767 (read             ) [ 00000]
stg_78    (br               ) [ 00000]
empty_782 (read             ) [ 00000]
stg_80    (br               ) [ 00000]
stg_81    (br               ) [ 00111]
empty_765 (specregionend    ) [ 00000]
stg_83    (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="matrix_e1x1_i_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="matrix_e1x1_i_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_e1x1_i_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="matrix_e1x1_i_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="matrix_e1x1_i_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="matrix_e1x1_i_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="matrix_e1x1_i_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="matrix_e1x1_i_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="matrix_e1x1_i_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="matrix_e1x1_i_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="matrix_e1x1_i_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="matrix_e1x1_i_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="matrix_e1x1_i_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="matrix_e1x1_i_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="matrix_e1x1_i_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="matrix_e1x1_i_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_e1x1_i_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="empty_781_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_781/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_780_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_780/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_779_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_779/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_778_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_778/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_777_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_777/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="empty_776_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_776/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_775_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_775/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="empty_774_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_774/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="empty_773_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_773/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_772_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_772/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="empty_771_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_771/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_770_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_770/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_769_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_769/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="empty_768_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_768/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_767_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_767/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_782_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_782/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="r_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="c_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="c_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="6" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="d_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="d (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="d_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="exitcond4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="r_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="exitcond3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="c_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond2_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="d_4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_122_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_122/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="r_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="c_1_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="d_4_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="100" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="100" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="100" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="100" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="100" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="20" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="100" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="100" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="100" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="100" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="100" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="100" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="100" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="100" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="100" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="100" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="202" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="202" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="213" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="42" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="213" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="224" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="62" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="224" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="224" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="237" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="285"><net_src comp="249" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="293"><net_src comp="261" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="224" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		r_1 : 1
		stg_26 : 2
	State 3
		exitcond3 : 1
		c_1 : 1
		stg_35 : 2
	State 4
		exitcond2 : 1
		d_4 : 1
		stg_45 : 2
		tmp_122 : 1
		stg_48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       r_1_fu_237      |    0    |    6    |
|    add   |       c_1_fu_249      |    0    |    6    |
|          |       d_4_fu_261      |    0    |    5    |
|----------|-----------------------|---------|---------|
|          |    exitcond4_fu_231   |    0    |    3    |
|   icmp   |    exitcond3_fu_243   |    0    |    3    |
|          |    exitcond2_fu_255   |    0    |    2    |
|----------|-----------------------|---------|---------|
|          | empty_781_read_fu_102 |    0    |    0    |
|          | empty_780_read_fu_108 |    0    |    0    |
|          | empty_779_read_fu_114 |    0    |    0    |
|          | empty_778_read_fu_120 |    0    |    0    |
|          | empty_777_read_fu_126 |    0    |    0    |
|          | empty_776_read_fu_132 |    0    |    0    |
|          | empty_775_read_fu_138 |    0    |    0    |
|   read   | empty_774_read_fu_144 |    0    |    0    |
|          | empty_773_read_fu_150 |    0    |    0    |
|          | empty_772_read_fu_156 |    0    |    0    |
|          | empty_771_read_fu_162 |    0    |    0    |
|          | empty_770_read_fu_168 |    0    |    0    |
|          | empty_769_read_fu_174 |    0    |    0    |
|          | empty_768_read_fu_180 |    0    |    0    |
|          | empty_767_read_fu_186 |    0    |    0    |
|          | empty_782_read_fu_192 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |     tmp_122_fu_267    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    25   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|c_1_reg_282|    6   |
| c_reg_209 |    6   |
|d_4_reg_290|    5   |
| d_reg_220 |    5   |
|r_1_reg_274|    6   |
| r_reg_198 |    6   |
+-----------+--------+
|   Total   |   34   |
+-----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   25   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   34   |    -   |
+-----------+--------+--------+
|   Total   |   34   |   25   |
+-----------+--------+--------+
