// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

// DATE "06/02/2014 13:21:50"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab4_de1 (
	CLOCK_24,
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	SD_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	VGA_HS,
	VGA_VS,
	VGA_R,
	VGA_G,
	VGA_B,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	GPIO_0,
	GPIO_1);
input 	[1:0] CLOCK_24;
input 	[1:0] CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	SD_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	[3:0] VGA_R;
output 	[3:0] VGA_G;
output 	[3:0] VGA_B;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("lab4_de1_v.sdo");
// synopsys translate_on

wire \tiny_cpu|IF|incremented_program_counter[2]~4_combout ;
wire \tiny_cpu|IF|incremented_program_counter[3]~6_combout ;
wire \tiny_cpu|IF|incremented_program_counter[4]~8_combout ;
wire \tiny_cpu|IF|incremented_program_counter[6]~12_combout ;
wire \clk1Hzfrom50MHz|div[0]~160_combout ;
wire \clk1Hzfrom50MHz|div[0]~161 ;
wire \clk1Hzfrom50MHz|div[1]~162_combout ;
wire \clk1Hzfrom50MHz|div[1]~163 ;
wire \clk1Hzfrom50MHz|div[2]~164_combout ;
wire \clk1Hzfrom50MHz|div[2]~165 ;
wire \clk1Hzfrom50MHz|div[3]~166_combout ;
wire \clk1Hzfrom50MHz|div[3]~167 ;
wire \clk1Hzfrom50MHz|div[4]~168_combout ;
wire \clk1Hzfrom50MHz|div[4]~169 ;
wire \clk1Hzfrom50MHz|div[5]~170_combout ;
wire \clk1Hzfrom50MHz|div[5]~171 ;
wire \clk1Hzfrom50MHz|div[6]~172_combout ;
wire \clk1Hzfrom50MHz|div[6]~173 ;
wire \clk1Hzfrom50MHz|div[7]~174_combout ;
wire \clk1Hzfrom50MHz|div[7]~175 ;
wire \clk1Hzfrom50MHz|div[8]~176_combout ;
wire \clk1Hzfrom50MHz|div[8]~177 ;
wire \clk1Hzfrom50MHz|div[9]~178_combout ;
wire \clk1Hzfrom50MHz|div[9]~179 ;
wire \clk1Hzfrom50MHz|div[10]~180_combout ;
wire \clk1Hzfrom50MHz|div[10]~181 ;
wire \clk1Hzfrom50MHz|div[11]~182_combout ;
wire \clk1Hzfrom50MHz|div[11]~183 ;
wire \clk1Hzfrom50MHz|div[12]~184_combout ;
wire \clk1Hzfrom50MHz|div[12]~185 ;
wire \clk1Hzfrom50MHz|div[13]~186_combout ;
wire \clk1Hzfrom50MHz|div[13]~187 ;
wire \clk1Hzfrom50MHz|div[14]~188_combout ;
wire \clk1Hzfrom50MHz|div[14]~189 ;
wire \clk1Hzfrom50MHz|div[15]~190_combout ;
wire \clk1Hzfrom50MHz|div[15]~191 ;
wire \clk1Hzfrom50MHz|div[16]~192_combout ;
wire \clk1Hzfrom50MHz|div[16]~193 ;
wire \clk1Hzfrom50MHz|div[17]~194_combout ;
wire \clk1Hzfrom50MHz|div[17]~195 ;
wire \clk1Hzfrom50MHz|div[18]~196_combout ;
wire \clk1Hzfrom50MHz|div[18]~197 ;
wire \clk1Hzfrom50MHz|div[19]~198_combout ;
wire \clk1Hzfrom50MHz|div[19]~199 ;
wire \clk1Hzfrom50MHz|div[20]~200_combout ;
wire \clk1Hzfrom50MHz|div[20]~201 ;
wire \clk1Hzfrom50MHz|div[21]~202_combout ;
wire \clk1Hzfrom50MHz|div[21]~203 ;
wire \clk1Hzfrom50MHz|div[22]~204_combout ;
wire \clk1Hzfrom50MHz|div[22]~205 ;
wire \clk1Hzfrom50MHz|div[23]~206_combout ;
wire \clk1Hzfrom50MHz|div[23]~207 ;
wire \clk1Hzfrom50MHz|div[24]~208_combout ;
wire \clk1Hzfrom50MHz|div[24]~209 ;
wire \clk1Hzfrom50MHz|div[25]~210_combout ;
wire \clk1Hzfrom50MHz|div[25]~211 ;
wire \clk1Hzfrom50MHz|div[26]~212_combout ;
wire \clk1Hzfrom50MHz|div[26]~213 ;
wire \clk1Hzfrom50MHz|div[27]~214_combout ;
wire \clk1Hzfrom50MHz|div[27]~215 ;
wire \clk1Hzfrom50MHz|div[28]~216_combout ;
wire \clk1Hzfrom50MHz|div[28]~217 ;
wire \clk1Hzfrom50MHz|div[29]~218_combout ;
wire \clk1Hzfrom50MHz|div[29]~219 ;
wire \clk1Hzfrom50MHz|div[30]~220_combout ;
wire \clk1Hzfrom50MHz|div[30]~221 ;
wire \clk1Hzfrom50MHz|div[31]~222_combout ;
wire \Mux15~0_combout ;
wire \Mux15~1_combout ;
wire \Mux14~0_combout ;
wire \Mux14~1_combout ;
wire \Mux14~2_combout ;
wire \Mux13~0_combout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \Mux12~2_combout ;
wire \Mux7~1_combout ;
wire \Mux6~0_combout ;
wire \Mux4~3_combout ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~2_combout ;
wire \tiny_cpu|Selector26~0_combout ;
wire \tiny_cpu|ShiftRight0~6_combout ;
wire \tiny_cpu|ShiftRight0~10_combout ;
wire \tiny_cpu|Add0~2_combout ;
wire \tiny_cpu|register_A[0]~76_combout ;
wire \tiny_cpu|Mux16~1_combout ;
wire \tiny_cpu|Equal0~0_combout ;
wire \tiny_cpu|Add0~11_combout ;
wire \tiny_cpu|ShiftRight0~17_combout ;
wire \tiny_cpu|Add0~15_combout ;
wire \tiny_cpu|Selector24~0_combout ;
wire \tiny_cpu|Add0~19_combout ;
wire \tiny_cpu|Selector8~0_combout ;
wire \tiny_cpu|Mux12~0_combout ;
wire \tiny_cpu|Mux12~1_combout ;
wire \tiny_cpu|Add0~23_combout ;
wire \tiny_cpu|Selector22~0_combout ;
wire \tiny_cpu|Add0~27_combout ;
wire \tiny_cpu|register_A[7]~80_combout ;
wire \tiny_cpu|Selector6~0_combout ;
wire \tiny_cpu|Selector21~0_combout ;
wire \tiny_cpu|Add0~31_combout ;
wire \tiny_cpu|Add0~35_combout ;
wire \tiny_cpu|Add0~39_combout ;
wire \tiny_cpu|Selector17~0_combout ;
wire \tiny_cpu|ShiftLeft0~25_combout ;
wire \tiny_cpu|ShiftLeft0~26_combout ;
wire \tiny_cpu|Add0~48_combout ;
wire \tiny_cpu|Add0~51_combout ;
wire \tiny_cpu|Add0~54_combout ;
wire \tiny_cpu|ShiftLeft0~34_combout ;
wire \tiny_cpu|Mux2~0_combout ;
wire \tiny_cpu|Mux2~1_combout ;
wire \tiny_cpu|Mux2~2_combout ;
wire \tiny_cpu|Selector12~0_combout ;
wire \tiny_cpu|Mux1~0_combout ;
wire \tiny_cpu|register_A[15]~88_combout ;
wire \tiny_cpu|Selector11~0_combout ;
wire \tiny_cpu|Selector1~0_combout ;
wire \clk1Hzfrom50MHz|clk_o~regout ;
wire \tiny_cpu|ID|WideOr0~1_combout ;
wire \clk1Hzfrom50MHz|en~regout ;
wire \clk1Hzfrom50MHz|clk_o~0_combout ;
wire \clk1Hzfrom50MHz|en~2_combout ;
wire \clk1Hzfrom50MHz|en~3_combout ;
wire \clk1Hzfrom50MHz|en~4_combout ;
wire \clk1Hzfrom50MHz|en~5_combout ;
wire \clk1Hzfrom50MHz|en~6_combout ;
wire \clk1Hzfrom50MHz|en~7_combout ;
wire \clk1Hzfrom50MHz|en~8_combout ;
wire \clk1Hzfrom50MHz|en~9_combout ;
wire \clk1Hzfrom50MHz|en~10_combout ;
wire \clk1Hzfrom50MHz|en~11_combout ;
wire \clk1Hzfrom50MHz|en~12_combout ;
wire \tiny_cpu|register_A[7]~92_combout ;
wire \tiny_cpu|Mux1~5_combout ;
wire \tiny_cpu|Mux3~5_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \comb~0_combout ;
wire \comb~0clkctrl_outclk ;
wire \tiny_cpu|register_A[0]~67_combout ;
wire \tiny_cpu|state[3]~4feeder_combout ;
wire \tiny_cpu|state[3]~4_regout ;
wire \tiny_cpu|program_counter[4]~36_combout ;
wire \tiny_cpu|Mux17~1_combout ;
wire \tiny_cpu|register_A[0]~74_combout ;
wire \tiny_cpu|instruction_register[0]~49_combout ;
wire \tiny_cpu|ShiftLeft0~6_combout ;
wire \tiny_cpu|ShiftLeft0~1_combout ;
wire \tiny_cpu|ShiftLeft0~7_combout ;
wire \tiny_cpu|register_A[0]~70_combout ;
wire \tiny_cpu|register_A[0]~71_combout ;
wire \tiny_cpu|register_A[0]~72_combout ;
wire \tiny_cpu|Add0~22_combout ;
wire \tiny_cpu|Add0~18_combout ;
wire \tiny_cpu|Add0~14_combout ;
wire \tiny_cpu|Add0~1_combout ;
wire \tiny_cpu|Add0~4_cout ;
wire \tiny_cpu|Add0~6 ;
wire \tiny_cpu|Add0~17 ;
wire \tiny_cpu|Add0~21 ;
wire \tiny_cpu|Add0~24_combout ;
wire \tiny_cpu|Mux12~2_combout ;
wire \tiny_cpu|Mux12~3_combout ;
wire \tiny_cpu|Mux12~5_combout ;
wire \tiny_cpu|Mux12~6_combout ;
wire \tiny_cpu|Mux12~4_combout ;
wire \tiny_cpu|register_A[3]~78_combout ;
wire \tiny_cpu|register_A[0]~75_combout ;
wire \tiny_cpu|register_A[3]~79_combout ;
wire \tiny_cpu|Mux17~12_combout ;
wire \tiny_cpu|Mux11~3_combout ;
wire \tiny_cpu|ShiftLeft0~9_combout ;
wire \tiny_cpu|ShiftLeft0~10_combout ;
wire \tiny_cpu|ShiftLeft0~11_combout ;
wire \tiny_cpu|ShiftLeft0~12_combout ;
wire \tiny_cpu|register_A[7]~81_combout ;
wire \tiny_cpu|register_A[7]~82_combout ;
wire \tiny_cpu|Mux7~3_combout ;
wire \tiny_cpu|ShiftLeft0~8_combout ;
wire \tiny_cpu|register_A[0]~73_combout ;
wire \tiny_cpu|register_A[12]~85_combout ;
wire \tiny_cpu|register_A[12]~86_combout ;
wire \tiny_cpu|register_A[12]~87_combout ;
wire \tiny_cpu|ShiftRight0~4_combout ;
wire \tiny_cpu|ShiftRight0~32_combout ;
wire \tiny_cpu|ShiftLeft0~13_combout ;
wire \tiny_cpu|ShiftLeft0~14_combout ;
wire \tiny_cpu|ShiftLeft0~15_combout ;
wire \tiny_cpu|Mux9~4_combout ;
wire \tiny_cpu|Add0~34_combout ;
wire \tiny_cpu|Add0~30_combout ;
wire \tiny_cpu|Add0~26_combout ;
wire \tiny_cpu|Add0~25 ;
wire \tiny_cpu|Add0~29 ;
wire \tiny_cpu|Add0~33 ;
wire \tiny_cpu|Add0~36_combout ;
wire \tiny_cpu|Mux9~5_combout ;
wire \tiny_cpu|ShiftLeft0~19_combout ;
wire \tiny_cpu|ShiftLeft0~16_combout ;
wire \tiny_cpu|ShiftLeft0~20_combout ;
wire \tiny_cpu|ShiftLeft0~21_combout ;
wire \tiny_cpu|ShiftLeft0~22_combout ;
wire \tiny_cpu|ShiftRight0~8_combout ;
wire \tiny_cpu|ShiftRight0~20_combout ;
wire \tiny_cpu|ShiftRight0~26_combout ;
wire \tiny_cpu|Mux8~0_combout ;
wire \tiny_cpu|Mux8~1_combout ;
wire \tiny_cpu|Mux8~2_combout ;
wire \tiny_cpu|Add0~38_combout ;
wire \tiny_cpu|Add0~37 ;
wire \tiny_cpu|Add0~40_combout ;
wire \tiny_cpu|Mux8~4_combout ;
wire \tiny_cpu|Mux8~5_combout ;
wire \tiny_cpu|Mux8~3_combout ;
wire \tiny_cpu|ShiftLeft0~2_combout ;
wire \tiny_cpu|register_A[9]~84_combout ;
wire \tiny_cpu|register_A[9]~83_combout ;
wire \tiny_cpu|Mux6~0_combout ;
wire \tiny_cpu|Mux6~1_combout ;
wire \tiny_cpu|Mux6~2_combout ;
wire \tiny_cpu|Add0~45_combout ;
wire \tiny_cpu|Add0~42_combout ;
wire \tiny_cpu|Add0~41 ;
wire \tiny_cpu|Add0~44 ;
wire \tiny_cpu|Add0~46_combout ;
wire \tiny_cpu|Mux6~4_combout ;
wire \tiny_cpu|Mux6~5_combout ;
wire \tiny_cpu|Mux6~3_combout ;
wire \tiny_cpu|ShiftLeft0~27_combout ;
wire \tiny_cpu|ShiftLeft0~28_combout ;
wire \tiny_cpu|ShiftLeft0~29_combout ;
wire \tiny_cpu|ShiftLeft0~3_combout ;
wire \tiny_cpu|ShiftLeft0~4_combout ;
wire \tiny_cpu|ShiftLeft0~5_combout ;
wire \tiny_cpu|Mux5~0_combout ;
wire \tiny_cpu|ShiftRight0~24_combout ;
wire \tiny_cpu|ShiftRight0~25_combout ;
wire \tiny_cpu|Mux5~1_combout ;
wire \tiny_cpu|Mux5~2_combout ;
wire \tiny_cpu|Mux5~4_combout ;
wire \tiny_cpu|Add0~47 ;
wire \tiny_cpu|Add0~49_combout ;
wire \tiny_cpu|Mux5~5_combout ;
wire \tiny_cpu|Mux5~3_combout ;
wire \tiny_cpu|register_A[0]~68_combout ;
wire \tiny_cpu|ShiftLeft0~33_combout ;
wire \tiny_cpu|Mux3~1_combout ;
wire \tiny_cpu|ShiftLeft0~23_combout ;
wire \tiny_cpu|ShiftLeft0~24_combout ;
wire \tiny_cpu|Mux3~0_combout ;
wire \tiny_cpu|Mux3~2_combout ;
wire \tiny_cpu|Add0~50 ;
wire \tiny_cpu|Add0~53 ;
wire \tiny_cpu|Add0~55_combout ;
wire \tiny_cpu|Mux3~3_combout ;
wire \tiny_cpu|Mux3~4_combout ;
wire \tiny_cpu|Mux3~6_combout ;
wire \tiny_cpu|ShiftLeft0~0_combout ;
wire \tiny_cpu|Mux7~0_combout ;
wire \tiny_cpu|Mux7~1_combout ;
wire \tiny_cpu|Mux7~2_combout ;
wire \tiny_cpu|Mux7~5_combout ;
wire \tiny_cpu|Add0~43_combout ;
wire \tiny_cpu|Mux7~6_combout ;
wire \tiny_cpu|Mux7~4_combout ;
wire \tiny_cpu|ShiftRight0~21_combout ;
wire \tiny_cpu|ShiftRight0~22_combout ;
wire \tiny_cpu|Mux9~0_combout ;
wire \tiny_cpu|Mux9~1_combout ;
wire \tiny_cpu|ShiftLeft0~17_combout ;
wire \tiny_cpu|ShiftLeft0~18_combout ;
wire \tiny_cpu|Mux9~2_combout ;
wire \tiny_cpu|Mux9~3_combout ;
wire \tiny_cpu|ShiftRight0~13_combout ;
wire \tiny_cpu|ShiftRight0~12_combout ;
wire \tiny_cpu|ShiftRight0~14_combout ;
wire \tiny_cpu|Mux10~0_combout ;
wire \tiny_cpu|Mux10~1_combout ;
wire \tiny_cpu|Mux10~2_combout ;
wire \tiny_cpu|Add0~32_combout ;
wire \tiny_cpu|Mux10~4_combout ;
wire \tiny_cpu|Mux10~5_combout ;
wire \tiny_cpu|Mux10~3_combout ;
wire \tiny_cpu|Add0~60_combout ;
wire \tiny_cpu|Add0~57_combout ;
wire \tiny_cpu|Add0~56 ;
wire \tiny_cpu|Add0~59 ;
wire \tiny_cpu|Add0~61_combout ;
wire \tiny_cpu|Mux1~1_combout ;
wire \tiny_cpu|Mux1~2_combout ;
wire \tiny_cpu|Mux1~3_combout ;
wire \tiny_cpu|Mux1~4_combout ;
wire \tiny_cpu|Mux1~6_combout ;
wire \tiny_cpu|register_A[15]~66_combout ;
wire \tiny_cpu|register_A[15]~89_combout ;
wire \tiny_cpu|register_A[15]~90_combout ;
wire \tiny_cpu|ShiftRight0~15_combout ;
wire \tiny_cpu|ShiftRight0~16_combout ;
wire \tiny_cpu|ShiftRight0~31_combout ;
wire \tiny_cpu|Add0~58_combout ;
wire \tiny_cpu|Mux2~3_combout ;
wire \tiny_cpu|Mux2~4_combout ;
wire \tiny_cpu|Mux2~5_combout ;
wire \tiny_cpu|Mux2~6_combout ;
wire \tiny_cpu|ShiftRight0~23_combout ;
wire \tiny_cpu|ShiftRight0~27_combout ;
wire \tiny_cpu|ShiftRight0~28_combout ;
wire \tiny_cpu|ShiftRight0~29_combout ;
wire \tiny_cpu|ShiftLeft0~30_combout ;
wire \tiny_cpu|ShiftLeft0~31_combout ;
wire \tiny_cpu|ShiftLeft0~32_combout ;
wire \tiny_cpu|Mux4~0_combout ;
wire \tiny_cpu|Mux4~1_combout ;
wire \tiny_cpu|Mux4~2_combout ;
wire \tiny_cpu|Add0~52_combout ;
wire \tiny_cpu|Mux4~4_combout ;
wire \tiny_cpu|Mux4~5_combout ;
wire \tiny_cpu|Mux4~3_combout ;
wire \tiny_cpu|ShiftRight0~7_combout ;
wire \tiny_cpu|ShiftRight0~9_combout ;
wire \tiny_cpu|Mux11~0_combout ;
wire \tiny_cpu|ShiftRight0~5_combout ;
wire \tiny_cpu|ShiftRight0~30_combout ;
wire \tiny_cpu|Mux11~1_combout ;
wire \tiny_cpu|Mux11~2_combout ;
wire \tiny_cpu|Add0~28_combout ;
wire \tiny_cpu|Mux11~5_combout ;
wire \tiny_cpu|Mux11~6_combout ;
wire \tiny_cpu|Mux11~4_combout ;
wire \tiny_cpu|Mux13~5_combout ;
wire \tiny_cpu|register_A[0]~69_combout ;
wire \tiny_cpu|ShiftRight0~3_combout ;
wire \tiny_cpu|Mux13~0_combout ;
wire \tiny_cpu|Mux13~1_combout ;
wire \tiny_cpu|Add0~20_combout ;
wire \tiny_cpu|Mux13~2_combout ;
wire \tiny_cpu|Mux13~3_combout ;
wire \tiny_cpu|Mux13~6_combout ;
wire \tiny_cpu|Mux13~4_combout ;
wire \tiny_cpu|Mux14~0_combout ;
wire \tiny_cpu|ShiftRight0~11_combout ;
wire \tiny_cpu|ShiftRight0~18_combout ;
wire \tiny_cpu|ShiftRight0~19_combout ;
wire \tiny_cpu|Mux14~1_combout ;
wire \tiny_cpu|Add0~16_combout ;
wire \tiny_cpu|randomNumber[2]~1_combout ;
wire \tiny_cpu|Decoder0~0_combout ;
wire \tiny_cpu|randomNumber[3]~2_combout ;
wire \tiny_cpu|placeHolder~0_combout ;
wire \tiny_cpu|randomNumber[1]~0_combout ;
wire \tiny_cpu|Mux14~2_combout ;
wire \tiny_cpu|Mux14~3_combout ;
wire \tiny_cpu|Mux14~5_combout ;
wire \tiny_cpu|Mux14~6_combout ;
wire \tiny_cpu|Mux14~4_combout ;
wire \tiny_cpu|register_A[0]~93_combout ;
wire \tiny_cpu|register_A[0]~94_combout ;
wire \tiny_cpu|register_A[0]~77_combout ;
wire \tiny_cpu|Add0~13_combout ;
wire \tiny_cpu|Mux19~0_combout ;
wire \tiny_cpu|Selector6~1_combout ;
wire \tiny_cpu|program_counter[4]~38_combout ;
wire \tiny_cpu|Add0~7_combout ;
wire \tiny_cpu|IF|incremented_program_counter[0]~0_combout ;
wire \tiny_cpu|Selector10~0_combout ;
wire \tiny_cpu|Selector10~1_combout ;
wire \tiny_cpu|IF|incremented_program_counter[0]~1 ;
wire \tiny_cpu|IF|incremented_program_counter[1]~3 ;
wire \tiny_cpu|IF|incremented_program_counter[2]~5 ;
wire \tiny_cpu|IF|incremented_program_counter[3]~7 ;
wire \tiny_cpu|IF|incremented_program_counter[4]~9 ;
wire \tiny_cpu|IF|incremented_program_counter[5]~10_combout ;
wire \tiny_cpu|Selector5~0_combout ;
wire \tiny_cpu|Selector5~1_combout ;
wire \tiny_cpu|IF|incremented_program_counter[5]~11 ;
wire \tiny_cpu|IF|incremented_program_counter[6]~13 ;
wire \tiny_cpu|IF|incremented_program_counter[7]~14_combout ;
wire \tiny_cpu|Selector3~0_combout ;
wire \tiny_cpu|Mux16~6_combout ;
wire \tiny_cpu|Selector3~1_combout ;
wire \tiny_cpu|Mux21~0_combout ;
wire \tiny_cpu|Selector8~1_combout ;
wire \tiny_cpu|Add3~1 ;
wire \tiny_cpu|Add3~3 ;
wire \tiny_cpu|Add3~5 ;
wire \tiny_cpu|Add3~7 ;
wire \tiny_cpu|Add3~9 ;
wire \tiny_cpu|Add3~11 ;
wire \tiny_cpu|Add3~13 ;
wire \tiny_cpu|Add3~14_combout ;
wire \tiny_cpu|Mux17~3_combout ;
wire \tiny_cpu|Mux16~7_combout ;
wire \tiny_cpu|Mux16~8_combout ;
wire \tiny_cpu|Mux16~9_combout ;
wire \tiny_cpu|Mux16~10_combout ;
wire \tiny_cpu|Add0~12_combout ;
wire \tiny_cpu|Selector4~0_combout ;
wire \tiny_cpu|Selector4~1_combout ;
wire \tiny_cpu|Mux17~2_combout ;
wire \tiny_cpu|Mux17~7_combout ;
wire \tiny_cpu|Mux17~8_combout ;
wire \tiny_cpu|Add3~12_combout ;
wire \tiny_cpu|Mux17~9_combout ;
wire \tiny_cpu|Mux17~10_combout ;
wire \tiny_cpu|Mux17~11_combout ;
wire \tiny_cpu|Mux18~0_combout ;
wire \tiny_cpu|Mux18~1_combout ;
wire \tiny_cpu|Add3~10_combout ;
wire \tiny_cpu|Mux18~2_combout ;
wire \tiny_cpu|Mux18~3_combout ;
wire \tiny_cpu|Mux18~4_combout ;
wire \tiny_cpu|Add3~8_combout ;
wire \tiny_cpu|Add0~10_combout ;
wire \tiny_cpu|Mux19~1_combout ;
wire \tiny_cpu|Mux19~2_combout ;
wire \tiny_cpu|Mux19~3_combout ;
wire \tiny_cpu|Mux19~4_combout ;
wire \tiny_cpu|Selector7~0_combout ;
wire \tiny_cpu|Selector7~2_combout ;
wire \tiny_cpu|Selector7~3_combout ;
wire \tiny_cpu|Add3~6_combout ;
wire \tiny_cpu|Selector7~1_combout ;
wire \tiny_cpu|Mux20~0_combout ;
wire \tiny_cpu|Mux20~1_combout ;
wire \tiny_cpu|Mux20~2_combout ;
wire \tiny_cpu|Mux20~3_combout ;
wire \tiny_cpu|ID|WideOr0~0_combout ;
wire \tiny_cpu|ID|WideOr1~0_combout ;
wire \tiny_cpu|ID|WideOr0~2_combout ;
wire \tiny_cpu|state[4]~8_regout ;
wire \tiny_cpu|Mux17~0_combout ;
wire \tiny_cpu|instruction_register[0]~48_combout ;
wire \tiny_cpu|state[2]~11_combout ;
wire \tiny_cpu|state[3]~6_regout ;
wire \tiny_cpu|register_A[0]~91_combout ;
wire \tiny_cpu|ID|WideOr2~0_combout ;
wire \tiny_cpu|ID|WideOr2~1_combout ;
wire \tiny_cpu|Selector0~0_combout ;
wire \tiny_cpu|Selector0~1_combout ;
wire \tiny_cpu|program_counter[4]~37_combout ;
wire \tiny_cpu|Add3~4_combout ;
wire \tiny_cpu|Add0~9_combout ;
wire \tiny_cpu|Mux21~1_combout ;
wire \tiny_cpu|Mux21~2_combout ;
wire \tiny_cpu|Mux21~3_combout ;
wire \tiny_cpu|Mux21~4_combout ;
wire \tiny_cpu|ShiftRight0~33_combout ;
wire \tiny_cpu|Add0~63_combout ;
wire \tiny_cpu|Add0~62 ;
wire \tiny_cpu|Add0~64_combout ;
wire \tiny_cpu|Mux0~0_combout ;
wire \tiny_cpu|Mux0~1_combout ;
wire \tiny_cpu|Mux0~2_combout ;
wire \tiny_cpu|Mux0~3_combout ;
wire \tiny_cpu|Mux0~4_combout ;
wire \tiny_cpu|Mux0~5_combout ;
wire \tiny_cpu|Mux0~6_combout ;
wire \tiny_cpu|Mux16~3_combout ;
wire \tiny_cpu|Mux16~0_combout ;
wire \tiny_cpu|Mux16~2_combout ;
wire \tiny_cpu|Mux16~4_combout ;
wire \tiny_cpu|Mux16~5_combout ;
wire \tiny_cpu|Mux22~0_combout ;
wire \tiny_cpu|Add0~8_combout ;
wire \tiny_cpu|IF|incremented_program_counter[1]~2_combout ;
wire \tiny_cpu|Selector9~0_combout ;
wire \tiny_cpu|Selector9~1_combout ;
wire \tiny_cpu|Add3~2_combout ;
wire \tiny_cpu|Mux22~1_combout ;
wire \tiny_cpu|Mux22~2_combout ;
wire \tiny_cpu|Mux22~3_combout ;
wire \tiny_cpu|Mux22~4_combout ;
wire \tiny_cpu|ID|WideOr1~1_combout ;
wire \tiny_cpu|ID|WideOr1~2_combout ;
wire \tiny_cpu|state[3]~5_regout ;
wire \tiny_cpu|state[3]~10_combout ;
wire \tiny_cpu|ID|WideOr4~1_combout ;
wire \tiny_cpu|Selector2~0_combout ;
wire \tiny_cpu|Selector2~1_combout ;
wire \tiny_cpu|Mux17~5_combout ;
wire \tiny_cpu|Mux17~4_combout ;
wire \tiny_cpu|Mux17~6_combout ;
wire \tiny_cpu|Add3~0_combout ;
wire \tiny_cpu|Mux23~0_combout ;
wire \tiny_cpu|Mux23~1_combout ;
wire \tiny_cpu|Mux23~2_combout ;
wire \tiny_cpu|Mux23~3_combout ;
wire \tiny_cpu|Mux23~4_combout ;
wire \tiny_cpu|Mux15~0_combout ;
wire \tiny_cpu|ShiftRight0~0_combout ;
wire \tiny_cpu|ShiftRight0~1_combout ;
wire \tiny_cpu|ShiftRight0~2_combout ;
wire \tiny_cpu|Mux15~1_combout ;
wire \tiny_cpu|Add0~5_combout ;
wire \tiny_cpu|Mux15~2_combout ;
wire \tiny_cpu|Mux15~3_combout ;
wire \tiny_cpu|Mux15~5_combout ;
wire \tiny_cpu|Mux15~6_combout ;
wire \tiny_cpu|Mux15~4_combout ;
wire \tiny_cpu|ID|WideOr4~0_combout ;
wire \tiny_cpu|ID|WideOr3~0_combout ;
wire \tiny_cpu|Selector1~3_combout ;
wire \tiny_cpu|Selector1~2_combout ;
wire \tiny_cpu|Selector1~1_combout ;
wire \tiny_cpu|Selector1~4_combout ;
wire \tiny_cpu|Selector25~0_combout ;
wire \tiny_cpu|out[1]~0_combout ;
wire \Mux8~3_combout ;
wire \Mux14~3_combout ;
wire \Mux8~2_combout ;
wire \Mux8~1_combout ;
wire \Mux13~1_combout ;
wire \Mux13~2_combout ;
wire \Mux13~3_combout ;
wire \tiny_cpu|Selector23~0_combout ;
wire \Mux12~3_combout ;
wire \Mux8~0_combout ;
wire \Mux15~2_combout ;
wire \Mux15~3_combout ;
wire \d0|WideOr6~0_combout ;
wire \d0|WideOr5~0_combout ;
wire \d0|WideOr4~0_combout ;
wire \d0|WideOr3~0_combout ;
wire \d0|WideOr2~0_combout ;
wire \d0|WideOr1~0_combout ;
wire \d0|WideOr0~0_combout ;
wire \tiny_cpu|Selector20~0_combout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \Mux9~2_combout ;
wire \Mux9~3_combout ;
wire \Mux8~4_combout ;
wire \Mux8~5_combout ;
wire \Mux8~6_combout ;
wire \tiny_cpu|Selector19~0_combout ;
wire \Mux8~7_combout ;
wire \Mux10~0_combout ;
wire \Mux10~1_combout ;
wire \Mux10~2_combout ;
wire \Mux10~3_combout ;
wire \Mux11~0_combout ;
wire \Mux11~1_combout ;
wire \Mux11~2_combout ;
wire \Mux11~3_combout ;
wire \d1|WideOr6~0_combout ;
wire \d1|WideOr5~0_combout ;
wire \d1|WideOr4~0_combout ;
wire \d1|WideOr3~0_combout ;
wire \d1|WideOr2~0_combout ;
wire \d1|WideOr1~0_combout ;
wire \d1|WideOr0~0_combout ;
wire \tiny_cpu|Selector18~0_combout ;
wire \Mux7~0_combout ;
wire \Mux4~0_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \tiny_cpu|Selector15~0_combout ;
wire \Mux4~2_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Mux4~1_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \tiny_cpu|Selector16~0_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \d2|WideOr6~0_combout ;
wire \d2|WideOr5~0_combout ;
wire \d2|WideOr4~0_combout ;
wire \d2|WideOr3~0_combout ;
wire \d2|WideOr2~0_combout ;
wire \d2|WideOr1~0_combout ;
wire \d2|WideOr0~0_combout ;
wire \tiny_cpu|Selector13~0_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux0~3_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mux3~1_combout ;
wire \tiny_cpu|Selector14~0_combout ;
wire \Mux3~0_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \d3|WideOr6~0_combout ;
wire \d3|WideOr5~0_combout ;
wire \d3|WideOr4~0_combout ;
wire \d3|WideOr3~0_combout ;
wire \d3|WideOr2~0_combout ;
wire \d3|WideOr1~0_combout ;
wire \d3|WideOr0~0_combout ;
wire [15:0] \tiny_cpu|RAM|auto_generated|q_a ;
wire [15:0] \tiny_cpu|instruction_register ;
wire [15:0] \tiny_cpu|out ;
wire [7:0] \tiny_cpu|program_counter ;
wire [3:0] \tiny_cpu|randomNumber ;
wire [15:0] \tiny_cpu|register_A ;
wire [4:0] \tiny_cpu|state ;
wire [31:0] \clk1Hzfrom50MHz|div ;
wire [3:0] \KEY~combout ;
wire [9:0] \SW~combout ;

wire [15:0] \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \tiny_cpu|RAM|auto_generated|q_a [0] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \tiny_cpu|RAM|auto_generated|q_a [1] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \tiny_cpu|RAM|auto_generated|q_a [2] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \tiny_cpu|RAM|auto_generated|q_a [3] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \tiny_cpu|RAM|auto_generated|q_a [4] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \tiny_cpu|RAM|auto_generated|q_a [5] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \tiny_cpu|RAM|auto_generated|q_a [6] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \tiny_cpu|RAM|auto_generated|q_a [7] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \tiny_cpu|RAM|auto_generated|q_a [8] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \tiny_cpu|RAM|auto_generated|q_a [9] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \tiny_cpu|RAM|auto_generated|q_a [10] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \tiny_cpu|RAM|auto_generated|q_a [11] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \tiny_cpu|RAM|auto_generated|q_a [12] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \tiny_cpu|RAM|auto_generated|q_a [13] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \tiny_cpu|RAM|auto_generated|q_a [14] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \tiny_cpu|RAM|auto_generated|q_a [15] = \tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// atom is at LCCOMB_X19_Y13_N6
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[2]~4 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[2]~4_combout  = \tiny_cpu|program_counter [2] & (\tiny_cpu|IF|incremented_program_counter[1]~3  $ GND) # !\tiny_cpu|program_counter [2] & !\tiny_cpu|IF|incremented_program_counter[1]~3  & VCC
// \tiny_cpu|IF|incremented_program_counter[2]~5  = CARRY(\tiny_cpu|program_counter [2] & !\tiny_cpu|IF|incremented_program_counter[1]~3 )

	.dataa(\tiny_cpu|program_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|IF|incremented_program_counter[1]~3 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[2]~4_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[2]~5 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[2]~4 .lut_mask = 16'hA50A;
defparam \tiny_cpu|IF|incremented_program_counter[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N8
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[3]~6 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[3]~6_combout  = \tiny_cpu|program_counter [3] & !\tiny_cpu|IF|incremented_program_counter[2]~5  # !\tiny_cpu|program_counter [3] & (\tiny_cpu|IF|incremented_program_counter[2]~5  # GND)
// \tiny_cpu|IF|incremented_program_counter[3]~7  = CARRY(!\tiny_cpu|IF|incremented_program_counter[2]~5  # !\tiny_cpu|program_counter [3])

	.dataa(\tiny_cpu|program_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|IF|incremented_program_counter[2]~5 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[3]~6_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[3]~7 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[3]~6 .lut_mask = 16'h5A5F;
defparam \tiny_cpu|IF|incremented_program_counter[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N10
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[4]~8 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[4]~8_combout  = \tiny_cpu|program_counter [4] & (\tiny_cpu|IF|incremented_program_counter[3]~7  $ GND) # !\tiny_cpu|program_counter [4] & !\tiny_cpu|IF|incremented_program_counter[3]~7  & VCC
// \tiny_cpu|IF|incremented_program_counter[4]~9  = CARRY(\tiny_cpu|program_counter [4] & !\tiny_cpu|IF|incremented_program_counter[3]~7 )

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|IF|incremented_program_counter[3]~7 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[4]~8_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[4]~9 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[4]~8 .lut_mask = 16'hC30C;
defparam \tiny_cpu|IF|incremented_program_counter[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N14
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[6]~12 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[6]~12_combout  = \tiny_cpu|program_counter [6] & (\tiny_cpu|IF|incremented_program_counter[5]~11  $ GND) # !\tiny_cpu|program_counter [6] & !\tiny_cpu|IF|incremented_program_counter[5]~11  & VCC
// \tiny_cpu|IF|incremented_program_counter[6]~13  = CARRY(\tiny_cpu|program_counter [6] & !\tiny_cpu|IF|incremented_program_counter[5]~11 )

	.dataa(\tiny_cpu|program_counter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|IF|incremented_program_counter[5]~11 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[6]~12_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[6]~13 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[6]~12 .lut_mask = 16'hA50A;
defparam \tiny_cpu|IF|incremented_program_counter[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X12_Y11_N1
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[0]~160_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [0]));

// atom is at LCFF_X12_Y11_N3
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[1]~162_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [1]));

// atom is at LCFF_X12_Y11_N5
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[2]~164_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [2]));

// atom is at LCFF_X12_Y11_N7
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[3]~166_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [3]));

// atom is at LCFF_X12_Y11_N15
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[7]~174_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [7]));

// atom is at LCFF_X12_Y11_N9
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[4]~168_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [4]));

// atom is at LCFF_X12_Y11_N11
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[5]~170_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [5]));

// atom is at LCFF_X12_Y11_N13
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[6]~172_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [6]));

// atom is at LCFF_X12_Y11_N21
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[10]~180_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [10]));

// atom is at LCFF_X12_Y11_N17
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[8]~176_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [8]));

// atom is at LCFF_X12_Y11_N23
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[11]~182_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [11]));

// atom is at LCFF_X12_Y11_N27
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[13]~186_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [13]));

// atom is at LCFF_X12_Y11_N31
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[15]~190_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [15]));

// atom is at LCFF_X12_Y10_N7
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[19]~198_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [19]));

// atom is at LCFF_X12_Y11_N29
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[14]~188_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [14]));

// atom is at LCFF_X12_Y10_N1
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[16]~192_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [16]));

// atom is at LCFF_X12_Y10_N9
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[20]~200_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [20]));

// atom is at LCFF_X12_Y10_N11
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[21]~202_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [21]));

// atom is at LCFF_X12_Y10_N13
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[22]~204_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [22]));

// atom is at LCFF_X12_Y10_N17
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[24]~208_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [24]));

// atom is at LCFF_X12_Y10_N19
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[25]~210_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [25]));

// atom is at LCFF_X12_Y10_N21
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[26]~212_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [26]));

// atom is at LCFF_X12_Y10_N23
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[27]~214_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [27]));

// atom is at LCFF_X12_Y10_N25
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[28]~216_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [28]));

// atom is at LCFF_X12_Y10_N27
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[29]~218_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [29]));

// atom is at LCFF_X12_Y10_N29
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[30]~220_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [30]));

// atom is at LCFF_X12_Y10_N31
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[31]~222_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [31]));

// atom is at LCFF_X12_Y10_N3
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[17]~194_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [17]));

// atom is at LCFF_X12_Y10_N5
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[18]~196_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [18]));

// atom is at LCFF_X12_Y11_N19
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[9]~178_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [9]));

// atom is at LCFF_X12_Y11_N25
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[12]~184_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [12]));

// atom is at LCFF_X12_Y10_N15
cycloneii_lcell_ff \clk1Hzfrom50MHz|div[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|div[23]~206_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(\clk1Hzfrom50MHz|en~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|div [23]));

// atom is at LCCOMB_X12_Y11_N0
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[0]~160 (
// Equation(s):
// \clk1Hzfrom50MHz|div[0]~160_combout  = \clk1Hzfrom50MHz|div [0] $ VCC
// \clk1Hzfrom50MHz|div[0]~161  = CARRY(\clk1Hzfrom50MHz|div [0])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|div[0]~160_combout ),
	.cout(\clk1Hzfrom50MHz|div[0]~161 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[0]~160 .lut_mask = 16'h33CC;
defparam \clk1Hzfrom50MHz|div[0]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N2
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[1]~162 (
// Equation(s):
// \clk1Hzfrom50MHz|div[1]~162_combout  = \clk1Hzfrom50MHz|div [1] & !\clk1Hzfrom50MHz|div[0]~161  # !\clk1Hzfrom50MHz|div [1] & (\clk1Hzfrom50MHz|div[0]~161  # GND)
// \clk1Hzfrom50MHz|div[1]~163  = CARRY(!\clk1Hzfrom50MHz|div[0]~161  # !\clk1Hzfrom50MHz|div [1])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[0]~161 ),
	.combout(\clk1Hzfrom50MHz|div[1]~162_combout ),
	.cout(\clk1Hzfrom50MHz|div[1]~163 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[1]~162 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[1]~162 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N4
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[2]~164 (
// Equation(s):
// \clk1Hzfrom50MHz|div[2]~164_combout  = \clk1Hzfrom50MHz|div [2] & (\clk1Hzfrom50MHz|div[1]~163  $ GND) # !\clk1Hzfrom50MHz|div [2] & !\clk1Hzfrom50MHz|div[1]~163  & VCC
// \clk1Hzfrom50MHz|div[2]~165  = CARRY(\clk1Hzfrom50MHz|div [2] & !\clk1Hzfrom50MHz|div[1]~163 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[1]~163 ),
	.combout(\clk1Hzfrom50MHz|div[2]~164_combout ),
	.cout(\clk1Hzfrom50MHz|div[2]~165 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[2]~164 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[2]~164 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N6
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[3]~166 (
// Equation(s):
// \clk1Hzfrom50MHz|div[3]~166_combout  = \clk1Hzfrom50MHz|div [3] & !\clk1Hzfrom50MHz|div[2]~165  # !\clk1Hzfrom50MHz|div [3] & (\clk1Hzfrom50MHz|div[2]~165  # GND)
// \clk1Hzfrom50MHz|div[3]~167  = CARRY(!\clk1Hzfrom50MHz|div[2]~165  # !\clk1Hzfrom50MHz|div [3])

	.dataa(\clk1Hzfrom50MHz|div [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[2]~165 ),
	.combout(\clk1Hzfrom50MHz|div[3]~166_combout ),
	.cout(\clk1Hzfrom50MHz|div[3]~167 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[3]~166 .lut_mask = 16'h5A5F;
defparam \clk1Hzfrom50MHz|div[3]~166 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N8
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[4]~168 (
// Equation(s):
// \clk1Hzfrom50MHz|div[4]~168_combout  = \clk1Hzfrom50MHz|div [4] & (\clk1Hzfrom50MHz|div[3]~167  $ GND) # !\clk1Hzfrom50MHz|div [4] & !\clk1Hzfrom50MHz|div[3]~167  & VCC
// \clk1Hzfrom50MHz|div[4]~169  = CARRY(\clk1Hzfrom50MHz|div [4] & !\clk1Hzfrom50MHz|div[3]~167 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[3]~167 ),
	.combout(\clk1Hzfrom50MHz|div[4]~168_combout ),
	.cout(\clk1Hzfrom50MHz|div[4]~169 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[4]~168 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[4]~168 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N10
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[5]~170 (
// Equation(s):
// \clk1Hzfrom50MHz|div[5]~170_combout  = \clk1Hzfrom50MHz|div [5] & !\clk1Hzfrom50MHz|div[4]~169  # !\clk1Hzfrom50MHz|div [5] & (\clk1Hzfrom50MHz|div[4]~169  # GND)
// \clk1Hzfrom50MHz|div[5]~171  = CARRY(!\clk1Hzfrom50MHz|div[4]~169  # !\clk1Hzfrom50MHz|div [5])

	.dataa(\clk1Hzfrom50MHz|div [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[4]~169 ),
	.combout(\clk1Hzfrom50MHz|div[5]~170_combout ),
	.cout(\clk1Hzfrom50MHz|div[5]~171 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[5]~170 .lut_mask = 16'h5A5F;
defparam \clk1Hzfrom50MHz|div[5]~170 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N12
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[6]~172 (
// Equation(s):
// \clk1Hzfrom50MHz|div[6]~172_combout  = \clk1Hzfrom50MHz|div [6] & (\clk1Hzfrom50MHz|div[5]~171  $ GND) # !\clk1Hzfrom50MHz|div [6] & !\clk1Hzfrom50MHz|div[5]~171  & VCC
// \clk1Hzfrom50MHz|div[6]~173  = CARRY(\clk1Hzfrom50MHz|div [6] & !\clk1Hzfrom50MHz|div[5]~171 )

	.dataa(\clk1Hzfrom50MHz|div [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[5]~171 ),
	.combout(\clk1Hzfrom50MHz|div[6]~172_combout ),
	.cout(\clk1Hzfrom50MHz|div[6]~173 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[6]~172 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[6]~172 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N14
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[7]~174 (
// Equation(s):
// \clk1Hzfrom50MHz|div[7]~174_combout  = \clk1Hzfrom50MHz|div [7] & !\clk1Hzfrom50MHz|div[6]~173  # !\clk1Hzfrom50MHz|div [7] & (\clk1Hzfrom50MHz|div[6]~173  # GND)
// \clk1Hzfrom50MHz|div[7]~175  = CARRY(!\clk1Hzfrom50MHz|div[6]~173  # !\clk1Hzfrom50MHz|div [7])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[6]~173 ),
	.combout(\clk1Hzfrom50MHz|div[7]~174_combout ),
	.cout(\clk1Hzfrom50MHz|div[7]~175 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[7]~174 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[7]~174 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N16
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[8]~176 (
// Equation(s):
// \clk1Hzfrom50MHz|div[8]~176_combout  = \clk1Hzfrom50MHz|div [8] & (\clk1Hzfrom50MHz|div[7]~175  $ GND) # !\clk1Hzfrom50MHz|div [8] & !\clk1Hzfrom50MHz|div[7]~175  & VCC
// \clk1Hzfrom50MHz|div[8]~177  = CARRY(\clk1Hzfrom50MHz|div [8] & !\clk1Hzfrom50MHz|div[7]~175 )

	.dataa(\clk1Hzfrom50MHz|div [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[7]~175 ),
	.combout(\clk1Hzfrom50MHz|div[8]~176_combout ),
	.cout(\clk1Hzfrom50MHz|div[8]~177 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[8]~176 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[8]~176 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N18
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[9]~178 (
// Equation(s):
// \clk1Hzfrom50MHz|div[9]~178_combout  = \clk1Hzfrom50MHz|div [9] & !\clk1Hzfrom50MHz|div[8]~177  # !\clk1Hzfrom50MHz|div [9] & (\clk1Hzfrom50MHz|div[8]~177  # GND)
// \clk1Hzfrom50MHz|div[9]~179  = CARRY(!\clk1Hzfrom50MHz|div[8]~177  # !\clk1Hzfrom50MHz|div [9])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[8]~177 ),
	.combout(\clk1Hzfrom50MHz|div[9]~178_combout ),
	.cout(\clk1Hzfrom50MHz|div[9]~179 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[9]~178 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[9]~178 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N20
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[10]~180 (
// Equation(s):
// \clk1Hzfrom50MHz|div[10]~180_combout  = \clk1Hzfrom50MHz|div [10] & (\clk1Hzfrom50MHz|div[9]~179  $ GND) # !\clk1Hzfrom50MHz|div [10] & !\clk1Hzfrom50MHz|div[9]~179  & VCC
// \clk1Hzfrom50MHz|div[10]~181  = CARRY(\clk1Hzfrom50MHz|div [10] & !\clk1Hzfrom50MHz|div[9]~179 )

	.dataa(\clk1Hzfrom50MHz|div [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[9]~179 ),
	.combout(\clk1Hzfrom50MHz|div[10]~180_combout ),
	.cout(\clk1Hzfrom50MHz|div[10]~181 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[10]~180 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[10]~180 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N22
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[11]~182 (
// Equation(s):
// \clk1Hzfrom50MHz|div[11]~182_combout  = \clk1Hzfrom50MHz|div [11] & !\clk1Hzfrom50MHz|div[10]~181  # !\clk1Hzfrom50MHz|div [11] & (\clk1Hzfrom50MHz|div[10]~181  # GND)
// \clk1Hzfrom50MHz|div[11]~183  = CARRY(!\clk1Hzfrom50MHz|div[10]~181  # !\clk1Hzfrom50MHz|div [11])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[10]~181 ),
	.combout(\clk1Hzfrom50MHz|div[11]~182_combout ),
	.cout(\clk1Hzfrom50MHz|div[11]~183 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[11]~182 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[11]~182 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N24
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[12]~184 (
// Equation(s):
// \clk1Hzfrom50MHz|div[12]~184_combout  = \clk1Hzfrom50MHz|div [12] & (\clk1Hzfrom50MHz|div[11]~183  $ GND) # !\clk1Hzfrom50MHz|div [12] & !\clk1Hzfrom50MHz|div[11]~183  & VCC
// \clk1Hzfrom50MHz|div[12]~185  = CARRY(\clk1Hzfrom50MHz|div [12] & !\clk1Hzfrom50MHz|div[11]~183 )

	.dataa(\clk1Hzfrom50MHz|div [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[11]~183 ),
	.combout(\clk1Hzfrom50MHz|div[12]~184_combout ),
	.cout(\clk1Hzfrom50MHz|div[12]~185 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[12]~184 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[12]~184 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N26
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[13]~186 (
// Equation(s):
// \clk1Hzfrom50MHz|div[13]~186_combout  = \clk1Hzfrom50MHz|div [13] & !\clk1Hzfrom50MHz|div[12]~185  # !\clk1Hzfrom50MHz|div [13] & (\clk1Hzfrom50MHz|div[12]~185  # GND)
// \clk1Hzfrom50MHz|div[13]~187  = CARRY(!\clk1Hzfrom50MHz|div[12]~185  # !\clk1Hzfrom50MHz|div [13])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[12]~185 ),
	.combout(\clk1Hzfrom50MHz|div[13]~186_combout ),
	.cout(\clk1Hzfrom50MHz|div[13]~187 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[13]~186 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[13]~186 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N28
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[14]~188 (
// Equation(s):
// \clk1Hzfrom50MHz|div[14]~188_combout  = \clk1Hzfrom50MHz|div [14] & (\clk1Hzfrom50MHz|div[13]~187  $ GND) # !\clk1Hzfrom50MHz|div [14] & !\clk1Hzfrom50MHz|div[13]~187  & VCC
// \clk1Hzfrom50MHz|div[14]~189  = CARRY(\clk1Hzfrom50MHz|div [14] & !\clk1Hzfrom50MHz|div[13]~187 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[13]~187 ),
	.combout(\clk1Hzfrom50MHz|div[14]~188_combout ),
	.cout(\clk1Hzfrom50MHz|div[14]~189 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[14]~188 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[14]~188 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y11_N30
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[15]~190 (
// Equation(s):
// \clk1Hzfrom50MHz|div[15]~190_combout  = \clk1Hzfrom50MHz|div [15] & !\clk1Hzfrom50MHz|div[14]~189  # !\clk1Hzfrom50MHz|div [15] & (\clk1Hzfrom50MHz|div[14]~189  # GND)
// \clk1Hzfrom50MHz|div[15]~191  = CARRY(!\clk1Hzfrom50MHz|div[14]~189  # !\clk1Hzfrom50MHz|div [15])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[14]~189 ),
	.combout(\clk1Hzfrom50MHz|div[15]~190_combout ),
	.cout(\clk1Hzfrom50MHz|div[15]~191 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[15]~190 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[15]~190 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N0
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[16]~192 (
// Equation(s):
// \clk1Hzfrom50MHz|div[16]~192_combout  = \clk1Hzfrom50MHz|div [16] & (\clk1Hzfrom50MHz|div[15]~191  $ GND) # !\clk1Hzfrom50MHz|div [16] & !\clk1Hzfrom50MHz|div[15]~191  & VCC
// \clk1Hzfrom50MHz|div[16]~193  = CARRY(\clk1Hzfrom50MHz|div [16] & !\clk1Hzfrom50MHz|div[15]~191 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[15]~191 ),
	.combout(\clk1Hzfrom50MHz|div[16]~192_combout ),
	.cout(\clk1Hzfrom50MHz|div[16]~193 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[16]~192 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[16]~192 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N2
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[17]~194 (
// Equation(s):
// \clk1Hzfrom50MHz|div[17]~194_combout  = \clk1Hzfrom50MHz|div [17] & !\clk1Hzfrom50MHz|div[16]~193  # !\clk1Hzfrom50MHz|div [17] & (\clk1Hzfrom50MHz|div[16]~193  # GND)
// \clk1Hzfrom50MHz|div[17]~195  = CARRY(!\clk1Hzfrom50MHz|div[16]~193  # !\clk1Hzfrom50MHz|div [17])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[16]~193 ),
	.combout(\clk1Hzfrom50MHz|div[17]~194_combout ),
	.cout(\clk1Hzfrom50MHz|div[17]~195 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[17]~194 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[17]~194 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N4
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[18]~196 (
// Equation(s):
// \clk1Hzfrom50MHz|div[18]~196_combout  = \clk1Hzfrom50MHz|div [18] & (\clk1Hzfrom50MHz|div[17]~195  $ GND) # !\clk1Hzfrom50MHz|div [18] & !\clk1Hzfrom50MHz|div[17]~195  & VCC
// \clk1Hzfrom50MHz|div[18]~197  = CARRY(\clk1Hzfrom50MHz|div [18] & !\clk1Hzfrom50MHz|div[17]~195 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[17]~195 ),
	.combout(\clk1Hzfrom50MHz|div[18]~196_combout ),
	.cout(\clk1Hzfrom50MHz|div[18]~197 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[18]~196 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[18]~196 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N6
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[19]~198 (
// Equation(s):
// \clk1Hzfrom50MHz|div[19]~198_combout  = \clk1Hzfrom50MHz|div [19] & !\clk1Hzfrom50MHz|div[18]~197  # !\clk1Hzfrom50MHz|div [19] & (\clk1Hzfrom50MHz|div[18]~197  # GND)
// \clk1Hzfrom50MHz|div[19]~199  = CARRY(!\clk1Hzfrom50MHz|div[18]~197  # !\clk1Hzfrom50MHz|div [19])

	.dataa(\clk1Hzfrom50MHz|div [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[18]~197 ),
	.combout(\clk1Hzfrom50MHz|div[19]~198_combout ),
	.cout(\clk1Hzfrom50MHz|div[19]~199 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[19]~198 .lut_mask = 16'h5A5F;
defparam \clk1Hzfrom50MHz|div[19]~198 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N8
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[20]~200 (
// Equation(s):
// \clk1Hzfrom50MHz|div[20]~200_combout  = \clk1Hzfrom50MHz|div [20] & (\clk1Hzfrom50MHz|div[19]~199  $ GND) # !\clk1Hzfrom50MHz|div [20] & !\clk1Hzfrom50MHz|div[19]~199  & VCC
// \clk1Hzfrom50MHz|div[20]~201  = CARRY(\clk1Hzfrom50MHz|div [20] & !\clk1Hzfrom50MHz|div[19]~199 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[19]~199 ),
	.combout(\clk1Hzfrom50MHz|div[20]~200_combout ),
	.cout(\clk1Hzfrom50MHz|div[20]~201 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[20]~200 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[20]~200 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N10
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[21]~202 (
// Equation(s):
// \clk1Hzfrom50MHz|div[21]~202_combout  = \clk1Hzfrom50MHz|div [21] & !\clk1Hzfrom50MHz|div[20]~201  # !\clk1Hzfrom50MHz|div [21] & (\clk1Hzfrom50MHz|div[20]~201  # GND)
// \clk1Hzfrom50MHz|div[21]~203  = CARRY(!\clk1Hzfrom50MHz|div[20]~201  # !\clk1Hzfrom50MHz|div [21])

	.dataa(\clk1Hzfrom50MHz|div [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[20]~201 ),
	.combout(\clk1Hzfrom50MHz|div[21]~202_combout ),
	.cout(\clk1Hzfrom50MHz|div[21]~203 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[21]~202 .lut_mask = 16'h5A5F;
defparam \clk1Hzfrom50MHz|div[21]~202 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N12
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[22]~204 (
// Equation(s):
// \clk1Hzfrom50MHz|div[22]~204_combout  = \clk1Hzfrom50MHz|div [22] & (\clk1Hzfrom50MHz|div[21]~203  $ GND) # !\clk1Hzfrom50MHz|div [22] & !\clk1Hzfrom50MHz|div[21]~203  & VCC
// \clk1Hzfrom50MHz|div[22]~205  = CARRY(\clk1Hzfrom50MHz|div [22] & !\clk1Hzfrom50MHz|div[21]~203 )

	.dataa(\clk1Hzfrom50MHz|div [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[21]~203 ),
	.combout(\clk1Hzfrom50MHz|div[22]~204_combout ),
	.cout(\clk1Hzfrom50MHz|div[22]~205 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[22]~204 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[22]~204 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N14
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[23]~206 (
// Equation(s):
// \clk1Hzfrom50MHz|div[23]~206_combout  = \clk1Hzfrom50MHz|div [23] & !\clk1Hzfrom50MHz|div[22]~205  # !\clk1Hzfrom50MHz|div [23] & (\clk1Hzfrom50MHz|div[22]~205  # GND)
// \clk1Hzfrom50MHz|div[23]~207  = CARRY(!\clk1Hzfrom50MHz|div[22]~205  # !\clk1Hzfrom50MHz|div [23])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[22]~205 ),
	.combout(\clk1Hzfrom50MHz|div[23]~206_combout ),
	.cout(\clk1Hzfrom50MHz|div[23]~207 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[23]~206 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[23]~206 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N16
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[24]~208 (
// Equation(s):
// \clk1Hzfrom50MHz|div[24]~208_combout  = \clk1Hzfrom50MHz|div [24] & (\clk1Hzfrom50MHz|div[23]~207  $ GND) # !\clk1Hzfrom50MHz|div [24] & !\clk1Hzfrom50MHz|div[23]~207  & VCC
// \clk1Hzfrom50MHz|div[24]~209  = CARRY(\clk1Hzfrom50MHz|div [24] & !\clk1Hzfrom50MHz|div[23]~207 )

	.dataa(\clk1Hzfrom50MHz|div [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[23]~207 ),
	.combout(\clk1Hzfrom50MHz|div[24]~208_combout ),
	.cout(\clk1Hzfrom50MHz|div[24]~209 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[24]~208 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[24]~208 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N18
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[25]~210 (
// Equation(s):
// \clk1Hzfrom50MHz|div[25]~210_combout  = \clk1Hzfrom50MHz|div [25] & !\clk1Hzfrom50MHz|div[24]~209  # !\clk1Hzfrom50MHz|div [25] & (\clk1Hzfrom50MHz|div[24]~209  # GND)
// \clk1Hzfrom50MHz|div[25]~211  = CARRY(!\clk1Hzfrom50MHz|div[24]~209  # !\clk1Hzfrom50MHz|div [25])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[24]~209 ),
	.combout(\clk1Hzfrom50MHz|div[25]~210_combout ),
	.cout(\clk1Hzfrom50MHz|div[25]~211 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[25]~210 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[25]~210 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N20
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[26]~212 (
// Equation(s):
// \clk1Hzfrom50MHz|div[26]~212_combout  = \clk1Hzfrom50MHz|div [26] & (\clk1Hzfrom50MHz|div[25]~211  $ GND) # !\clk1Hzfrom50MHz|div [26] & !\clk1Hzfrom50MHz|div[25]~211  & VCC
// \clk1Hzfrom50MHz|div[26]~213  = CARRY(\clk1Hzfrom50MHz|div [26] & !\clk1Hzfrom50MHz|div[25]~211 )

	.dataa(\clk1Hzfrom50MHz|div [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[25]~211 ),
	.combout(\clk1Hzfrom50MHz|div[26]~212_combout ),
	.cout(\clk1Hzfrom50MHz|div[26]~213 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[26]~212 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[26]~212 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N22
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[27]~214 (
// Equation(s):
// \clk1Hzfrom50MHz|div[27]~214_combout  = \clk1Hzfrom50MHz|div [27] & !\clk1Hzfrom50MHz|div[26]~213  # !\clk1Hzfrom50MHz|div [27] & (\clk1Hzfrom50MHz|div[26]~213  # GND)
// \clk1Hzfrom50MHz|div[27]~215  = CARRY(!\clk1Hzfrom50MHz|div[26]~213  # !\clk1Hzfrom50MHz|div [27])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[26]~213 ),
	.combout(\clk1Hzfrom50MHz|div[27]~214_combout ),
	.cout(\clk1Hzfrom50MHz|div[27]~215 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[27]~214 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[27]~214 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N24
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[28]~216 (
// Equation(s):
// \clk1Hzfrom50MHz|div[28]~216_combout  = \clk1Hzfrom50MHz|div [28] & (\clk1Hzfrom50MHz|div[27]~215  $ GND) # !\clk1Hzfrom50MHz|div [28] & !\clk1Hzfrom50MHz|div[27]~215  & VCC
// \clk1Hzfrom50MHz|div[28]~217  = CARRY(\clk1Hzfrom50MHz|div [28] & !\clk1Hzfrom50MHz|div[27]~215 )

	.dataa(\clk1Hzfrom50MHz|div [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[27]~215 ),
	.combout(\clk1Hzfrom50MHz|div[28]~216_combout ),
	.cout(\clk1Hzfrom50MHz|div[28]~217 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[28]~216 .lut_mask = 16'hA50A;
defparam \clk1Hzfrom50MHz|div[28]~216 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N26
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[29]~218 (
// Equation(s):
// \clk1Hzfrom50MHz|div[29]~218_combout  = \clk1Hzfrom50MHz|div [29] & !\clk1Hzfrom50MHz|div[28]~217  # !\clk1Hzfrom50MHz|div [29] & (\clk1Hzfrom50MHz|div[28]~217  # GND)
// \clk1Hzfrom50MHz|div[29]~219  = CARRY(!\clk1Hzfrom50MHz|div[28]~217  # !\clk1Hzfrom50MHz|div [29])

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[28]~217 ),
	.combout(\clk1Hzfrom50MHz|div[29]~218_combout ),
	.cout(\clk1Hzfrom50MHz|div[29]~219 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[29]~218 .lut_mask = 16'h3C3F;
defparam \clk1Hzfrom50MHz|div[29]~218 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N28
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[30]~220 (
// Equation(s):
// \clk1Hzfrom50MHz|div[30]~220_combout  = \clk1Hzfrom50MHz|div [30] & (\clk1Hzfrom50MHz|div[29]~219  $ GND) # !\clk1Hzfrom50MHz|div [30] & !\clk1Hzfrom50MHz|div[29]~219  & VCC
// \clk1Hzfrom50MHz|div[30]~221  = CARRY(\clk1Hzfrom50MHz|div [30] & !\clk1Hzfrom50MHz|div[29]~219 )

	.dataa(vcc),
	.datab(\clk1Hzfrom50MHz|div [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clk1Hzfrom50MHz|div[29]~219 ),
	.combout(\clk1Hzfrom50MHz|div[30]~220_combout ),
	.cout(\clk1Hzfrom50MHz|div[30]~221 ));
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[30]~220 .lut_mask = 16'hC30C;
defparam \clk1Hzfrom50MHz|div[30]~220 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X12_Y10_N30
cycloneii_lcell_comb \clk1Hzfrom50MHz|div[31]~222 (
// Equation(s):
// \clk1Hzfrom50MHz|div[31]~222_combout  = \clk1Hzfrom50MHz|div[30]~221  $ \clk1Hzfrom50MHz|div [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clk1Hzfrom50MHz|div [31]),
	.cin(\clk1Hzfrom50MHz|div[30]~221 ),
	.combout(\clk1Hzfrom50MHz|div[31]~222_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|div[31]~222 .lut_mask = 16'h0FF0;
defparam \clk1Hzfrom50MHz|div[31]~222 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCFF_X21_Y16_N17
cycloneii_lcell_ff \tiny_cpu|out[0] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector26~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [0]));

// atom is at LCCOMB_X19_Y12_N8
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [0] & !\SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'h00F0;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N22
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = \Mux8~2_combout  & (\Mux15~0_combout  # !\Mux8~1_combout ) # !\Mux8~2_combout  & \tiny_cpu|program_counter [0] & (\Mux8~1_combout )

	.dataa(\tiny_cpu|program_counter [0]),
	.datab(\Mux8~2_combout ),
	.datac(\Mux15~0_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hE2CC;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N16
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [1] & !\SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [1]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'h00F0;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N18
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = \Mux8~2_combout  & (\Mux14~0_combout  # !\Mux8~1_combout ) # !\Mux8~2_combout  & \tiny_cpu|program_counter [1] & (\Mux8~1_combout )

	.dataa(\tiny_cpu|program_counter [1]),
	.datab(\Mux8~2_combout ),
	.datac(\Mux14~0_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hE2CC;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N24
cycloneii_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = \Mux8~0_combout  & (\Mux14~1_combout  & \tiny_cpu|instruction_register [1] # !\Mux14~1_combout  & (\tiny_cpu|register_A [1])) # !\Mux8~0_combout  & \Mux14~1_combout 

	.dataa(\Mux8~0_combout ),
	.datab(\Mux14~1_combout ),
	.datac(\tiny_cpu|instruction_register [1]),
	.datad(\tiny_cpu|register_A [1]),
	.cin(gnd),
	.combout(\Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~2 .lut_mask = 16'hE6C4;
defparam \Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y12_N1
cycloneii_lcell_ff \tiny_cpu|out[2] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector24~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [2]));

// atom is at LCCOMB_X19_Y12_N12
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [2] & !\SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [2]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'h00F0;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N0
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [3] # \SW~combout [1]

	.dataa(vcc),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hFFCC;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N26
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = \Mux8~2_combout  & \Mux12~0_combout  & (\Mux8~1_combout ) # !\Mux8~2_combout  & (\tiny_cpu|program_counter [3] # !\Mux8~1_combout )

	.dataa(\Mux12~0_combout ),
	.datab(\Mux8~2_combout ),
	.datac(\tiny_cpu|program_counter [3]),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hB833;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N14
cycloneii_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = \Mux12~1_combout  & (\tiny_cpu|register_A [3] # !\Mux8~0_combout ) # !\Mux12~1_combout  & \tiny_cpu|instruction_register [3] & (\Mux8~0_combout )

	.dataa(\Mux12~1_combout ),
	.datab(\tiny_cpu|instruction_register [3]),
	.datac(\tiny_cpu|register_A [3]),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~2 .lut_mask = 16'hE4AA;
defparam \Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y12_N25
cycloneii_lcell_ff \tiny_cpu|out[4] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector22~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [4]));

// atom is at LCFF_X18_Y12_N7
cycloneii_lcell_ff \tiny_cpu|out[5] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [5]));

// atom is at LCCOMB_X18_Y16_N30
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = \SW~combout [2] & (\Mux4~1_combout ) # !\SW~combout [2] & (\Mux4~1_combout  & (\tiny_cpu|instruction_register [8]) # !\Mux4~1_combout  & \tiny_cpu|register_A [8])

	.dataa(\SW~combout [2]),
	.datab(\tiny_cpu|register_A [8]),
	.datac(\tiny_cpu|instruction_register [8]),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hFA44;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N25
cycloneii_lcell_ff \tiny_cpu|out[9] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [9]));

// atom is at LCCOMB_X18_Y16_N12
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = \tiny_cpu|out [9] # !\SW~combout [1]

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\tiny_cpu|out [9]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hFF55;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N10
cycloneii_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = \SW~combout [2] & (\Mux4~1_combout ) # !\SW~combout [2] & (\Mux4~1_combout  & (\tiny_cpu|instruction_register [11]) # !\Mux4~1_combout  & \tiny_cpu|register_A [11])

	.dataa(\tiny_cpu|register_A [11]),
	.datab(\tiny_cpu|instruction_register [11]),
	.datac(\SW~combout [2]),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hFC0A;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N15
cycloneii_lcell_ff \tiny_cpu|out[14] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector12~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [14]));

// atom is at LCCOMB_X19_Y16_N8
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = \tiny_cpu|out [14] & \SW~combout [1]

	.dataa(vcc),
	.datab(\tiny_cpu|out [14]),
	.datac(\SW~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hC0C0;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N29
cycloneii_lcell_ff \tiny_cpu|out[15] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector11~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [15]));

// atom is at LCCOMB_X19_Y16_N22
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = \SW~combout [1] & \tiny_cpu|out [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\tiny_cpu|out [15]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hF000;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N14
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = \SW~combout [2] & (\Mux4~1_combout ) # !\SW~combout [2] & (\Mux4~1_combout  & (\tiny_cpu|instruction_register [15]) # !\Mux4~1_combout  & \tiny_cpu|register_A [15])

	.dataa(\tiny_cpu|register_A [15]),
	.datab(\SW~combout [2]),
	.datac(\tiny_cpu|instruction_register [15]),
	.datad(\Mux4~1_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hFC22;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N24
cycloneii_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = \Mux4~0_combout  & (\Mux0~1_combout  & (\Mux0~0_combout ) # !\Mux0~1_combout  & \tiny_cpu|RAM|auto_generated|q_a [15]) # !\Mux4~0_combout  & \Mux0~1_combout 

	.dataa(\Mux4~0_combout ),
	.datab(\Mux0~1_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [15]),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hEC64;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N16
cycloneii_lcell_comb \tiny_cpu|Selector26~0 (
// Equation(s):
// \tiny_cpu|Selector26~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [0]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector26~0 .lut_mask = 16'hC0C0;
defparam \tiny_cpu|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~6 (
// Equation(s):
// \tiny_cpu|ShiftRight0~6_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftRight0~4_combout  # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftRight0~5_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftRight0~4_combout ),
	.datad(\tiny_cpu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~6 .lut_mask = 16'hF3C0;
defparam \tiny_cpu|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N12
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~10 (
// Equation(s):
// \tiny_cpu|ShiftRight0~10_combout  = \tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftRight0~6_combout ) # !\tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftRight0~9_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftRight0~9_combout ),
	.datac(\tiny_cpu|instruction_register [2]),
	.datad(\tiny_cpu|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~10 .lut_mask = 16'hFC0C;
defparam \tiny_cpu|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N22
cycloneii_lcell_comb \tiny_cpu|Add0~2 (
// Equation(s):
// \tiny_cpu|Add0~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|register_A [0]) # !\tiny_cpu|state [1] & \tiny_cpu|instruction_register [0]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(\tiny_cpu|state [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~2 .lut_mask = 16'hF0CC;
defparam \tiny_cpu|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N10
cycloneii_lcell_comb \tiny_cpu|register_A[0]~76 (
// Equation(s):
// \tiny_cpu|register_A[0]~76_combout  = !\tiny_cpu|instruction_register [1] & !\tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [0] & !\tiny_cpu|instruction_register [3]

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|instruction_register [3]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~76_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~76 .lut_mask = 16'h0001;
defparam \tiny_cpu|register_A[0]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N24
cycloneii_lcell_comb \tiny_cpu|Mux16~1 (
// Equation(s):
// \tiny_cpu|Mux16~1_combout  = !\tiny_cpu|register_A [4] & !\tiny_cpu|register_A [7] & !\tiny_cpu|register_A [5] & !\tiny_cpu|register_A [6]

	.dataa(\tiny_cpu|register_A [4]),
	.datab(\tiny_cpu|register_A [7]),
	.datac(\tiny_cpu|register_A [5]),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~1 .lut_mask = 16'h0001;
defparam \tiny_cpu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N16
cycloneii_lcell_comb \tiny_cpu|Equal0~0 (
// Equation(s):
// \tiny_cpu|Equal0~0_combout  = !\tiny_cpu|state [0] & !\tiny_cpu|Mux17~0_combout  & \tiny_cpu|register_A[0]~74_combout  & !\tiny_cpu|state [1]

	.dataa(\tiny_cpu|state [0]),
	.datab(\tiny_cpu|Mux17~0_combout ),
	.datac(\tiny_cpu|register_A[0]~74_combout ),
	.datad(\tiny_cpu|state [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Equal0~0 .lut_mask = 16'h0010;
defparam \tiny_cpu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N6
cycloneii_lcell_comb \tiny_cpu|Add0~11 (
// Equation(s):
// \tiny_cpu|Add0~11_combout  = \tiny_cpu|register_A [15] & \tiny_cpu|instruction_register [5] # !\tiny_cpu|register_A [15] & (\tiny_cpu|state [0] & (\tiny_cpu|program_counter [5]) # !\tiny_cpu|state [0] & \tiny_cpu|instruction_register [5])

	.dataa(\tiny_cpu|instruction_register [5]),
	.datab(\tiny_cpu|register_A [15]),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|program_counter [5]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~11 .lut_mask = 16'hBA8A;
defparam \tiny_cpu|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~17 (
// Equation(s):
// \tiny_cpu|ShiftRight0~17_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [12] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [10])

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|register_A [12]),
	.datad(\tiny_cpu|register_A [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~17 .lut_mask = 16'hF3C0;
defparam \tiny_cpu|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N18
cycloneii_lcell_comb \tiny_cpu|Add0~15 (
// Equation(s):
// \tiny_cpu|Add0~15_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [1] # !\tiny_cpu|state [1] & (\tiny_cpu|instruction_register [1])

	.dataa(\tiny_cpu|state [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [1]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~15 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N0
cycloneii_lcell_comb \tiny_cpu|Selector24~0 (
// Equation(s):
// \tiny_cpu|Selector24~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [2]

	.dataa(\tiny_cpu|state [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector24~0 .lut_mask = 16'hA0A0;
defparam \tiny_cpu|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N28
cycloneii_lcell_comb \tiny_cpu|Add0~19 (
// Equation(s):
// \tiny_cpu|Add0~19_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [2] # !\tiny_cpu|state [1] & (\tiny_cpu|instruction_register [2])

	.dataa(\tiny_cpu|state [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [2]),
	.datad(\tiny_cpu|instruction_register [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~19 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N16
cycloneii_lcell_comb \tiny_cpu|Selector8~0 (
// Equation(s):
// \tiny_cpu|Selector8~0_combout  = \tiny_cpu|state[3]~10_combout  & \tiny_cpu|Add0~9_combout  # !\tiny_cpu|state[3]~10_combout  & (\tiny_cpu|IF|incremented_program_counter[2]~4_combout )

	.dataa(\tiny_cpu|Add0~9_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|IF|incremented_program_counter[2]~4_combout ),
	.datad(\tiny_cpu|state[3]~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector8~0 .lut_mask = 16'hAAF0;
defparam \tiny_cpu|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N2
cycloneii_lcell_comb \tiny_cpu|Mux12~0 (
// Equation(s):
// \tiny_cpu|Mux12~0_combout  = \tiny_cpu|register_A[0]~69_combout  & \tiny_cpu|register_A[0]~68_combout  # !\tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|ShiftRight0~26_combout ) # 
// !\tiny_cpu|register_A[0]~68_combout  & \tiny_cpu|ShiftRight0~11_combout )

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|ShiftRight0~11_combout ),
	.datad(\tiny_cpu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~0 .lut_mask = 16'hDC98;
defparam \tiny_cpu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N8
cycloneii_lcell_comb \tiny_cpu|Mux12~1 (
// Equation(s):
// \tiny_cpu|Mux12~1_combout  = \tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|Mux12~0_combout  & (\tiny_cpu|ShiftRight0~29_combout ) # !\tiny_cpu|Mux12~0_combout  & \tiny_cpu|ShiftRight0~13_combout ) # !\tiny_cpu|register_A[0]~69_combout  & 
// (\tiny_cpu|Mux12~0_combout )

	.dataa(\tiny_cpu|ShiftRight0~13_combout ),
	.datab(\tiny_cpu|ShiftRight0~29_combout ),
	.datac(\tiny_cpu|register_A[0]~69_combout ),
	.datad(\tiny_cpu|Mux12~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~1 .lut_mask = 16'hCFA0;
defparam \tiny_cpu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N22
cycloneii_lcell_comb \tiny_cpu|Add0~23 (
// Equation(s):
// \tiny_cpu|Add0~23_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [3] # !\tiny_cpu|state [1] & (\tiny_cpu|instruction_register [3])

	.dataa(\tiny_cpu|state [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [3]),
	.datad(\tiny_cpu|instruction_register [3]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~23 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N24
cycloneii_lcell_comb \tiny_cpu|Selector22~0 (
// Equation(s):
// \tiny_cpu|Selector22~0_combout  = \tiny_cpu|register_A [4] & \tiny_cpu|state [1]

	.dataa(\tiny_cpu|register_A [4]),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector22~0 .lut_mask = 16'hA0A0;
defparam \tiny_cpu|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N30
cycloneii_lcell_comb \tiny_cpu|Add0~27 (
// Equation(s):
// \tiny_cpu|Add0~27_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [4] # !\tiny_cpu|state [1] & (\tiny_cpu|instruction_register [4])

	.dataa(\tiny_cpu|register_A [4]),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|instruction_register [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~27 .lut_mask = 16'hB8B8;
defparam \tiny_cpu|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N20
cycloneii_lcell_comb \tiny_cpu|register_A[7]~80 (
// Equation(s):
// \tiny_cpu|register_A[7]~80_combout  = !\tiny_cpu|state [2] & (\tiny_cpu|state [1] $ (!\tiny_cpu|state [0] & \tiny_cpu|Mux17~0_combout ))

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[7]~80 .lut_mask = 16'h009A;
defparam \tiny_cpu|register_A[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N12
cycloneii_lcell_comb \tiny_cpu|Selector6~0 (
// Equation(s):
// \tiny_cpu|Selector6~0_combout  = \tiny_cpu|state[3]~10_combout  & (\tiny_cpu|Add0~10_combout ) # !\tiny_cpu|state[3]~10_combout  & \tiny_cpu|IF|incremented_program_counter[4]~8_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|state[3]~10_combout ),
	.datac(\tiny_cpu|IF|incremented_program_counter[4]~8_combout ),
	.datad(\tiny_cpu|Add0~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector6~0 .lut_mask = 16'hFC30;
defparam \tiny_cpu|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N6
cycloneii_lcell_comb \tiny_cpu|Selector21~0 (
// Equation(s):
// \tiny_cpu|Selector21~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [5]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector21~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N20
cycloneii_lcell_comb \tiny_cpu|Add0~31 (
// Equation(s):
// \tiny_cpu|Add0~31_combout  = \tiny_cpu|state [1] & (\tiny_cpu|register_A [5]) # !\tiny_cpu|state [1] & \tiny_cpu|instruction_register [5]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|instruction_register [5]),
	.datad(\tiny_cpu|register_A [5]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~31 .lut_mask = 16'hFC30;
defparam \tiny_cpu|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N8
cycloneii_lcell_comb \tiny_cpu|Add0~35 (
// Equation(s):
// \tiny_cpu|Add0~35_combout  = \tiny_cpu|state [1] & (\tiny_cpu|register_A [6]) # !\tiny_cpu|state [1] & \tiny_cpu|instruction_register [6]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|instruction_register [6]),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~35 .lut_mask = 16'hFC30;
defparam \tiny_cpu|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N16
cycloneii_lcell_comb \tiny_cpu|Add0~39 (
// Equation(s):
// \tiny_cpu|Add0~39_combout  = \tiny_cpu|state [1] & (\tiny_cpu|register_A [7]) # !\tiny_cpu|state [1] & \tiny_cpu|instruction_register [7]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|instruction_register [7]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~39 .lut_mask = 16'hFC30;
defparam \tiny_cpu|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N24
cycloneii_lcell_comb \tiny_cpu|Selector17~0 (
// Equation(s):
// \tiny_cpu|Selector17~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [9]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector17~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N20
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~25 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~25_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [7]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [9]

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [9]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~25 .lut_mask = 16'hFA50;
defparam \tiny_cpu|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N14
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~26 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~26_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~23_combout ) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftLeft0~25_combout 

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(vcc),
	.datac(\tiny_cpu|ShiftLeft0~25_combout ),
	.datad(\tiny_cpu|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~26 .lut_mask = 16'hFA50;
defparam \tiny_cpu|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N30
cycloneii_lcell_comb \tiny_cpu|Add0~48 (
// Equation(s):
// \tiny_cpu|Add0~48_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [10] # !\tiny_cpu|state [1]

	.dataa(\tiny_cpu|state [1]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~48 .lut_mask = 16'hF55F;
defparam \tiny_cpu|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N30
cycloneii_lcell_comb \tiny_cpu|Add0~51 (
// Equation(s):
// \tiny_cpu|Add0~51_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [11] # !\tiny_cpu|state [1]

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~51_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~51 .lut_mask = 16'hAF5F;
defparam \tiny_cpu|Add0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N2
cycloneii_lcell_comb \tiny_cpu|Add0~54 (
// Equation(s):
// \tiny_cpu|Add0~54_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [12] # !\tiny_cpu|state [1]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~54_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~54 .lut_mask = 16'hF33F;
defparam \tiny_cpu|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~34 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~34_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [12] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [13])

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|register_A [12]),
	.datad(\tiny_cpu|register_A [13]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~34 .lut_mask = 16'hF3C0;
defparam \tiny_cpu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N24
cycloneii_lcell_comb \tiny_cpu|Mux2~0 (
// Equation(s):
// \tiny_cpu|Mux2~0_combout  = \tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout ) # !\tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|ShiftLeft0~26_combout ) # 
// !\tiny_cpu|register_A[0]~68_combout  & \tiny_cpu|ShiftLeft0~34_combout )

	.dataa(\tiny_cpu|ShiftLeft0~34_combout ),
	.datab(\tiny_cpu|register_A[0]~69_combout ),
	.datac(\tiny_cpu|register_A[0]~68_combout ),
	.datad(\tiny_cpu|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~0 .lut_mask = 16'hF2C2;
defparam \tiny_cpu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \tiny_cpu|Mux2~1 (
// Equation(s):
// \tiny_cpu|Mux2~1_combout  = \tiny_cpu|Mux2~0_combout  & (\tiny_cpu|ShiftLeft0~15_combout  # !\tiny_cpu|register_A[0]~69_combout ) # !\tiny_cpu|Mux2~0_combout  & \tiny_cpu|ShiftLeft0~31_combout  & \tiny_cpu|register_A[0]~69_combout 

	.dataa(\tiny_cpu|Mux2~0_combout ),
	.datab(\tiny_cpu|ShiftLeft0~31_combout ),
	.datac(\tiny_cpu|register_A[0]~69_combout ),
	.datad(\tiny_cpu|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~1 .lut_mask = 16'hEA4A;
defparam \tiny_cpu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N8
cycloneii_lcell_comb \tiny_cpu|Mux2~2 (
// Equation(s):
// \tiny_cpu|Mux2~2_combout  = !\tiny_cpu|Mux17~12_combout  & \tiny_cpu|Mux2~1_combout 

	.dataa(\tiny_cpu|Mux17~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\tiny_cpu|Mux2~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~2 .lut_mask = 16'h5500;
defparam \tiny_cpu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N14
cycloneii_lcell_comb \tiny_cpu|Selector12~0 (
// Equation(s):
// \tiny_cpu|Selector12~0_combout  = \tiny_cpu|register_A [14] & \tiny_cpu|state [1]

	.dataa(\tiny_cpu|register_A [14]),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector12~0 .lut_mask = 16'hA0A0;
defparam \tiny_cpu|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N10
cycloneii_lcell_comb \tiny_cpu|Mux1~0 (
// Equation(s):
// \tiny_cpu|Mux1~0_combout  = !\tiny_cpu|Mux17~12_combout  & (\tiny_cpu|register_A[0]~69_combout  # \tiny_cpu|ShiftLeft0~29_combout  # !\tiny_cpu|register_A[0]~68_combout )

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|Mux17~12_combout ),
	.datad(\tiny_cpu|ShiftLeft0~29_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~0 .lut_mask = 16'h0F0B;
defparam \tiny_cpu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N6
cycloneii_lcell_comb \tiny_cpu|register_A[15]~88 (
// Equation(s):
// \tiny_cpu|register_A[15]~88_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A[0]~76_combout  # \tiny_cpu|state [2] # !\tiny_cpu|Mux17~0_combout ) # !\tiny_cpu|state [0] & (!\tiny_cpu|Mux17~0_combout  & \tiny_cpu|state [2])

	.dataa(\tiny_cpu|register_A[0]~76_combout ),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[15]~88 .lut_mask = 16'hCF8C;
defparam \tiny_cpu|register_A[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N28
cycloneii_lcell_comb \tiny_cpu|Selector11~0 (
// Equation(s):
// \tiny_cpu|Selector11~0_combout  = \tiny_cpu|register_A [15] & \tiny_cpu|state [1]

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [15]),
	.datac(\tiny_cpu|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector11~0 .lut_mask = 16'hC0C0;
defparam \tiny_cpu|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N2
cycloneii_lcell_comb \tiny_cpu|Selector1~0 (
// Equation(s):
// \tiny_cpu|Selector1~0_combout  = \tiny_cpu|instruction_register[0]~48_combout  & \tiny_cpu|state [1] & !\tiny_cpu|state [0] & \tiny_cpu|ID|WideOr1~0_combout 

	.dataa(\tiny_cpu|instruction_register[0]~48_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|ID|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector1~0 .lut_mask = 16'h0800;
defparam \tiny_cpu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X11_Y10_N19
cycloneii_lcell_ff \clk1Hzfrom50MHz|clk_o (
	.clk(\CLOCK_50~combout ),
	.datain(\clk1Hzfrom50MHz|clk_o~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|clk_o~regout ));

// atom is at LCCOMB_X20_Y16_N26
cycloneii_lcell_comb \tiny_cpu|ID|WideOr0~1 (
// Equation(s):
// \tiny_cpu|ID|WideOr0~1_combout  = \tiny_cpu|instruction_register [9] & \tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [14] $ \tiny_cpu|instruction_register [11])

	.dataa(\tiny_cpu|instruction_register [14]),
	.datab(\tiny_cpu|instruction_register [9]),
	.datac(\tiny_cpu|instruction_register [11]),
	.datad(\tiny_cpu|instruction_register [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr0~1 .lut_mask = 16'h4800;
defparam \tiny_cpu|ID|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X11_Y10_N1
cycloneii_lcell_ff \clk1Hzfrom50MHz|en (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clk1Hzfrom50MHz|en~12_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clk1Hzfrom50MHz|en~regout ));

// atom is at LCCOMB_X11_Y10_N18
cycloneii_lcell_comb \clk1Hzfrom50MHz|clk_o~0 (
// Equation(s):
// \clk1Hzfrom50MHz|clk_o~0_combout  = \clk1Hzfrom50MHz|clk_o~regout  $ \clk1Hzfrom50MHz|en~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\clk1Hzfrom50MHz|clk_o~regout ),
	.datad(\clk1Hzfrom50MHz|en~regout ),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|clk_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|clk_o~0 .lut_mask = 16'h0FF0;
defparam \clk1Hzfrom50MHz|clk_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y11_N16
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~2 (
// Equation(s):
// \clk1Hzfrom50MHz|en~2_combout  = !\clk1Hzfrom50MHz|div [2] & !\clk1Hzfrom50MHz|div [1] & !\clk1Hzfrom50MHz|div [0] & !\clk1Hzfrom50MHz|div [3]

	.dataa(\clk1Hzfrom50MHz|div [2]),
	.datab(\clk1Hzfrom50MHz|div [1]),
	.datac(\clk1Hzfrom50MHz|div [0]),
	.datad(\clk1Hzfrom50MHz|div [3]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~2_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~2 .lut_mask = 16'h0001;
defparam \clk1Hzfrom50MHz|en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N16
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~3 (
// Equation(s):
// \clk1Hzfrom50MHz|en~3_combout  = !\clk1Hzfrom50MHz|div [5] & !\clk1Hzfrom50MHz|div [4] & \clk1Hzfrom50MHz|div [7] & !\clk1Hzfrom50MHz|div [6]

	.dataa(\clk1Hzfrom50MHz|div [5]),
	.datab(\clk1Hzfrom50MHz|div [4]),
	.datac(\clk1Hzfrom50MHz|div [7]),
	.datad(\clk1Hzfrom50MHz|div [6]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~3_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~3 .lut_mask = 16'h0010;
defparam \clk1Hzfrom50MHz|en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N30
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~4 (
// Equation(s):
// \clk1Hzfrom50MHz|en~4_combout  = !\clk1Hzfrom50MHz|div [13] & !\clk1Hzfrom50MHz|div [11] & !\clk1Hzfrom50MHz|div [8] & \clk1Hzfrom50MHz|div [10]

	.dataa(\clk1Hzfrom50MHz|div [13]),
	.datab(\clk1Hzfrom50MHz|div [11]),
	.datac(\clk1Hzfrom50MHz|div [8]),
	.datad(\clk1Hzfrom50MHz|div [10]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~4_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~4 .lut_mask = 16'h0100;
defparam \clk1Hzfrom50MHz|en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N22
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~5 (
// Equation(s):
// \clk1Hzfrom50MHz|en~5_combout  = \clk1Hzfrom50MHz|div [19] & \clk1Hzfrom50MHz|div [15] & !\clk1Hzfrom50MHz|div [16] & !\clk1Hzfrom50MHz|div [14]

	.dataa(\clk1Hzfrom50MHz|div [19]),
	.datab(\clk1Hzfrom50MHz|div [15]),
	.datac(\clk1Hzfrom50MHz|div [16]),
	.datad(\clk1Hzfrom50MHz|div [14]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~5_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~5 .lut_mask = 16'h0008;
defparam \clk1Hzfrom50MHz|en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N6
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~6 (
// Equation(s):
// \clk1Hzfrom50MHz|en~6_combout  = \clk1Hzfrom50MHz|en~2_combout  & \clk1Hzfrom50MHz|en~5_combout  & \clk1Hzfrom50MHz|en~3_combout  & \clk1Hzfrom50MHz|en~4_combout 

	.dataa(\clk1Hzfrom50MHz|en~2_combout ),
	.datab(\clk1Hzfrom50MHz|en~5_combout ),
	.datac(\clk1Hzfrom50MHz|en~3_combout ),
	.datad(\clk1Hzfrom50MHz|en~4_combout ),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~6_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~6 .lut_mask = 16'h8000;
defparam \clk1Hzfrom50MHz|en~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X13_Y10_N8
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~7 (
// Equation(s):
// \clk1Hzfrom50MHz|en~7_combout  = \clk1Hzfrom50MHz|div [20] & !\clk1Hzfrom50MHz|div [24] & !\clk1Hzfrom50MHz|div [21] & !\clk1Hzfrom50MHz|div [22]

	.dataa(\clk1Hzfrom50MHz|div [20]),
	.datab(\clk1Hzfrom50MHz|div [24]),
	.datac(\clk1Hzfrom50MHz|div [21]),
	.datad(\clk1Hzfrom50MHz|div [22]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~7_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~7 .lut_mask = 16'h0002;
defparam \clk1Hzfrom50MHz|en~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N24
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~8 (
// Equation(s):
// \clk1Hzfrom50MHz|en~8_combout  = !\clk1Hzfrom50MHz|div [26] & !\clk1Hzfrom50MHz|div [28] & !\clk1Hzfrom50MHz|div [27] & !\clk1Hzfrom50MHz|div [25]

	.dataa(\clk1Hzfrom50MHz|div [26]),
	.datab(\clk1Hzfrom50MHz|div [28]),
	.datac(\clk1Hzfrom50MHz|div [27]),
	.datad(\clk1Hzfrom50MHz|div [25]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~8_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~8 .lut_mask = 16'h0001;
defparam \clk1Hzfrom50MHz|en~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N14
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~9 (
// Equation(s):
// \clk1Hzfrom50MHz|en~9_combout  = \clk1Hzfrom50MHz|en~8_combout  & !\clk1Hzfrom50MHz|div [30] & !\clk1Hzfrom50MHz|div [29] & !\clk1Hzfrom50MHz|div [31]

	.dataa(\clk1Hzfrom50MHz|en~8_combout ),
	.datab(\clk1Hzfrom50MHz|div [30]),
	.datac(\clk1Hzfrom50MHz|div [29]),
	.datad(\clk1Hzfrom50MHz|div [31]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~9_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~9 .lut_mask = 16'h0002;
defparam \clk1Hzfrom50MHz|en~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N26
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~10 (
// Equation(s):
// \clk1Hzfrom50MHz|en~10_combout  = \clk1Hzfrom50MHz|div [12] & (\clk1Hzfrom50MHz|div [18] # \clk1Hzfrom50MHz|div [23] & \clk1Hzfrom50MHz|div [9]) # !\clk1Hzfrom50MHz|div [12] & \clk1Hzfrom50MHz|div [18] & (\clk1Hzfrom50MHz|div [23] # \clk1Hzfrom50MHz|div 
// [9])

	.dataa(\clk1Hzfrom50MHz|div [12]),
	.datab(\clk1Hzfrom50MHz|div [18]),
	.datac(\clk1Hzfrom50MHz|div [23]),
	.datad(\clk1Hzfrom50MHz|div [9]),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~10_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~10 .lut_mask = 16'hECC8;
defparam \clk1Hzfrom50MHz|en~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N8
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~11 (
// Equation(s):
// \clk1Hzfrom50MHz|en~11_combout  = \clk1Hzfrom50MHz|div [17] & \clk1Hzfrom50MHz|div [18] & \SW~combout [8] & !\clk1Hzfrom50MHz|en~10_combout  # !\clk1Hzfrom50MHz|div [17] & !\clk1Hzfrom50MHz|div [18] & !\SW~combout [8] & \clk1Hzfrom50MHz|en~10_combout 

	.dataa(\clk1Hzfrom50MHz|div [17]),
	.datab(\clk1Hzfrom50MHz|div [18]),
	.datac(\SW~combout [8]),
	.datad(\clk1Hzfrom50MHz|en~10_combout ),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~11_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~11 .lut_mask = 16'h0180;
defparam \clk1Hzfrom50MHz|en~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X11_Y10_N0
cycloneii_lcell_comb \clk1Hzfrom50MHz|en~12 (
// Equation(s):
// \clk1Hzfrom50MHz|en~12_combout  = \clk1Hzfrom50MHz|en~7_combout  & \clk1Hzfrom50MHz|en~9_combout  & \clk1Hzfrom50MHz|en~11_combout  & \clk1Hzfrom50MHz|en~6_combout 

	.dataa(\clk1Hzfrom50MHz|en~7_combout ),
	.datab(\clk1Hzfrom50MHz|en~9_combout ),
	.datac(\clk1Hzfrom50MHz|en~11_combout ),
	.datad(\clk1Hzfrom50MHz|en~6_combout ),
	.cin(gnd),
	.combout(\clk1Hzfrom50MHz|en~12_combout ),
	.cout());
// synopsys translate_off
defparam \clk1Hzfrom50MHz|en~12 .lut_mask = 16'h8000;
defparam \clk1Hzfrom50MHz|en~12 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N10
cycloneii_lcell_comb \tiny_cpu|register_A[7]~92 (
// Equation(s):
// \tiny_cpu|register_A[7]~92_combout  = \tiny_cpu|register_A[7]~80_combout  # \tiny_cpu|state[3]~6_regout  & \tiny_cpu|state[3]~5_regout  & \tiny_cpu|state[3]~4_regout 

	.dataa(\tiny_cpu|register_A[7]~80_combout ),
	.datab(\tiny_cpu|state[3]~6_regout ),
	.datac(\tiny_cpu|state[3]~5_regout ),
	.datad(\tiny_cpu|state[3]~4_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[7]~92 .lut_mask = 16'hEAAA;
defparam \tiny_cpu|register_A[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N6
cycloneii_lcell_comb \tiny_cpu|Mux1~5 (
// Equation(s):
// \tiny_cpu|Mux1~5_combout  = \tiny_cpu|RAM|auto_generated|q_a [14] & (\tiny_cpu|register_A [14] $ \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|RAM|auto_generated|q_a [14] & (\tiny_cpu|register_A[0]~67_combout  & 
// \tiny_cpu|register_A [14] & \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A [14] # \tiny_cpu|register_A[0]~73_combout ))

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [14]),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|register_A [14]),
	.datad(\tiny_cpu|register_A[0]~73_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~5 .lut_mask = 16'h7BB2;
defparam \tiny_cpu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N6
cycloneii_lcell_comb \tiny_cpu|Mux3~5 (
// Equation(s):
// \tiny_cpu|Mux3~5_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|RAM|auto_generated|q_a [12] $ \tiny_cpu|register_A [12] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|RAM|auto_generated|q_a [12] & 
// (\tiny_cpu|register_A [12] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|RAM|auto_generated|q_a [12] & !\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|register_A [12])

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [12]),
	.datac(\tiny_cpu|register_A[0]~67_combout ),
	.datad(\tiny_cpu|register_A [12]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~5 .lut_mask = 16'h6F8E;
defparam \tiny_cpu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_L1
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_M1
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// atom is at PIN_V12
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_M2
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LCCOMB_X26_Y2_N8
cycloneii_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = LCELL(\SW~combout [7] & (\SW~combout [3]) # !\SW~combout [7] & \clk1Hzfrom50MHz|clk_o~regout )

	.dataa(\clk1Hzfrom50MHz|clk_o~regout ),
	.datab(vcc),
	.datac(\SW~combout [3]),
	.datad(\SW~combout [7]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hF0AA;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at CLKCTRL_G14
cycloneii_clkctrl \comb~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\comb~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb~0clkctrl_outclk ));
// synopsys translate_off
defparam \comb~0clkctrl .clock_type = "global clock";
defparam \comb~0clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N0
cycloneii_lcell_comb \tiny_cpu|register_A[0]~67 (
// Equation(s):
// \tiny_cpu|register_A[0]~67_combout  = \tiny_cpu|state[3]~10_combout  & (\tiny_cpu|state [1] # \tiny_cpu|state [0])

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(vcc),
	.datad(\tiny_cpu|state [0]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~67 .lut_mask = 16'hAA88;
defparam \tiny_cpu|register_A[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N26
cycloneii_lcell_comb \tiny_cpu|state[3]~4feeder (
// Equation(s):
// \tiny_cpu|state[3]~4feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|state[3]~4feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|state[3]~4feeder .lut_mask = 16'hFFFF;
defparam \tiny_cpu|state[3]~4feeder .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_T21
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LCFF_X19_Y14_N27
cycloneii_lcell_ff \tiny_cpu|state[3]~4 (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|state[3]~4feeder_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state[3]~4_regout ));

// atom is at LCCOMB_X20_Y13_N4
cycloneii_lcell_comb \tiny_cpu|program_counter[4]~36 (
// Equation(s):
// \tiny_cpu|program_counter[4]~36_combout  = !\tiny_cpu|state [0] & (!\tiny_cpu|state[3]~5_regout  # !\tiny_cpu|state[3]~6_regout  # !\tiny_cpu|state[3]~4_regout )

	.dataa(\tiny_cpu|state [0]),
	.datab(\tiny_cpu|state[3]~4_regout ),
	.datac(\tiny_cpu|state[3]~6_regout ),
	.datad(\tiny_cpu|state[3]~5_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|program_counter[4]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|program_counter[4]~36 .lut_mask = 16'h1555;
defparam \tiny_cpu|program_counter[4]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N14
cycloneii_lcell_comb \tiny_cpu|Mux17~1 (
// Equation(s):
// \tiny_cpu|Mux17~1_combout  = \tiny_cpu|state[3]~6_regout  & \tiny_cpu|state[3]~4_regout  & \tiny_cpu|state[4]~8_regout  & \tiny_cpu|state [2]

	.dataa(\tiny_cpu|state[3]~6_regout ),
	.datab(\tiny_cpu|state[3]~4_regout ),
	.datac(\tiny_cpu|state[4]~8_regout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~1 .lut_mask = 16'h8000;
defparam \tiny_cpu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N0
cycloneii_lcell_comb \tiny_cpu|register_A[0]~74 (
// Equation(s):
// \tiny_cpu|register_A[0]~74_combout  = \tiny_cpu|state [2] & (!\tiny_cpu|state[3]~4_regout  # !\tiny_cpu|state[3]~6_regout  # !\tiny_cpu|state[3]~5_regout )

	.dataa(\tiny_cpu|state[3]~5_regout ),
	.datab(\tiny_cpu|state[3]~6_regout ),
	.datac(\tiny_cpu|state[3]~4_regout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~74_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~74 .lut_mask = 16'h7F00;
defparam \tiny_cpu|register_A[0]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N22
cycloneii_lcell_comb \tiny_cpu|instruction_register[0]~49 (
// Equation(s):
// \tiny_cpu|instruction_register[0]~49_combout  = \tiny_cpu|state [0] & !\tiny_cpu|state [1] & \KEY~combout [3] & \tiny_cpu|instruction_register[0]~48_combout 

	.dataa(\tiny_cpu|state [0]),
	.datab(\tiny_cpu|state [1]),
	.datac(\KEY~combout [3]),
	.datad(\tiny_cpu|instruction_register[0]~48_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|instruction_register[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|instruction_register[0]~49 .lut_mask = 16'h2000;
defparam \tiny_cpu|instruction_register[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X23_Y14_N19
cycloneii_lcell_ff \tiny_cpu|instruction_register[1] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [1]));

// atom is at LCFF_X23_Y14_N17
cycloneii_lcell_ff \tiny_cpu|instruction_register[0] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [0]));

// atom is at LCCOMB_X21_Y13_N30
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~6 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~6_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [2] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [3])

	.dataa(\tiny_cpu|register_A [2]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|register_A [3]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~6 .lut_mask = 16'hAFA0;
defparam \tiny_cpu|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N28
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~1 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~1_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [0]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [1]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|register_A [1]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~1 .lut_mask = 16'hE4E4;
defparam \tiny_cpu|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N12
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~7 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~7_combout  = !\tiny_cpu|instruction_register [2] & (\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftLeft0~1_combout ) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftLeft0~6_combout )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftLeft0~6_combout ),
	.datad(\tiny_cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~7 .lut_mask = 16'h5410;
defparam \tiny_cpu|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N28
cycloneii_lcell_comb \tiny_cpu|register_A[0]~70 (
// Equation(s):
// \tiny_cpu|register_A[0]~70_combout  = !\tiny_cpu|state [2] & (\tiny_cpu|state [1] $ (\tiny_cpu|state [0] # !\tiny_cpu|Mux17~0_combout ))

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~70 .lut_mask = 16'h0065;
defparam \tiny_cpu|register_A[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N30
cycloneii_lcell_comb \tiny_cpu|register_A[0]~71 (
// Equation(s):
// \tiny_cpu|register_A[0]~71_combout  = \tiny_cpu|state [2] # \tiny_cpu|state [1] & !\tiny_cpu|state [0] & \tiny_cpu|Mux17~0_combout 

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~71 .lut_mask = 16'hFF20;
defparam \tiny_cpu|register_A[0]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \tiny_cpu|register_A[0]~72 (
// Equation(s):
// \tiny_cpu|register_A[0]~72_combout  = \tiny_cpu|register_A[0]~70_combout  & (\tiny_cpu|register_A[0]~71_combout  # \tiny_cpu|Mux17~0_combout  & !\tiny_cpu|instruction_register [3])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|register_A[0]~70_combout ),
	.datac(\tiny_cpu|register_A[0]~71_combout ),
	.datad(\tiny_cpu|instruction_register [3]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~72 .lut_mask = 16'hC0C8;
defparam \tiny_cpu|register_A[0]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N14
cycloneii_lcell_comb \tiny_cpu|Add0~22 (
// Equation(s):
// \tiny_cpu|Add0~22_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ (\tiny_cpu|RAM|auto_generated|q_a [3])) # !\tiny_cpu|state [1] & (\tiny_cpu|register_A [3])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|register_A [3]),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~22 .lut_mask = 16'h74B8;
defparam \tiny_cpu|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N4
cycloneii_lcell_comb \tiny_cpu|Add0~18 (
// Equation(s):
// \tiny_cpu|Add0~18_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ (\tiny_cpu|RAM|auto_generated|q_a [2])) # !\tiny_cpu|state [1] & (\tiny_cpu|register_A [2])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|register_A [2]),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~18 .lut_mask = 16'h74B8;
defparam \tiny_cpu|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N2
cycloneii_lcell_comb \tiny_cpu|Add0~14 (
// Equation(s):
// \tiny_cpu|Add0~14_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ (\tiny_cpu|RAM|auto_generated|q_a [1])) # !\tiny_cpu|state [1] & (\tiny_cpu|register_A [1])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|register_A [1]),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~14 .lut_mask = 16'h74B8;
defparam \tiny_cpu|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N8
cycloneii_lcell_comb \tiny_cpu|Add0~1 (
// Equation(s):
// \tiny_cpu|Add0~1_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ (\tiny_cpu|RAM|auto_generated|q_a [0])) # !\tiny_cpu|state [1] & (\tiny_cpu|register_A [0])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~1 .lut_mask = 16'h74B8;
defparam \tiny_cpu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N16
cycloneii_lcell_comb \tiny_cpu|Add0~4 (
// Equation(s):
// \tiny_cpu|Add0~4_cout  = CARRY(\tiny_cpu|Mux17~0_combout  & \tiny_cpu|state [0])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\tiny_cpu|Add0~4_cout ));
// synopsys translate_off
defparam \tiny_cpu|Add0~4 .lut_mask = 16'h0088;
defparam \tiny_cpu|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N18
cycloneii_lcell_comb \tiny_cpu|Add0~5 (
// Equation(s):
// \tiny_cpu|Add0~5_combout  = \tiny_cpu|Add0~2_combout  & (\tiny_cpu|Add0~1_combout  & \tiny_cpu|Add0~4_cout  & VCC # !\tiny_cpu|Add0~1_combout  & !\tiny_cpu|Add0~4_cout ) # !\tiny_cpu|Add0~2_combout  & (\tiny_cpu|Add0~1_combout  & !\tiny_cpu|Add0~4_cout  # 
// !\tiny_cpu|Add0~1_combout  & (\tiny_cpu|Add0~4_cout  # GND))
// \tiny_cpu|Add0~6  = CARRY(\tiny_cpu|Add0~2_combout  & !\tiny_cpu|Add0~1_combout  & !\tiny_cpu|Add0~4_cout  # !\tiny_cpu|Add0~2_combout  & (!\tiny_cpu|Add0~4_cout  # !\tiny_cpu|Add0~1_combout ))

	.dataa(\tiny_cpu|Add0~2_combout ),
	.datab(\tiny_cpu|Add0~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~4_cout ),
	.combout(\tiny_cpu|Add0~5_combout ),
	.cout(\tiny_cpu|Add0~6 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~5 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N20
cycloneii_lcell_comb \tiny_cpu|Add0~16 (
// Equation(s):
// \tiny_cpu|Add0~16_combout  = (\tiny_cpu|Add0~15_combout  $ \tiny_cpu|Add0~14_combout  $ !\tiny_cpu|Add0~6 ) # GND
// \tiny_cpu|Add0~17  = CARRY(\tiny_cpu|Add0~15_combout  & (\tiny_cpu|Add0~14_combout  # !\tiny_cpu|Add0~6 ) # !\tiny_cpu|Add0~15_combout  & \tiny_cpu|Add0~14_combout  & !\tiny_cpu|Add0~6 )

	.dataa(\tiny_cpu|Add0~15_combout ),
	.datab(\tiny_cpu|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~6 ),
	.combout(\tiny_cpu|Add0~16_combout ),
	.cout(\tiny_cpu|Add0~17 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~16 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N22
cycloneii_lcell_comb \tiny_cpu|Add0~20 (
// Equation(s):
// \tiny_cpu|Add0~20_combout  = \tiny_cpu|Add0~19_combout  & (\tiny_cpu|Add0~18_combout  & \tiny_cpu|Add0~17  & VCC # !\tiny_cpu|Add0~18_combout  & !\tiny_cpu|Add0~17 ) # !\tiny_cpu|Add0~19_combout  & (\tiny_cpu|Add0~18_combout  & !\tiny_cpu|Add0~17  # 
// !\tiny_cpu|Add0~18_combout  & (\tiny_cpu|Add0~17  # GND))
// \tiny_cpu|Add0~21  = CARRY(\tiny_cpu|Add0~19_combout  & !\tiny_cpu|Add0~18_combout  & !\tiny_cpu|Add0~17  # !\tiny_cpu|Add0~19_combout  & (!\tiny_cpu|Add0~17  # !\tiny_cpu|Add0~18_combout ))

	.dataa(\tiny_cpu|Add0~19_combout ),
	.datab(\tiny_cpu|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~17 ),
	.combout(\tiny_cpu|Add0~20_combout ),
	.cout(\tiny_cpu|Add0~21 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~20 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N24
cycloneii_lcell_comb \tiny_cpu|Add0~24 (
// Equation(s):
// \tiny_cpu|Add0~24_combout  = (\tiny_cpu|Add0~23_combout  $ \tiny_cpu|Add0~22_combout  $ !\tiny_cpu|Add0~21 ) # GND
// \tiny_cpu|Add0~25  = CARRY(\tiny_cpu|Add0~23_combout  & (\tiny_cpu|Add0~22_combout  # !\tiny_cpu|Add0~21 ) # !\tiny_cpu|Add0~23_combout  & \tiny_cpu|Add0~22_combout  & !\tiny_cpu|Add0~21 )

	.dataa(\tiny_cpu|Add0~23_combout ),
	.datab(\tiny_cpu|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~21 ),
	.combout(\tiny_cpu|Add0~24_combout ),
	.cout(\tiny_cpu|Add0~25 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~24 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N0
cycloneii_lcell_comb \tiny_cpu|Mux12~2 (
// Equation(s):
// \tiny_cpu|Mux12~2_combout  = \tiny_cpu|register_A[0]~70_combout  & (\tiny_cpu|register_A[0]~71_combout ) # !\tiny_cpu|register_A[0]~70_combout  & (\tiny_cpu|register_A[0]~71_combout  & \tiny_cpu|randomNumber [3] # !\tiny_cpu|register_A[0]~71_combout  & 
// (\tiny_cpu|Add0~24_combout ))

	.dataa(\tiny_cpu|randomNumber [3]),
	.datab(\tiny_cpu|register_A[0]~70_combout ),
	.datac(\tiny_cpu|Add0~24_combout ),
	.datad(\tiny_cpu|register_A[0]~71_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~2 .lut_mask = 16'hEE30;
defparam \tiny_cpu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Mux12~3 (
// Equation(s):
// \tiny_cpu|Mux12~3_combout  = \tiny_cpu|register_A[0]~72_combout  & (\tiny_cpu|Mux12~2_combout  & \tiny_cpu|Mux12~1_combout  # !\tiny_cpu|Mux12~2_combout  & (\tiny_cpu|ShiftLeft0~7_combout )) # !\tiny_cpu|register_A[0]~72_combout  & 
// (\tiny_cpu|Mux12~2_combout )

	.dataa(\tiny_cpu|Mux12~1_combout ),
	.datab(\tiny_cpu|ShiftLeft0~7_combout ),
	.datac(\tiny_cpu|register_A[0]~72_combout ),
	.datad(\tiny_cpu|Mux12~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~3 .lut_mask = 16'hAFC0;
defparam \tiny_cpu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N12
cycloneii_lcell_comb \tiny_cpu|Mux12~5 (
// Equation(s):
// \tiny_cpu|Mux12~5_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|RAM|auto_generated|q_a [3] # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|Mux12~3_combout )) # !\tiny_cpu|register_A[0]~73_combout  & 
// (\tiny_cpu|RAM|auto_generated|q_a [3])

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [3]),
	.datad(\tiny_cpu|Mux12~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~5 .lut_mask = 16'hF2D0;
defparam \tiny_cpu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N6
cycloneii_lcell_comb \tiny_cpu|Mux12~6 (
// Equation(s):
// \tiny_cpu|Mux12~6_combout  = \tiny_cpu|Mux12~5_combout  & (\tiny_cpu|register_A[0]~73_combout  $ \tiny_cpu|register_A [3] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux12~5_combout  & \tiny_cpu|register_A [3] & 
// (\tiny_cpu|register_A[0]~73_combout  $ !\tiny_cpu|register_A[0]~67_combout )

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|register_A [3]),
	.datad(\tiny_cpu|Mux12~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~6 .lut_mask = 16'h7B90;
defparam \tiny_cpu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N26
cycloneii_lcell_comb \tiny_cpu|Mux12~4 (
// Equation(s):
// \tiny_cpu|Mux12~4_combout  = \tiny_cpu|state [1] & (\tiny_cpu|register_A[0]~74_combout  & \tiny_cpu|RAM|auto_generated|q_a [3] # !\tiny_cpu|register_A[0]~74_combout  & (\tiny_cpu|Mux12~6_combout )) # !\tiny_cpu|state [1] & (\tiny_cpu|Mux12~6_combout )

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [3]),
	.datac(\tiny_cpu|register_A[0]~74_combout ),
	.datad(\tiny_cpu|Mux12~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux12~4 .lut_mask = 16'hDF80;
defparam \tiny_cpu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N2
cycloneii_lcell_comb \tiny_cpu|register_A[3]~78 (
// Equation(s):
// \tiny_cpu|register_A[3]~78_combout  = \tiny_cpu|Mux17~0_combout  & \tiny_cpu|state [2] & (\tiny_cpu|state [1] # \tiny_cpu|state [0]) # !\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|state [1] & !\tiny_cpu|state [0] # !\tiny_cpu|state [1] & (\tiny_cpu|state [0] 
// # \tiny_cpu|state [2]))

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[3]~78 .lut_mask = 16'hE706;
defparam \tiny_cpu|register_A[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N24
cycloneii_lcell_comb \tiny_cpu|register_A[0]~75 (
// Equation(s):
// \tiny_cpu|register_A[0]~75_combout  = \tiny_cpu|Mux17~0_combout  # \tiny_cpu|state [1] & (\tiny_cpu|state [2] # !\tiny_cpu|state [0]) # !\tiny_cpu|state [1] & (!\tiny_cpu|state [2])

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~75_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~75 .lut_mask = 16'hFAF7;
defparam \tiny_cpu|register_A[0]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N2
cycloneii_lcell_comb \tiny_cpu|register_A[3]~79 (
// Equation(s):
// \tiny_cpu|register_A[3]~79_combout  = \tiny_cpu|state[3]~10_combout  & (!\tiny_cpu|register_A[0]~75_combout ) # !\tiny_cpu|state[3]~10_combout  & !\tiny_cpu|register_A[3]~78_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|state[3]~10_combout ),
	.datac(\tiny_cpu|register_A[3]~78_combout ),
	.datad(\tiny_cpu|register_A[0]~75_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[3]~79 .lut_mask = 16'h03CF;
defparam \tiny_cpu|register_A[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X21_Y13_N27
cycloneii_lcell_ff \tiny_cpu|register_A[3] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux12~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [3]));

// atom is at LCCOMB_X20_Y13_N26
cycloneii_lcell_comb \tiny_cpu|Mux17~12 (
// Equation(s):
// \tiny_cpu|Mux17~12_combout  = \tiny_cpu|state [2] # !\tiny_cpu|state[3]~6_regout  # !\tiny_cpu|state[3]~4_regout  # !\tiny_cpu|state[4]~8_regout 

	.dataa(\tiny_cpu|state[4]~8_regout ),
	.datab(\tiny_cpu|state[3]~4_regout ),
	.datac(\tiny_cpu|state[3]~6_regout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~12 .lut_mask = 16'hFF7F;
defparam \tiny_cpu|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N2
cycloneii_lcell_comb \tiny_cpu|Mux11~3 (
// Equation(s):
// \tiny_cpu|Mux11~3_combout  = !\tiny_cpu|state [1] & (\tiny_cpu|instruction_register [3] # \tiny_cpu|Mux17~12_combout )

	.dataa(\tiny_cpu|instruction_register [3]),
	.datab(\tiny_cpu|Mux17~12_combout ),
	.datac(\tiny_cpu|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~3 .lut_mask = 16'h0E0E;
defparam \tiny_cpu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X23_Y13_N17
cycloneii_lcell_ff \tiny_cpu|instruction_register[2] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [2]));

// atom is at LCCOMB_X23_Y14_N18
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~9 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~9_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [1] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [3])

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [1]),
	.datac(\tiny_cpu|instruction_register [1]),
	.datad(\tiny_cpu|register_A [3]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~9 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N12
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~10 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~10_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [2] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [4])

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [2]),
	.datad(\tiny_cpu|register_A [4]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~10 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N16
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~11 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~11_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftLeft0~9_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~10_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~9_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~11 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y13_N16
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~12 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~12_combout  = \tiny_cpu|ShiftLeft0~8_combout  & (\tiny_cpu|register_A [0] # !\tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftLeft0~11_combout ) # !\tiny_cpu|ShiftLeft0~8_combout  & !\tiny_cpu|instruction_register [2] & 
// (\tiny_cpu|ShiftLeft0~11_combout )

	.dataa(\tiny_cpu|ShiftLeft0~8_combout ),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(\tiny_cpu|ShiftLeft0~11_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~12 .lut_mask = 16'hB3A0;
defparam \tiny_cpu|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N14
cycloneii_lcell_comb \tiny_cpu|register_A[7]~81 (
// Equation(s):
// \tiny_cpu|register_A[7]~81_combout  = \tiny_cpu|state [2] # \tiny_cpu|instruction_register [3]

	.dataa(vcc),
	.datab(\tiny_cpu|state [2]),
	.datac(vcc),
	.datad(\tiny_cpu|instruction_register [3]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[7]~81 .lut_mask = 16'hFFCC;
defparam \tiny_cpu|register_A[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N8
cycloneii_lcell_comb \tiny_cpu|register_A[7]~82 (
// Equation(s):
// \tiny_cpu|register_A[7]~82_combout  = \tiny_cpu|state [2] # !\tiny_cpu|instruction_register [3] & \tiny_cpu|instruction_register [2]

	.dataa(\tiny_cpu|instruction_register [3]),
	.datab(\tiny_cpu|state [2]),
	.datac(vcc),
	.datad(\tiny_cpu|instruction_register [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[7]~82 .lut_mask = 16'hDDCC;
defparam \tiny_cpu|register_A[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \tiny_cpu|Mux7~3 (
// Equation(s):
// \tiny_cpu|Mux7~3_combout  = \tiny_cpu|state [1] & (!\tiny_cpu|state [2] & \tiny_cpu|instruction_register [3]) # !\tiny_cpu|state [1] & \tiny_cpu|Mux17~12_combout 

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|Mux17~12_combout ),
	.datac(\tiny_cpu|state [2]),
	.datad(\tiny_cpu|instruction_register [3]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~3 .lut_mask = 16'h4E44;
defparam \tiny_cpu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N28
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~8 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~8_combout  = !\tiny_cpu|instruction_register [0] & \tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [1]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(vcc),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~8 .lut_mask = 16'h0044;
defparam \tiny_cpu|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N30
cycloneii_lcell_comb \tiny_cpu|register_A[0]~73 (
// Equation(s):
// \tiny_cpu|register_A[0]~73_combout  = \tiny_cpu|state [1] # !\tiny_cpu|state[3]~5_regout  # !\tiny_cpu|state[3]~4_regout  # !\tiny_cpu|state[3]~6_regout 

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state[3]~6_regout ),
	.datac(\tiny_cpu|state[3]~4_regout ),
	.datad(\tiny_cpu|state[3]~5_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~73 .lut_mask = 16'hBFFF;
defparam \tiny_cpu|register_A[0]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N10
cycloneii_lcell_comb \tiny_cpu|register_A[12]~85 (
// Equation(s):
// \tiny_cpu|register_A[12]~85_combout  = \tiny_cpu|state [1] & (\tiny_cpu|state [2] # !\tiny_cpu|state [0] & \tiny_cpu|Mux17~0_combout )

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[12]~85_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[12]~85 .lut_mask = 16'hAA20;
defparam \tiny_cpu|register_A[12]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N4
cycloneii_lcell_comb \tiny_cpu|register_A[12]~86 (
// Equation(s):
// \tiny_cpu|register_A[12]~86_combout  = \tiny_cpu|state [1] $ (!\tiny_cpu|state [0] & \tiny_cpu|Mux17~0_combout  & !\tiny_cpu|state [2])

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[12]~86_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[12]~86 .lut_mask = 16'hAA9A;
defparam \tiny_cpu|register_A[12]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N20
cycloneii_lcell_comb \tiny_cpu|register_A[12]~87 (
// Equation(s):
// \tiny_cpu|register_A[12]~87_combout  = \tiny_cpu|register_A[12]~85_combout  & (\tiny_cpu|register_A[12]~86_combout  # !\tiny_cpu|instruction_register [3])

	.dataa(\tiny_cpu|instruction_register [3]),
	.datab(\tiny_cpu|register_A[12]~85_combout ),
	.datac(\tiny_cpu|register_A[12]~86_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[12]~87_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[12]~87 .lut_mask = 16'hC4C4;
defparam \tiny_cpu|register_A[12]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~4 (
// Equation(s):
// \tiny_cpu|ShiftRight0~4_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [15]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [14]

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [14]),
	.datac(\tiny_cpu|register_A [15]),
	.datad(\tiny_cpu|instruction_register [0]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~4 .lut_mask = 16'hF0CC;
defparam \tiny_cpu|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~32 (
// Equation(s):
// \tiny_cpu|ShiftRight0~32_combout  = !\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftRight0~4_combout  & !\tiny_cpu|instruction_register [2]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftRight0~4_combout ),
	.datad(\tiny_cpu|instruction_register [2]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~32 .lut_mask = 16'h0030;
defparam \tiny_cpu|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N22
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~13 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~13_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [3]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [5]

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [5]),
	.datad(\tiny_cpu|register_A [3]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~13 .lut_mask = 16'hFA50;
defparam \tiny_cpu|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N0
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~14 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~14_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~10_combout ) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftLeft0~13_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~13_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~14 .lut_mask = 16'hFC0C;
defparam \tiny_cpu|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N26
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~15 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~15_combout  = \tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftLeft0~1_combout ) # !\tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftLeft0~14_combout )

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(\tiny_cpu|ShiftLeft0~14_combout ),
	.datad(\tiny_cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~15 .lut_mask = 16'h7430;
defparam \tiny_cpu|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N6
cycloneii_lcell_comb \tiny_cpu|Mux9~4 (
// Equation(s):
// \tiny_cpu|Mux9~4_combout  = \tiny_cpu|RAM|auto_generated|q_a [6] & (\tiny_cpu|register_A[0]~73_combout  $ \tiny_cpu|register_A [6] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|RAM|auto_generated|q_a [6] & (\tiny_cpu|register_A[0]~73_combout  & 
// (\tiny_cpu|register_A [6] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|register_A[0]~73_combout  & !\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|register_A [6])

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [6]),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|register_A[0]~67_combout ),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux9~4 .lut_mask = 16'h6F8E;
defparam \tiny_cpu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N14
cycloneii_lcell_comb \tiny_cpu|Add0~34 (
// Equation(s):
// \tiny_cpu|Add0~34_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ \tiny_cpu|RAM|auto_generated|q_a [6]) # !\tiny_cpu|state [1] & \tiny_cpu|register_A [6]

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|register_A [6]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~34_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~34 .lut_mask = 16'h4EE4;
defparam \tiny_cpu|Add0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N26
cycloneii_lcell_comb \tiny_cpu|Add0~30 (
// Equation(s):
// \tiny_cpu|Add0~30_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ \tiny_cpu|RAM|auto_generated|q_a [5]) # !\tiny_cpu|state [1] & \tiny_cpu|register_A [5]

	.dataa(\tiny_cpu|register_A [5]),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~30 .lut_mask = 16'h2EE2;
defparam \tiny_cpu|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N4
cycloneii_lcell_comb \tiny_cpu|Add0~26 (
// Equation(s):
// \tiny_cpu|Add0~26_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ \tiny_cpu|RAM|auto_generated|q_a [4]) # !\tiny_cpu|state [1] & \tiny_cpu|register_A [4]

	.dataa(\tiny_cpu|register_A [4]),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~26 .lut_mask = 16'h2EE2;
defparam \tiny_cpu|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N26
cycloneii_lcell_comb \tiny_cpu|Add0~28 (
// Equation(s):
// \tiny_cpu|Add0~28_combout  = \tiny_cpu|Add0~27_combout  & (\tiny_cpu|Add0~26_combout  & \tiny_cpu|Add0~25  & VCC # !\tiny_cpu|Add0~26_combout  & !\tiny_cpu|Add0~25 ) # !\tiny_cpu|Add0~27_combout  & (\tiny_cpu|Add0~26_combout  & !\tiny_cpu|Add0~25  # 
// !\tiny_cpu|Add0~26_combout  & (\tiny_cpu|Add0~25  # GND))
// \tiny_cpu|Add0~29  = CARRY(\tiny_cpu|Add0~27_combout  & !\tiny_cpu|Add0~26_combout  & !\tiny_cpu|Add0~25  # !\tiny_cpu|Add0~27_combout  & (!\tiny_cpu|Add0~25  # !\tiny_cpu|Add0~26_combout ))

	.dataa(\tiny_cpu|Add0~27_combout ),
	.datab(\tiny_cpu|Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~25 ),
	.combout(\tiny_cpu|Add0~28_combout ),
	.cout(\tiny_cpu|Add0~29 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~28 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N28
cycloneii_lcell_comb \tiny_cpu|Add0~32 (
// Equation(s):
// \tiny_cpu|Add0~32_combout  = (\tiny_cpu|Add0~31_combout  $ \tiny_cpu|Add0~30_combout  $ !\tiny_cpu|Add0~29 ) # GND
// \tiny_cpu|Add0~33  = CARRY(\tiny_cpu|Add0~31_combout  & (\tiny_cpu|Add0~30_combout  # !\tiny_cpu|Add0~29 ) # !\tiny_cpu|Add0~31_combout  & \tiny_cpu|Add0~30_combout  & !\tiny_cpu|Add0~29 )

	.dataa(\tiny_cpu|Add0~31_combout ),
	.datab(\tiny_cpu|Add0~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~29 ),
	.combout(\tiny_cpu|Add0~32_combout ),
	.cout(\tiny_cpu|Add0~33 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~32 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y15_N30
cycloneii_lcell_comb \tiny_cpu|Add0~36 (
// Equation(s):
// \tiny_cpu|Add0~36_combout  = \tiny_cpu|Add0~35_combout  & (\tiny_cpu|Add0~34_combout  & \tiny_cpu|Add0~33  & VCC # !\tiny_cpu|Add0~34_combout  & !\tiny_cpu|Add0~33 ) # !\tiny_cpu|Add0~35_combout  & (\tiny_cpu|Add0~34_combout  & !\tiny_cpu|Add0~33  # 
// !\tiny_cpu|Add0~34_combout  & (\tiny_cpu|Add0~33  # GND))
// \tiny_cpu|Add0~37  = CARRY(\tiny_cpu|Add0~35_combout  & !\tiny_cpu|Add0~34_combout  & !\tiny_cpu|Add0~33  # !\tiny_cpu|Add0~35_combout  & (!\tiny_cpu|Add0~33  # !\tiny_cpu|Add0~34_combout ))

	.dataa(\tiny_cpu|Add0~35_combout ),
	.datab(\tiny_cpu|Add0~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~33 ),
	.combout(\tiny_cpu|Add0~36_combout ),
	.cout(\tiny_cpu|Add0~37 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~36 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N14
cycloneii_lcell_comb \tiny_cpu|Mux9~5 (
// Equation(s):
// \tiny_cpu|Mux9~5_combout  = \tiny_cpu|Mux9~4_combout  & (\tiny_cpu|Add0~36_combout  # \tiny_cpu|register_A[0]~67_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|Mux9~4_combout ),
	.datac(\tiny_cpu|Add0~36_combout ),
	.datad(\tiny_cpu|register_A[0]~67_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux9~5 .lut_mask = 16'hCCC4;
defparam \tiny_cpu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N4
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~19 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~19_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftLeft0~1_combout ) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftLeft0~6_combout 

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(vcc),
	.datac(\tiny_cpu|ShiftLeft0~6_combout ),
	.datad(\tiny_cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~19 .lut_mask = 16'hFA50;
defparam \tiny_cpu|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N26
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~16 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~16_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [4]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [6]

	.dataa(\tiny_cpu|register_A [6]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [1]),
	.datad(\tiny_cpu|register_A [4]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~16 .lut_mask = 16'hFA0A;
defparam \tiny_cpu|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N30
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~20 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~20_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [5] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [7])

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [5]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~20 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N8
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~21 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~21_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftLeft0~16_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~20_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~16_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~21 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~22 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~22_combout  = \tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftLeft0~19_combout  # !\tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftLeft0~21_combout )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(vcc),
	.datac(\tiny_cpu|ShiftLeft0~19_combout ),
	.datad(\tiny_cpu|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~22 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~8 (
// Equation(s):
// \tiny_cpu|ShiftRight0~8_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [10] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [8])

	.dataa(\tiny_cpu|register_A [10]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [8]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~8 .lut_mask = 16'hBB88;
defparam \tiny_cpu|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~20 (
// Equation(s):
// \tiny_cpu|ShiftRight0~20_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [9] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [7])

	.dataa(\tiny_cpu|register_A [9]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~20 .lut_mask = 16'hBB88;
defparam \tiny_cpu|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~26 (
// Equation(s):
// \tiny_cpu|ShiftRight0~26_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftRight0~8_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~20_combout )

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|ShiftRight0~8_combout ),
	.datac(\tiny_cpu|ShiftRight0~20_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~26 .lut_mask = 16'hD8D8;
defparam \tiny_cpu|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Mux8~0 (
// Equation(s):
// \tiny_cpu|Mux8~0_combout  = \tiny_cpu|register_A[7]~82_combout  & (\tiny_cpu|register_A[7]~81_combout ) # !\tiny_cpu|register_A[7]~82_combout  & (\tiny_cpu|register_A[7]~81_combout  & \tiny_cpu|ShiftRight0~33_combout  # !\tiny_cpu|register_A[7]~81_combout 
//  & (\tiny_cpu|ShiftRight0~26_combout ))

	.dataa(\tiny_cpu|ShiftRight0~33_combout ),
	.datab(\tiny_cpu|register_A[7]~82_combout ),
	.datac(\tiny_cpu|register_A[7]~81_combout ),
	.datad(\tiny_cpu|ShiftRight0~26_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux8~0 .lut_mask = 16'hE3E0;
defparam \tiny_cpu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N18
cycloneii_lcell_comb \tiny_cpu|Mux8~1 (
// Equation(s):
// \tiny_cpu|Mux8~1_combout  = \tiny_cpu|register_A[7]~82_combout  & (\tiny_cpu|Mux8~0_combout  & (\tiny_cpu|RAM|auto_generated|q_a [7]) # !\tiny_cpu|Mux8~0_combout  & \tiny_cpu|ShiftRight0~28_combout ) # !\tiny_cpu|register_A[7]~82_combout  & 
// (\tiny_cpu|Mux8~0_combout )

	.dataa(\tiny_cpu|ShiftRight0~28_combout ),
	.datab(\tiny_cpu|register_A[7]~82_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [7]),
	.datad(\tiny_cpu|Mux8~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux8~1 .lut_mask = 16'hF388;
defparam \tiny_cpu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N16
cycloneii_lcell_comb \tiny_cpu|Mux8~2 (
// Equation(s):
// \tiny_cpu|Mux8~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux8~1_combout ) # !\tiny_cpu|state [1] & \tiny_cpu|ShiftLeft0~22_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|ShiftLeft0~22_combout ),
	.datad(\tiny_cpu|Mux8~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux8~2 .lut_mask = 16'hFC30;
defparam \tiny_cpu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N14
cycloneii_lcell_comb \tiny_cpu|Add0~38 (
// Equation(s):
// \tiny_cpu|Add0~38_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~0_combout  $ \tiny_cpu|RAM|auto_generated|q_a [7]) # !\tiny_cpu|state [1] & \tiny_cpu|register_A [7]

	.dataa(\tiny_cpu|register_A [7]),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~38 .lut_mask = 16'h2EE2;
defparam \tiny_cpu|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N0
cycloneii_lcell_comb \tiny_cpu|Add0~40 (
// Equation(s):
// \tiny_cpu|Add0~40_combout  = (\tiny_cpu|Add0~39_combout  $ \tiny_cpu|Add0~38_combout  $ !\tiny_cpu|Add0~37 ) # GND
// \tiny_cpu|Add0~41  = CARRY(\tiny_cpu|Add0~39_combout  & (\tiny_cpu|Add0~38_combout  # !\tiny_cpu|Add0~37 ) # !\tiny_cpu|Add0~39_combout  & \tiny_cpu|Add0~38_combout  & !\tiny_cpu|Add0~37 )

	.dataa(\tiny_cpu|Add0~39_combout ),
	.datab(\tiny_cpu|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~37 ),
	.combout(\tiny_cpu|Add0~40_combout ),
	.cout(\tiny_cpu|Add0~41 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~40 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N6
cycloneii_lcell_comb \tiny_cpu|Mux8~4 (
// Equation(s):
// \tiny_cpu|Mux8~4_combout  = \tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|RAM|auto_generated|q_a [7]) # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|Add0~40_combout ) # !\tiny_cpu|register_A[0]~73_combout  & 
// \tiny_cpu|RAM|auto_generated|q_a [7])

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [7]),
	.datad(\tiny_cpu|Add0~40_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux8~4 .lut_mask = 16'hF4B0;
defparam \tiny_cpu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N12
cycloneii_lcell_comb \tiny_cpu|Mux8~5 (
// Equation(s):
// \tiny_cpu|Mux8~5_combout  = \tiny_cpu|Mux8~4_combout  & (\tiny_cpu|register_A [7] $ \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux8~4_combout  & \tiny_cpu|register_A [7] & (\tiny_cpu|register_A[0]~67_combout  
// $ !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A [7]),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|register_A[0]~73_combout ),
	.datad(\tiny_cpu|Mux8~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux8~5 .lut_mask = 16'h7B82;
defparam \tiny_cpu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N6
cycloneii_lcell_comb \tiny_cpu|Mux8~3 (
// Equation(s):
// \tiny_cpu|Mux8~3_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux8~5_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux11~3_combout  & \tiny_cpu|Mux8~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux11~3_combout ),
	.datac(\tiny_cpu|Mux8~2_combout ),
	.datad(\tiny_cpu|Mux8~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux8~3 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y13_N7
cycloneii_lcell_ff \tiny_cpu|register_A[7] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux8~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [7]));

// atom is at LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~2 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~2_combout  = !\tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftLeft0~1_combout 

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [1]),
	.datad(\tiny_cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~2 .lut_mask = 16'h0500;
defparam \tiny_cpu|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N0
cycloneii_lcell_comb \tiny_cpu|register_A[9]~84 (
// Equation(s):
// \tiny_cpu|register_A[9]~84_combout  = \tiny_cpu|instruction_register [3] # \tiny_cpu|state [1] # \tiny_cpu|Mux17~12_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [3]),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|Mux17~12_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[9]~84_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[9]~84 .lut_mask = 16'hFFFC;
defparam \tiny_cpu|register_A[9]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N6
cycloneii_lcell_comb \tiny_cpu|register_A[9]~83 (
// Equation(s):
// \tiny_cpu|register_A[9]~83_combout  = \tiny_cpu|state [1] # \tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [3] & !\tiny_cpu|Mux17~12_combout 

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|instruction_register [3]),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|Mux17~12_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[9]~83_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[9]~83 .lut_mask = 16'hF0F2;
defparam \tiny_cpu|register_A[9]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N16
cycloneii_lcell_comb \tiny_cpu|Mux6~0 (
// Equation(s):
// \tiny_cpu|Mux6~0_combout  = \tiny_cpu|register_A[9]~84_combout  & (\tiny_cpu|register_A[9]~83_combout ) # !\tiny_cpu|register_A[9]~84_combout  & (\tiny_cpu|register_A[9]~83_combout  & (\tiny_cpu|ShiftLeft0~14_combout ) # 
// !\tiny_cpu|register_A[9]~83_combout  & \tiny_cpu|ShiftLeft0~26_combout )

	.dataa(\tiny_cpu|ShiftLeft0~26_combout ),
	.datab(\tiny_cpu|register_A[9]~84_combout ),
	.datac(\tiny_cpu|ShiftLeft0~14_combout ),
	.datad(\tiny_cpu|register_A[9]~83_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux6~0 .lut_mask = 16'hFC22;
defparam \tiny_cpu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Mux6~1 (
// Equation(s):
// \tiny_cpu|Mux6~1_combout  = \tiny_cpu|Mux6~0_combout  & (\tiny_cpu|ShiftRight0~19_combout  # !\tiny_cpu|register_A[9]~84_combout ) # !\tiny_cpu|Mux6~0_combout  & (\tiny_cpu|ShiftLeft0~2_combout  & \tiny_cpu|register_A[9]~84_combout )

	.dataa(\tiny_cpu|ShiftRight0~19_combout ),
	.datab(\tiny_cpu|ShiftLeft0~2_combout ),
	.datac(\tiny_cpu|Mux6~0_combout ),
	.datad(\tiny_cpu|register_A[9]~84_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux6~1 .lut_mask = 16'hACF0;
defparam \tiny_cpu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \tiny_cpu|Mux6~2 (
// Equation(s):
// \tiny_cpu|Mux6~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|state [2] & \tiny_cpu|RAM|auto_generated|q_a [9] # !\tiny_cpu|state [2] & (\tiny_cpu|Mux6~1_combout )) # !\tiny_cpu|state [1] & (\tiny_cpu|Mux6~1_combout )

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [9]),
	.datac(\tiny_cpu|state [2]),
	.datad(\tiny_cpu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux6~2 .lut_mask = 16'hDF80;
defparam \tiny_cpu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N18
cycloneii_lcell_comb \tiny_cpu|Add0~45 (
// Equation(s):
// \tiny_cpu|Add0~45_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [9] # !\tiny_cpu|state [1]

	.dataa(\tiny_cpu|state [1]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~45 .lut_mask = 16'hF55F;
defparam \tiny_cpu|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N22
cycloneii_lcell_comb \tiny_cpu|Add0~42 (
// Equation(s):
// \tiny_cpu|Add0~42_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [8] # !\tiny_cpu|state [1]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~42 .lut_mask = 16'hF33F;
defparam \tiny_cpu|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N2
cycloneii_lcell_comb \tiny_cpu|Add0~43 (
// Equation(s):
// \tiny_cpu|Add0~43_combout  = \tiny_cpu|register_A [8] & (\tiny_cpu|Add0~42_combout  & !\tiny_cpu|Add0~41  # !\tiny_cpu|Add0~42_combout  & \tiny_cpu|Add0~41  & VCC) # !\tiny_cpu|register_A [8] & (\tiny_cpu|Add0~42_combout  & (\tiny_cpu|Add0~41  # GND) # 
// !\tiny_cpu|Add0~42_combout  & !\tiny_cpu|Add0~41 )
// \tiny_cpu|Add0~44  = CARRY(\tiny_cpu|register_A [8] & \tiny_cpu|Add0~42_combout  & !\tiny_cpu|Add0~41  # !\tiny_cpu|register_A [8] & (\tiny_cpu|Add0~42_combout  # !\tiny_cpu|Add0~41 ))

	.dataa(\tiny_cpu|register_A [8]),
	.datab(\tiny_cpu|Add0~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~41 ),
	.combout(\tiny_cpu|Add0~43_combout ),
	.cout(\tiny_cpu|Add0~44 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~43 .lut_mask = 16'h694D;
defparam \tiny_cpu|Add0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N4
cycloneii_lcell_comb \tiny_cpu|Add0~46 (
// Equation(s):
// \tiny_cpu|Add0~46_combout  = (\tiny_cpu|register_A [9] $ \tiny_cpu|Add0~45_combout  $ \tiny_cpu|Add0~44 ) # GND
// \tiny_cpu|Add0~47  = CARRY(\tiny_cpu|register_A [9] & (!\tiny_cpu|Add0~44  # !\tiny_cpu|Add0~45_combout ) # !\tiny_cpu|register_A [9] & !\tiny_cpu|Add0~45_combout  & !\tiny_cpu|Add0~44 )

	.dataa(\tiny_cpu|register_A [9]),
	.datab(\tiny_cpu|Add0~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~44 ),
	.combout(\tiny_cpu|Add0~46_combout ),
	.cout(\tiny_cpu|Add0~47 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~46 .lut_mask = 16'h962B;
defparam \tiny_cpu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \tiny_cpu|Mux6~4 (
// Equation(s):
// \tiny_cpu|Mux6~4_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|register_A [9] # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|Add0~46_combout )) # !\tiny_cpu|register_A[0]~73_combout  & 
// \tiny_cpu|register_A [9]

	.dataa(\tiny_cpu|register_A [9]),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|register_A[0]~67_combout ),
	.datad(\tiny_cpu|Add0~46_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux6~4 .lut_mask = 16'hAEA2;
defparam \tiny_cpu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \tiny_cpu|Mux6~5 (
// Equation(s):
// \tiny_cpu|Mux6~5_combout  = \tiny_cpu|Mux6~4_combout  & (\tiny_cpu|RAM|auto_generated|q_a [9] $ \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux6~4_combout  & \tiny_cpu|RAM|auto_generated|q_a [9] & 
// (\tiny_cpu|register_A[0]~67_combout  $ !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [9]),
	.datac(\tiny_cpu|register_A[0]~73_combout ),
	.datad(\tiny_cpu|Mux6~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux6~5 .lut_mask = 16'h7D84;
defparam \tiny_cpu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \tiny_cpu|Mux6~3 (
// Equation(s):
// \tiny_cpu|Mux6~3_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux6~5_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux7~3_combout  & \tiny_cpu|Mux6~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux7~3_combout ),
	.datac(\tiny_cpu|Mux6~2_combout ),
	.datad(\tiny_cpu|Mux6~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux6~3 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y14_N11
cycloneii_lcell_ff \tiny_cpu|register_A[9] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux6~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [9]));

// atom is at LCCOMB_X24_Y14_N30
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~27 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~27_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [7]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [8]

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [8]),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~27 .lut_mask = 16'hFC0C;
defparam \tiny_cpu|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~28 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~28_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [9] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [10])

	.dataa(\tiny_cpu|register_A [9]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|register_A [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~28 .lut_mask = 16'hAFA0;
defparam \tiny_cpu|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N22
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~29 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~29_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftLeft0~27_combout  # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftLeft0~28_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftLeft0~27_combout ),
	.datad(\tiny_cpu|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~29 .lut_mask = 16'hF3C0;
defparam \tiny_cpu|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N24
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~3 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~3_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [0]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [2]

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(\tiny_cpu|register_A [2]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~3 .lut_mask = 16'hE4E4;
defparam \tiny_cpu|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N10
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~4 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~4_combout  = \tiny_cpu|instruction_register [0] & !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [1] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~3_combout )

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(\tiny_cpu|register_A [1]),
	.datac(\tiny_cpu|ShiftLeft0~3_combout ),
	.datad(\tiny_cpu|instruction_register [0]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~4 .lut_mask = 16'h44F0;
defparam \tiny_cpu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N26
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~5 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~5_combout  = \tiny_cpu|ShiftLeft0~4_combout  & !\tiny_cpu|instruction_register [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|ShiftLeft0~4_combout ),
	.datad(\tiny_cpu|instruction_register [2]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~5 .lut_mask = 16'h00F0;
defparam \tiny_cpu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N16
cycloneii_lcell_comb \tiny_cpu|Mux5~0 (
// Equation(s):
// \tiny_cpu|Mux5~0_combout  = \tiny_cpu|register_A[9]~83_combout  & (\tiny_cpu|register_A[9]~84_combout ) # !\tiny_cpu|register_A[9]~83_combout  & (\tiny_cpu|register_A[9]~84_combout  & (\tiny_cpu|ShiftLeft0~5_combout ) # !\tiny_cpu|register_A[9]~84_combout 
//  & \tiny_cpu|ShiftLeft0~29_combout )

	.dataa(\tiny_cpu|register_A[9]~83_combout ),
	.datab(\tiny_cpu|ShiftLeft0~29_combout ),
	.datac(\tiny_cpu|ShiftLeft0~5_combout ),
	.datad(\tiny_cpu|register_A[9]~84_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux5~0 .lut_mask = 16'hFA44;
defparam \tiny_cpu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~24 (
// Equation(s):
// \tiny_cpu|ShiftRight0~24_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~23_combout ) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftRight0~17_combout 

	.dataa(\tiny_cpu|ShiftRight0~17_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~24 .lut_mask = 16'hFA0A;
defparam \tiny_cpu|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~25 (
// Equation(s):
// \tiny_cpu|ShiftRight0~25_combout  = \tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftRight0~4_combout  # !\tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftRight0~24_combout )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftRight0~4_combout ),
	.datad(\tiny_cpu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~25 .lut_mask = 16'h7520;
defparam \tiny_cpu|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y13_N22
cycloneii_lcell_comb \tiny_cpu|Mux5~1 (
// Equation(s):
// \tiny_cpu|Mux5~1_combout  = \tiny_cpu|Mux5~0_combout  & (\tiny_cpu|ShiftRight0~25_combout  # !\tiny_cpu|register_A[9]~83_combout ) # !\tiny_cpu|Mux5~0_combout  & \tiny_cpu|ShiftLeft0~17_combout  & (\tiny_cpu|register_A[9]~83_combout )

	.dataa(\tiny_cpu|ShiftLeft0~17_combout ),
	.datab(\tiny_cpu|Mux5~0_combout ),
	.datac(\tiny_cpu|ShiftRight0~25_combout ),
	.datad(\tiny_cpu|register_A[9]~83_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux5~1 .lut_mask = 16'hE2CC;
defparam \tiny_cpu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \tiny_cpu|Mux5~2 (
// Equation(s):
// \tiny_cpu|Mux5~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|state [2] & (\tiny_cpu|RAM|auto_generated|q_a [10]) # !\tiny_cpu|state [2] & \tiny_cpu|Mux5~1_combout ) # !\tiny_cpu|state [1] & (\tiny_cpu|Mux5~1_combout )

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|Mux5~1_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux5~2 .lut_mask = 16'hF870;
defparam \tiny_cpu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \tiny_cpu|Mux5~4 (
// Equation(s):
// \tiny_cpu|Mux5~4_combout  = \tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A [10] $ \tiny_cpu|RAM|auto_generated|q_a [10]) # !\tiny_cpu|register_A[0]~73_combout  & \tiny_cpu|register_A [10] & 
// \tiny_cpu|RAM|auto_generated|q_a [10]) # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  # \tiny_cpu|register_A [10] # \tiny_cpu|RAM|auto_generated|q_a [10])

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|register_A [10]),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux5~4 .lut_mask = 16'h7DD4;
defparam \tiny_cpu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N6
cycloneii_lcell_comb \tiny_cpu|Add0~49 (
// Equation(s):
// \tiny_cpu|Add0~49_combout  = \tiny_cpu|Add0~48_combout  & (\tiny_cpu|register_A [10] & !\tiny_cpu|Add0~47  # !\tiny_cpu|register_A [10] & (\tiny_cpu|Add0~47  # GND)) # !\tiny_cpu|Add0~48_combout  & (\tiny_cpu|register_A [10] & \tiny_cpu|Add0~47  & VCC # 
// !\tiny_cpu|register_A [10] & !\tiny_cpu|Add0~47 )
// \tiny_cpu|Add0~50  = CARRY(\tiny_cpu|Add0~48_combout  & (!\tiny_cpu|Add0~47  # !\tiny_cpu|register_A [10]) # !\tiny_cpu|Add0~48_combout  & !\tiny_cpu|register_A [10] & !\tiny_cpu|Add0~47 )

	.dataa(\tiny_cpu|Add0~48_combout ),
	.datab(\tiny_cpu|register_A [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~47 ),
	.combout(\tiny_cpu|Add0~49_combout ),
	.cout(\tiny_cpu|Add0~50 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~49 .lut_mask = 16'h692B;
defparam \tiny_cpu|Add0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \tiny_cpu|Mux5~5 (
// Equation(s):
// \tiny_cpu|Mux5~5_combout  = \tiny_cpu|Mux5~4_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Add0~49_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|Mux5~4_combout ),
	.datad(\tiny_cpu|Add0~49_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux5~5 .lut_mask = 16'hF0B0;
defparam \tiny_cpu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \tiny_cpu|Mux5~3 (
// Equation(s):
// \tiny_cpu|Mux5~3_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux5~5_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux7~3_combout  & \tiny_cpu|Mux5~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux7~3_combout ),
	.datac(\tiny_cpu|Mux5~2_combout ),
	.datad(\tiny_cpu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux5~3 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y14_N5
cycloneii_lcell_ff \tiny_cpu|register_A[10] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux5~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [10]));

// atom is at M4K_X17_Y15
cycloneii_ram_block \tiny_cpu|RAM|auto_generated|ram_block1a0 (
	.portawe(\tiny_cpu|Equal0~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\comb~0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\tiny_cpu|register_A [15],\tiny_cpu|register_A [14],\tiny_cpu|register_A [13],\tiny_cpu|register_A [12],\tiny_cpu|register_A [11],\tiny_cpu|register_A [10],\tiny_cpu|register_A [9],\tiny_cpu|register_A [8],\tiny_cpu|register_A [7],\tiny_cpu|register_A [6],\tiny_cpu|register_A [5],\tiny_cpu|register_A [4],
\tiny_cpu|register_A [3],\tiny_cpu|register_A [2],\tiny_cpu|register_A [1],\tiny_cpu|register_A [0]}),
	.portaaddr({\tiny_cpu|Mux16~10_combout ,\tiny_cpu|Mux17~11_combout ,\tiny_cpu|Mux18~4_combout ,\tiny_cpu|Mux19~4_combout ,\tiny_cpu|Mux20~3_combout ,\tiny_cpu|Mux21~4_combout ,\tiny_cpu|Mux22~4_combout ,\tiny_cpu|Mux23~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\tiny_cpu|RAM|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .init_file = "addpcr.mif";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .logical_ram_name = "tc140l:tiny_cpu|altsyncram:RAM|altsyncram_kus:auto_generated|ALTSYNCRAM";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \tiny_cpu|RAM|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B0007000600070004000300050001000A0000000000000000000000000000000000000000000003004714471247100210;
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N22
cycloneii_lcell_comb \tiny_cpu|register_A[0]~68 (
// Equation(s):
// \tiny_cpu|register_A[0]~68_combout  = \tiny_cpu|instruction_register [2] # \tiny_cpu|instruction_register [3]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(\tiny_cpu|instruction_register [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~68 .lut_mask = 16'hFCFC;
defparam \tiny_cpu|register_A[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~33 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~33_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [11]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [12]

	.dataa(\tiny_cpu|register_A [12]),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|register_A [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~33 .lut_mask = 16'hE2E2;
defparam \tiny_cpu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N20
cycloneii_lcell_comb \tiny_cpu|Mux3~1 (
// Equation(s):
// \tiny_cpu|Mux3~1_combout  = \tiny_cpu|register_A[0]~69_combout  & !\tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|ShiftLeft0~28_combout ) # !\tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout  # \tiny_cpu|ShiftLeft0~33_combout )

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|ShiftLeft0~33_combout ),
	.datad(\tiny_cpu|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~1 .lut_mask = 16'h7654;
defparam \tiny_cpu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N2
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~23 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~23_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [6]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [8]

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [8]),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~23 .lut_mask = 16'hFA50;
defparam \tiny_cpu|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N18
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~24 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~24_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~20_combout ) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftLeft0~23_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~23_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~24 .lut_mask = 16'hFC0C;
defparam \tiny_cpu|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N2
cycloneii_lcell_comb \tiny_cpu|Mux3~0 (
// Equation(s):
// \tiny_cpu|Mux3~0_combout  = !\tiny_cpu|Mux17~12_combout  & (\tiny_cpu|register_A[0]~69_combout  # \tiny_cpu|ShiftLeft0~24_combout  # !\tiny_cpu|register_A[0]~68_combout )

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|ShiftLeft0~24_combout ),
	.datac(\tiny_cpu|Mux17~12_combout ),
	.datad(\tiny_cpu|register_A[0]~68_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~0 .lut_mask = 16'h0E0F;
defparam \tiny_cpu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N30
cycloneii_lcell_comb \tiny_cpu|Mux3~2 (
// Equation(s):
// \tiny_cpu|Mux3~2_combout  = \tiny_cpu|Mux3~0_combout  & (\tiny_cpu|Mux3~1_combout  # \tiny_cpu|ShiftLeft0~12_combout  & \tiny_cpu|register_A[0]~68_combout )

	.dataa(\tiny_cpu|ShiftLeft0~12_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|Mux3~1_combout ),
	.datad(\tiny_cpu|Mux3~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~2 .lut_mask = 16'hF800;
defparam \tiny_cpu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N8
cycloneii_lcell_comb \tiny_cpu|Add0~52 (
// Equation(s):
// \tiny_cpu|Add0~52_combout  = (\tiny_cpu|Add0~51_combout  $ \tiny_cpu|register_A [11] $ \tiny_cpu|Add0~50 ) # GND
// \tiny_cpu|Add0~53  = CARRY(\tiny_cpu|Add0~51_combout  & \tiny_cpu|register_A [11] & !\tiny_cpu|Add0~50  # !\tiny_cpu|Add0~51_combout  & (\tiny_cpu|register_A [11] # !\tiny_cpu|Add0~50 ))

	.dataa(\tiny_cpu|Add0~51_combout ),
	.datab(\tiny_cpu|register_A [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~50 ),
	.combout(\tiny_cpu|Add0~52_combout ),
	.cout(\tiny_cpu|Add0~53 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~52 .lut_mask = 16'h964D;
defparam \tiny_cpu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N10
cycloneii_lcell_comb \tiny_cpu|Add0~55 (
// Equation(s):
// \tiny_cpu|Add0~55_combout  = \tiny_cpu|Add0~54_combout  & (\tiny_cpu|register_A [12] & !\tiny_cpu|Add0~53  # !\tiny_cpu|register_A [12] & (\tiny_cpu|Add0~53  # GND)) # !\tiny_cpu|Add0~54_combout  & (\tiny_cpu|register_A [12] & \tiny_cpu|Add0~53  & VCC # 
// !\tiny_cpu|register_A [12] & !\tiny_cpu|Add0~53 )
// \tiny_cpu|Add0~56  = CARRY(\tiny_cpu|Add0~54_combout  & (!\tiny_cpu|Add0~53  # !\tiny_cpu|register_A [12]) # !\tiny_cpu|Add0~54_combout  & !\tiny_cpu|register_A [12] & !\tiny_cpu|Add0~53 )

	.dataa(\tiny_cpu|Add0~54_combout ),
	.datab(\tiny_cpu|register_A [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~53 ),
	.combout(\tiny_cpu|Add0~55_combout ),
	.cout(\tiny_cpu|Add0~56 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~55 .lut_mask = 16'h692B;
defparam \tiny_cpu|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N12
cycloneii_lcell_comb \tiny_cpu|Mux3~3 (
// Equation(s):
// \tiny_cpu|Mux3~3_combout  = \tiny_cpu|register_A[12]~85_combout  & \tiny_cpu|register_A[12]~86_combout  # !\tiny_cpu|register_A[12]~85_combout  & (\tiny_cpu|register_A[12]~86_combout  & (\tiny_cpu|Add0~55_combout ) # !\tiny_cpu|register_A[12]~86_combout  
// & \tiny_cpu|Mux3~2_combout )

	.dataa(\tiny_cpu|register_A[12]~85_combout ),
	.datab(\tiny_cpu|register_A[12]~86_combout ),
	.datac(\tiny_cpu|Mux3~2_combout ),
	.datad(\tiny_cpu|Add0~55_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~3 .lut_mask = 16'hDC98;
defparam \tiny_cpu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N30
cycloneii_lcell_comb \tiny_cpu|Mux3~4 (
// Equation(s):
// \tiny_cpu|Mux3~4_combout  = \tiny_cpu|register_A[12]~87_combout  & (\tiny_cpu|Mux3~3_combout  & (\tiny_cpu|RAM|auto_generated|q_a [12]) # !\tiny_cpu|Mux3~3_combout  & \tiny_cpu|ShiftRight0~30_combout ) # !\tiny_cpu|register_A[12]~87_combout  & 
// (\tiny_cpu|Mux3~3_combout )

	.dataa(\tiny_cpu|ShiftRight0~30_combout ),
	.datab(\tiny_cpu|register_A[12]~87_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [12]),
	.datad(\tiny_cpu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~4 .lut_mask = 16'hF388;
defparam \tiny_cpu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N0
cycloneii_lcell_comb \tiny_cpu|Mux3~6 (
// Equation(s):
// \tiny_cpu|Mux3~6_combout  = \tiny_cpu|Mux3~5_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Mux3~4_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|Mux3~5_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|register_A[0]~73_combout ),
	.datad(\tiny_cpu|Mux3~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux3~6 .lut_mask = 16'hAA8A;
defparam \tiny_cpu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y14_N1
cycloneii_lcell_ff \tiny_cpu|register_A[12] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux3~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [12]));

// atom is at LCCOMB_X25_Y14_N24
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~0 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~0_combout  = !\tiny_cpu|instruction_register [0] & !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [0] & !\tiny_cpu|instruction_register [2]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(\tiny_cpu|instruction_register [2]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~0 .lut_mask = 16'h0010;
defparam \tiny_cpu|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N12
cycloneii_lcell_comb \tiny_cpu|Mux7~0 (
// Equation(s):
// \tiny_cpu|Mux7~0_combout  = \tiny_cpu|register_A[9]~83_combout  & \tiny_cpu|register_A[9]~84_combout  # !\tiny_cpu|register_A[9]~83_combout  & (\tiny_cpu|register_A[9]~84_combout  & \tiny_cpu|ShiftLeft0~0_combout  # !\tiny_cpu|register_A[9]~84_combout  & 
// (\tiny_cpu|ShiftLeft0~24_combout ))

	.dataa(\tiny_cpu|register_A[9]~83_combout ),
	.datab(\tiny_cpu|register_A[9]~84_combout ),
	.datac(\tiny_cpu|ShiftLeft0~0_combout ),
	.datad(\tiny_cpu|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~0 .lut_mask = 16'hD9C8;
defparam \tiny_cpu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y13_N28
cycloneii_lcell_comb \tiny_cpu|Mux7~1 (
// Equation(s):
// \tiny_cpu|Mux7~1_combout  = \tiny_cpu|Mux7~0_combout  & (\tiny_cpu|ShiftRight0~10_combout  # !\tiny_cpu|register_A[9]~83_combout ) # !\tiny_cpu|Mux7~0_combout  & (\tiny_cpu|ShiftLeft0~11_combout  & \tiny_cpu|register_A[9]~83_combout )

	.dataa(\tiny_cpu|ShiftRight0~10_combout ),
	.datab(\tiny_cpu|Mux7~0_combout ),
	.datac(\tiny_cpu|ShiftLeft0~11_combout ),
	.datad(\tiny_cpu|register_A[9]~83_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~1 .lut_mask = 16'hB8CC;
defparam \tiny_cpu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N8
cycloneii_lcell_comb \tiny_cpu|Mux7~2 (
// Equation(s):
// \tiny_cpu|Mux7~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|state [2] & \tiny_cpu|RAM|auto_generated|q_a [8] # !\tiny_cpu|state [2] & (\tiny_cpu|Mux7~1_combout )) # !\tiny_cpu|state [1] & (\tiny_cpu|Mux7~1_combout )

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [8]),
	.datad(\tiny_cpu|Mux7~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~2 .lut_mask = 16'hF780;
defparam \tiny_cpu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N14
cycloneii_lcell_comb \tiny_cpu|Mux7~5 (
// Equation(s):
// \tiny_cpu|Mux7~5_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|RAM|auto_generated|q_a [8] $ \tiny_cpu|register_A [8] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A[0]~67_combout  & 
// \tiny_cpu|RAM|auto_generated|q_a [8] & \tiny_cpu|register_A [8] # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|RAM|auto_generated|q_a [8] # \tiny_cpu|register_A [8]))

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [8]),
	.datad(\tiny_cpu|register_A [8]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~5 .lut_mask = 16'h7BB2;
defparam \tiny_cpu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \tiny_cpu|Mux7~6 (
// Equation(s):
// \tiny_cpu|Mux7~6_combout  = \tiny_cpu|Mux7~5_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Add0~43_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|Mux7~5_combout ),
	.datad(\tiny_cpu|Add0~43_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~6 .lut_mask = 16'hF0B0;
defparam \tiny_cpu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \tiny_cpu|Mux7~4 (
// Equation(s):
// \tiny_cpu|Mux7~4_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux7~6_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux7~3_combout  & \tiny_cpu|Mux7~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux7~3_combout ),
	.datac(\tiny_cpu|Mux7~2_combout ),
	.datad(\tiny_cpu|Mux7~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux7~4 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y14_N17
cycloneii_lcell_ff \tiny_cpu|register_A[8] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [8]));

// atom is at LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~21 (
// Equation(s):
// \tiny_cpu|ShiftRight0~21_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [8]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [6]

	.dataa(\tiny_cpu|register_A [6]),
	.datab(\tiny_cpu|register_A [8]),
	.datac(vcc),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~21 .lut_mask = 16'hCCAA;
defparam \tiny_cpu|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~22 (
// Equation(s):
// \tiny_cpu|ShiftRight0~22_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftRight0~20_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~21_combout )

	.dataa(\tiny_cpu|ShiftRight0~20_combout ),
	.datab(\tiny_cpu|ShiftRight0~21_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~22 .lut_mask = 16'hACAC;
defparam \tiny_cpu|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \tiny_cpu|Mux9~0 (
// Equation(s):
// \tiny_cpu|Mux9~0_combout  = \tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|register_A[7]~82_combout ) # !\tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|register_A[7]~82_combout  & (\tiny_cpu|ShiftRight0~24_combout ) # 
// !\tiny_cpu|register_A[7]~82_combout  & \tiny_cpu|ShiftRight0~22_combout )

	.dataa(\tiny_cpu|register_A[7]~81_combout ),
	.datab(\tiny_cpu|ShiftRight0~22_combout ),
	.datac(\tiny_cpu|register_A[7]~82_combout ),
	.datad(\tiny_cpu|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux9~0 .lut_mask = 16'hF4A4;
defparam \tiny_cpu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N26
cycloneii_lcell_comb \tiny_cpu|Mux9~1 (
// Equation(s):
// \tiny_cpu|Mux9~1_combout  = \tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|Mux9~0_combout  & \tiny_cpu|RAM|auto_generated|q_a [6] # !\tiny_cpu|Mux9~0_combout  & (\tiny_cpu|ShiftRight0~32_combout )) # !\tiny_cpu|register_A[7]~81_combout  & 
// (\tiny_cpu|Mux9~0_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [6]),
	.datab(\tiny_cpu|register_A[7]~81_combout ),
	.datac(\tiny_cpu|ShiftRight0~32_combout ),
	.datad(\tiny_cpu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux9~1 .lut_mask = 16'hBBC0;
defparam \tiny_cpu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y14_N4
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~17 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~17_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftLeft0~13_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftLeft0~16_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~13_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~17 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N28
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~18 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~18_combout  = \tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftLeft0~4_combout  # !\tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftLeft0~17_combout )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|ShiftLeft0~4_combout ),
	.datac(\tiny_cpu|ShiftLeft0~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~18 .lut_mask = 16'hD8D8;
defparam \tiny_cpu|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N30
cycloneii_lcell_comb \tiny_cpu|Mux9~2 (
// Equation(s):
// \tiny_cpu|Mux9~2_combout  = \tiny_cpu|state [1] & \tiny_cpu|Mux9~1_combout  # !\tiny_cpu|state [1] & (\tiny_cpu|ShiftLeft0~18_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux9~1_combout ),
	.datad(\tiny_cpu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux9~2 .lut_mask = 16'hF3C0;
defparam \tiny_cpu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N4
cycloneii_lcell_comb \tiny_cpu|Mux9~3 (
// Equation(s):
// \tiny_cpu|Mux9~3_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux9~5_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux11~3_combout  & (\tiny_cpu|Mux9~2_combout )

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux11~3_combout ),
	.datac(\tiny_cpu|Mux9~5_combout ),
	.datad(\tiny_cpu|Mux9~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux9~3 .lut_mask = 16'hB1A0;
defparam \tiny_cpu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y13_N5
cycloneii_lcell_ff \tiny_cpu|register_A[6] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux9~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [6]));

// atom is at LCCOMB_X23_Y13_N18
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~13 (
// Equation(s):
// \tiny_cpu|ShiftRight0~13_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [6]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [5]

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [5]),
	.datac(\tiny_cpu|register_A [6]),
	.datad(\tiny_cpu|instruction_register [0]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~13 .lut_mask = 16'hF0CC;
defparam \tiny_cpu|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~12 (
// Equation(s):
// \tiny_cpu|ShiftRight0~12_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [8] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [7])

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [8]),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~12 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N4
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~14 (
// Equation(s):
// \tiny_cpu|ShiftRight0~14_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftRight0~12_combout ) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftRight0~13_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftRight0~13_combout ),
	.datad(\tiny_cpu|ShiftRight0~12_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~14 .lut_mask = 16'hFC30;
defparam \tiny_cpu|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N6
cycloneii_lcell_comb \tiny_cpu|Mux10~0 (
// Equation(s):
// \tiny_cpu|Mux10~0_combout  = \tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|register_A[7]~82_combout  # \tiny_cpu|ShiftRight0~31_combout ) # !\tiny_cpu|register_A[7]~81_combout  & !\tiny_cpu|register_A[7]~82_combout  & \tiny_cpu|ShiftRight0~14_combout 

	.dataa(\tiny_cpu|register_A[7]~81_combout ),
	.datab(\tiny_cpu|register_A[7]~82_combout ),
	.datac(\tiny_cpu|ShiftRight0~14_combout ),
	.datad(\tiny_cpu|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux10~0 .lut_mask = 16'hBA98;
defparam \tiny_cpu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y12_N8
cycloneii_lcell_comb \tiny_cpu|Mux10~1 (
// Equation(s):
// \tiny_cpu|Mux10~1_combout  = \tiny_cpu|register_A[7]~82_combout  & (\tiny_cpu|Mux10~0_combout  & (\tiny_cpu|RAM|auto_generated|q_a [5]) # !\tiny_cpu|Mux10~0_combout  & \tiny_cpu|ShiftRight0~18_combout ) # !\tiny_cpu|register_A[7]~82_combout  & 
// (\tiny_cpu|Mux10~0_combout )

	.dataa(\tiny_cpu|ShiftRight0~18_combout ),
	.datab(\tiny_cpu|register_A[7]~82_combout ),
	.datac(\tiny_cpu|Mux10~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux10~1 .lut_mask = 16'hF838;
defparam \tiny_cpu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N20
cycloneii_lcell_comb \tiny_cpu|Mux10~2 (
// Equation(s):
// \tiny_cpu|Mux10~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux10~1_combout ) # !\tiny_cpu|state [1] & \tiny_cpu|ShiftLeft0~15_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~15_combout ),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|Mux10~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux10~2 .lut_mask = 16'hFC0C;
defparam \tiny_cpu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N0
cycloneii_lcell_comb \tiny_cpu|Mux10~4 (
// Equation(s):
// \tiny_cpu|Mux10~4_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|RAM|auto_generated|q_a [5]) # !\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|Add0~32_combout ) # !\tiny_cpu|register_A[0]~73_combout  & 
// (\tiny_cpu|RAM|auto_generated|q_a [5])

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|Add0~32_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux10~4 .lut_mask = 16'hFD20;
defparam \tiny_cpu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N18
cycloneii_lcell_comb \tiny_cpu|Mux10~5 (
// Equation(s):
// \tiny_cpu|Mux10~5_combout  = \tiny_cpu|Mux10~4_combout  & (\tiny_cpu|register_A [5] $ \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux10~4_combout  & \tiny_cpu|register_A [5] & 
// (\tiny_cpu|register_A[0]~67_combout  $ !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A [5]),
	.datac(\tiny_cpu|register_A[0]~73_combout ),
	.datad(\tiny_cpu|Mux10~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux10~5 .lut_mask = 16'h7D84;
defparam \tiny_cpu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N26
cycloneii_lcell_comb \tiny_cpu|Mux10~3 (
// Equation(s):
// \tiny_cpu|Mux10~3_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux10~5_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux11~3_combout  & \tiny_cpu|Mux10~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux11~3_combout ),
	.datac(\tiny_cpu|Mux10~2_combout ),
	.datad(\tiny_cpu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux10~3 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y13_N27
cycloneii_lcell_ff \tiny_cpu|register_A[5] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux10~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [5]));

// atom is at LCCOMB_X20_Y16_N30
cycloneii_lcell_comb \tiny_cpu|Add0~60 (
// Equation(s):
// \tiny_cpu|Add0~60_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [14] # !\tiny_cpu|state [1]

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(vcc),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~60_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~60 .lut_mask = 16'hBB77;
defparam \tiny_cpu|Add0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N8
cycloneii_lcell_comb \tiny_cpu|Add0~57 (
// Equation(s):
// \tiny_cpu|Add0~57_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [13] # !\tiny_cpu|state [1]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~57 .lut_mask = 16'hF33F;
defparam \tiny_cpu|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N12
cycloneii_lcell_comb \tiny_cpu|Add0~58 (
// Equation(s):
// \tiny_cpu|Add0~58_combout  = (\tiny_cpu|register_A [13] $ \tiny_cpu|Add0~57_combout  $ \tiny_cpu|Add0~56 ) # GND
// \tiny_cpu|Add0~59  = CARRY(\tiny_cpu|register_A [13] & (!\tiny_cpu|Add0~56  # !\tiny_cpu|Add0~57_combout ) # !\tiny_cpu|register_A [13] & !\tiny_cpu|Add0~57_combout  & !\tiny_cpu|Add0~56 )

	.dataa(\tiny_cpu|register_A [13]),
	.datab(\tiny_cpu|Add0~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~56 ),
	.combout(\tiny_cpu|Add0~58_combout ),
	.cout(\tiny_cpu|Add0~59 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~58 .lut_mask = 16'h962B;
defparam \tiny_cpu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N14
cycloneii_lcell_comb \tiny_cpu|Add0~61 (
// Equation(s):
// \tiny_cpu|Add0~61_combout  = \tiny_cpu|register_A [14] & (\tiny_cpu|Add0~60_combout  & !\tiny_cpu|Add0~59  # !\tiny_cpu|Add0~60_combout  & \tiny_cpu|Add0~59  & VCC) # !\tiny_cpu|register_A [14] & (\tiny_cpu|Add0~60_combout  & (\tiny_cpu|Add0~59  # GND) # 
// !\tiny_cpu|Add0~60_combout  & !\tiny_cpu|Add0~59 )
// \tiny_cpu|Add0~62  = CARRY(\tiny_cpu|register_A [14] & \tiny_cpu|Add0~60_combout  & !\tiny_cpu|Add0~59  # !\tiny_cpu|register_A [14] & (\tiny_cpu|Add0~60_combout  # !\tiny_cpu|Add0~59 ))

	.dataa(\tiny_cpu|register_A [14]),
	.datab(\tiny_cpu|Add0~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add0~59 ),
	.combout(\tiny_cpu|Add0~61_combout ),
	.cout(\tiny_cpu|Add0~62 ));
// synopsys translate_off
defparam \tiny_cpu|Add0~61 .lut_mask = 16'h694D;
defparam \tiny_cpu|Add0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N4
cycloneii_lcell_comb \tiny_cpu|Mux1~1 (
// Equation(s):
// \tiny_cpu|Mux1~1_combout  = \tiny_cpu|register_A[0]~69_combout  & !\tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|ShiftLeft0~33_combout ) # !\tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout  # \tiny_cpu|register_A [13])

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|register_A [13]),
	.datad(\tiny_cpu|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~1 .lut_mask = 16'h7654;
defparam \tiny_cpu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X25_Y14_N14
cycloneii_lcell_comb \tiny_cpu|Mux1~2 (
// Equation(s):
// \tiny_cpu|Mux1~2_combout  = \tiny_cpu|Mux1~0_combout  & (\tiny_cpu|Mux1~1_combout  # \tiny_cpu|register_A[0]~68_combout  & \tiny_cpu|ShiftLeft0~18_combout )

	.dataa(\tiny_cpu|Mux1~0_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|Mux1~1_combout ),
	.datad(\tiny_cpu|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~2 .lut_mask = 16'hA8A0;
defparam \tiny_cpu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N24
cycloneii_lcell_comb \tiny_cpu|Mux1~3 (
// Equation(s):
// \tiny_cpu|Mux1~3_combout  = \tiny_cpu|register_A[12]~86_combout  & (\tiny_cpu|register_A[12]~85_combout  # \tiny_cpu|Add0~61_combout ) # !\tiny_cpu|register_A[12]~86_combout  & !\tiny_cpu|register_A[12]~85_combout  & (\tiny_cpu|Mux1~2_combout )

	.dataa(\tiny_cpu|register_A[12]~86_combout ),
	.datab(\tiny_cpu|register_A[12]~85_combout ),
	.datac(\tiny_cpu|Add0~61_combout ),
	.datad(\tiny_cpu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~3 .lut_mask = 16'hB9A8;
defparam \tiny_cpu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N0
cycloneii_lcell_comb \tiny_cpu|Mux1~4 (
// Equation(s):
// \tiny_cpu|Mux1~4_combout  = \tiny_cpu|register_A[12]~87_combout  & (\tiny_cpu|Mux1~3_combout  & (\tiny_cpu|RAM|auto_generated|q_a [14]) # !\tiny_cpu|Mux1~3_combout  & \tiny_cpu|ShiftRight0~32_combout ) # !\tiny_cpu|register_A[12]~87_combout  & 
// (\tiny_cpu|Mux1~3_combout )

	.dataa(\tiny_cpu|register_A[12]~87_combout ),
	.datab(\tiny_cpu|ShiftRight0~32_combout ),
	.datac(\tiny_cpu|Mux1~3_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~4 .lut_mask = 16'hF858;
defparam \tiny_cpu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N16
cycloneii_lcell_comb \tiny_cpu|Mux1~6 (
// Equation(s):
// \tiny_cpu|Mux1~6_combout  = \tiny_cpu|Mux1~5_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Mux1~4_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|Mux1~5_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|register_A[0]~67_combout ),
	.datad(\tiny_cpu|Mux1~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux1~6 .lut_mask = 16'hAAA2;
defparam \tiny_cpu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N0
cycloneii_lcell_comb \tiny_cpu|register_A[15]~66 (
// Equation(s):
// \tiny_cpu|register_A[15]~66_combout  = !\tiny_cpu|state [0] & (!\tiny_cpu|state[3]~4_regout  # !\tiny_cpu|state[4]~8_regout  # !\tiny_cpu|state[3]~6_regout )

	.dataa(\tiny_cpu|state[3]~6_regout ),
	.datab(\tiny_cpu|state[4]~8_regout ),
	.datac(\tiny_cpu|state[3]~4_regout ),
	.datad(\tiny_cpu|state [0]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[15]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[15]~66 .lut_mask = 16'h007F;
defparam \tiny_cpu|register_A[15]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N16
cycloneii_lcell_comb \tiny_cpu|register_A[15]~89 (
// Equation(s):
// \tiny_cpu|register_A[15]~89_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux17~1_combout  # \tiny_cpu|register_A[15]~66_combout ) # !\tiny_cpu|state [1] & \tiny_cpu|register_A[15]~88_combout 

	.dataa(\tiny_cpu|register_A[15]~88_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~1_combout ),
	.datad(\tiny_cpu|register_A[15]~66_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[15]~89 .lut_mask = 16'hEEE2;
defparam \tiny_cpu|register_A[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N6
cycloneii_lcell_comb \tiny_cpu|register_A[15]~90 (
// Equation(s):
// \tiny_cpu|register_A[15]~90_combout  = \tiny_cpu|state[3]~10_combout  & (!\tiny_cpu|register_A[0]~75_combout ) # !\tiny_cpu|state[3]~10_combout  & !\tiny_cpu|register_A[15]~89_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|state[3]~10_combout ),
	.datac(\tiny_cpu|register_A[15]~89_combout ),
	.datad(\tiny_cpu|register_A[0]~75_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[15]~90 .lut_mask = 16'h03CF;
defparam \tiny_cpu|register_A[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y16_N17
cycloneii_lcell_ff \tiny_cpu|register_A[14] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux1~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[15]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [14]));

// atom is at LCCOMB_X23_Y14_N6
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~15 (
// Equation(s):
// \tiny_cpu|ShiftRight0~15_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [15] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [13])

	.dataa(\tiny_cpu|instruction_register [1]),
	.datab(\tiny_cpu|register_A [15]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [13]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~15 .lut_mask = 16'hDD88;
defparam \tiny_cpu|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~16 (
// Equation(s):
// \tiny_cpu|ShiftRight0~16_combout  = \tiny_cpu|instruction_register [0] & !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [14] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~15_combout )

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|register_A [14]),
	.datad(\tiny_cpu|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~16 .lut_mask = 16'h7520;
defparam \tiny_cpu|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y13_N2
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~31 (
// Equation(s):
// \tiny_cpu|ShiftRight0~31_combout  = !\tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftRight0~16_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(\tiny_cpu|ShiftRight0~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~31 .lut_mask = 16'h3030;
defparam \tiny_cpu|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N22
cycloneii_lcell_comb \tiny_cpu|Mux2~3 (
// Equation(s):
// \tiny_cpu|Mux2~3_combout  = \tiny_cpu|register_A[12]~85_combout  & (\tiny_cpu|register_A[12]~86_combout ) # !\tiny_cpu|register_A[12]~85_combout  & (\tiny_cpu|register_A[12]~86_combout  & (\tiny_cpu|Add0~58_combout ) # !\tiny_cpu|register_A[12]~86_combout 
//  & \tiny_cpu|Mux2~2_combout )

	.dataa(\tiny_cpu|Mux2~2_combout ),
	.datab(\tiny_cpu|register_A[12]~85_combout ),
	.datac(\tiny_cpu|register_A[12]~86_combout ),
	.datad(\tiny_cpu|Add0~58_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~3 .lut_mask = 16'hF2C2;
defparam \tiny_cpu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N18
cycloneii_lcell_comb \tiny_cpu|Mux2~4 (
// Equation(s):
// \tiny_cpu|Mux2~4_combout  = \tiny_cpu|register_A[12]~87_combout  & (\tiny_cpu|Mux2~3_combout  & \tiny_cpu|RAM|auto_generated|q_a [13] # !\tiny_cpu|Mux2~3_combout  & (\tiny_cpu|ShiftRight0~31_combout )) # !\tiny_cpu|register_A[12]~87_combout  & 
// (\tiny_cpu|Mux2~3_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [13]),
	.datab(\tiny_cpu|register_A[12]~87_combout ),
	.datac(\tiny_cpu|ShiftRight0~31_combout ),
	.datad(\tiny_cpu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~4 .lut_mask = 16'hBBC0;
defparam \tiny_cpu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N28
cycloneii_lcell_comb \tiny_cpu|Mux2~5 (
// Equation(s):
// \tiny_cpu|Mux2~5_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|RAM|auto_generated|q_a [13] # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|Mux2~4_combout )) # !\tiny_cpu|register_A[0]~73_combout  & 
// \tiny_cpu|RAM|auto_generated|q_a [13]

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [13]),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|register_A[0]~67_combout ),
	.datad(\tiny_cpu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~5 .lut_mask = 16'hAEA2;
defparam \tiny_cpu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N22
cycloneii_lcell_comb \tiny_cpu|Mux2~6 (
// Equation(s):
// \tiny_cpu|Mux2~6_combout  = \tiny_cpu|Mux2~5_combout  & (\tiny_cpu|register_A[0]~73_combout  $ \tiny_cpu|register_A [13] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux2~5_combout  & \tiny_cpu|register_A [13] & (\tiny_cpu|register_A[0]~73_combout 
//  $ !\tiny_cpu|register_A[0]~67_combout )

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|register_A [13]),
	.datad(\tiny_cpu|Mux2~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux2~6 .lut_mask = 16'h7B90;
defparam \tiny_cpu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y14_N23
cycloneii_lcell_ff \tiny_cpu|register_A[13] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux2~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [13]));

// atom is at LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~23 (
// Equation(s):
// \tiny_cpu|ShiftRight0~23_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [13] # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [11])

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [13]),
	.datac(\tiny_cpu|register_A [11]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~23 .lut_mask = 16'hCCF0;
defparam \tiny_cpu|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~27 (
// Equation(s):
// \tiny_cpu|ShiftRight0~27_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [14]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [12]

	.dataa(\tiny_cpu|register_A [12]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [14]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~27 .lut_mask = 16'hF0AA;
defparam \tiny_cpu|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~28 (
// Equation(s):
// \tiny_cpu|ShiftRight0~28_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~27_combout ) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftRight0~23_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|ShiftRight0~23_combout ),
	.datad(\tiny_cpu|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~28 .lut_mask = 16'hFC30;
defparam \tiny_cpu|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N30
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~29 (
// Equation(s):
// \tiny_cpu|ShiftRight0~29_combout  = \tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftLeft0~8_combout  & (\tiny_cpu|register_A [15]) # !\tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftRight0~28_combout  # \tiny_cpu|ShiftLeft0~8_combout  & 
// \tiny_cpu|register_A [15])

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|ShiftLeft0~8_combout ),
	.datac(\tiny_cpu|ShiftRight0~28_combout ),
	.datad(\tiny_cpu|register_A [15]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~29 .lut_mask = 16'hDC50;
defparam \tiny_cpu|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~30 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~30_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [8]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [9]

	.dataa(\tiny_cpu|register_A [9]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|register_A [8]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~30 .lut_mask = 16'hFA0A;
defparam \tiny_cpu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~31 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~31_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [10]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [11]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [11]),
	.datad(\tiny_cpu|register_A [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~31 .lut_mask = 16'hFA50;
defparam \tiny_cpu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \tiny_cpu|ShiftLeft0~32 (
// Equation(s):
// \tiny_cpu|ShiftLeft0~32_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftLeft0~30_combout  # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftLeft0~31_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftLeft0~30_combout ),
	.datad(\tiny_cpu|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftLeft0~32 .lut_mask = 16'hF3C0;
defparam \tiny_cpu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \tiny_cpu|Mux4~0 (
// Equation(s):
// \tiny_cpu|Mux4~0_combout  = \tiny_cpu|register_A[9]~84_combout  & (\tiny_cpu|register_A[9]~83_combout ) # !\tiny_cpu|register_A[9]~84_combout  & (\tiny_cpu|register_A[9]~83_combout  & \tiny_cpu|ShiftLeft0~21_combout  # !\tiny_cpu|register_A[9]~83_combout  
// & (\tiny_cpu|ShiftLeft0~32_combout ))

	.dataa(\tiny_cpu|ShiftLeft0~21_combout ),
	.datab(\tiny_cpu|register_A[9]~84_combout ),
	.datac(\tiny_cpu|ShiftLeft0~32_combout ),
	.datad(\tiny_cpu|register_A[9]~83_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux4~0 .lut_mask = 16'hEE30;
defparam \tiny_cpu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N6
cycloneii_lcell_comb \tiny_cpu|Mux4~1 (
// Equation(s):
// \tiny_cpu|Mux4~1_combout  = \tiny_cpu|Mux4~0_combout  & (\tiny_cpu|ShiftRight0~29_combout  # !\tiny_cpu|register_A[9]~84_combout ) # !\tiny_cpu|Mux4~0_combout  & \tiny_cpu|ShiftLeft0~7_combout  & (\tiny_cpu|register_A[9]~84_combout )

	.dataa(\tiny_cpu|ShiftLeft0~7_combout ),
	.datab(\tiny_cpu|ShiftRight0~29_combout ),
	.datac(\tiny_cpu|Mux4~0_combout ),
	.datad(\tiny_cpu|register_A[9]~84_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux4~1 .lut_mask = 16'hCAF0;
defparam \tiny_cpu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N0
cycloneii_lcell_comb \tiny_cpu|Mux4~2 (
// Equation(s):
// \tiny_cpu|Mux4~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|state [2] & \tiny_cpu|RAM|auto_generated|q_a [11] # !\tiny_cpu|state [2] & (\tiny_cpu|Mux4~1_combout )) # !\tiny_cpu|state [1] & (\tiny_cpu|Mux4~1_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [11]),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|state [2]),
	.datad(\tiny_cpu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux4~2 .lut_mask = 16'hBF80;
defparam \tiny_cpu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \tiny_cpu|Mux4~4 (
// Equation(s):
// \tiny_cpu|Mux4~4_combout  = \tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A [11]) # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  & \tiny_cpu|Add0~52_combout  # !\tiny_cpu|register_A[0]~73_combout  & 
// (\tiny_cpu|register_A [11]))

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|Add0~52_combout ),
	.datad(\tiny_cpu|register_A [11]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux4~4 .lut_mask = 16'hFB40;
defparam \tiny_cpu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \tiny_cpu|Mux4~5 (
// Equation(s):
// \tiny_cpu|Mux4~5_combout  = \tiny_cpu|Mux4~4_combout  & (\tiny_cpu|register_A[0]~73_combout  $ \tiny_cpu|RAM|auto_generated|q_a [11] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux4~4_combout  & \tiny_cpu|RAM|auto_generated|q_a [11] & 
// (\tiny_cpu|register_A[0]~67_combout  $ !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [11]),
	.datad(\tiny_cpu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux4~5 .lut_mask = 16'h7D90;
defparam \tiny_cpu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \tiny_cpu|Mux4~3 (
// Equation(s):
// \tiny_cpu|Mux4~3_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux4~5_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux7~3_combout  & \tiny_cpu|Mux4~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux7~3_combout ),
	.datac(\tiny_cpu|Mux4~2_combout ),
	.datad(\tiny_cpu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux4~3 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y14_N7
cycloneii_lcell_ff \tiny_cpu|register_A[11] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux4~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [11]));

// atom is at LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~7 (
// Equation(s):
// \tiny_cpu|ShiftRight0~7_combout  = \tiny_cpu|instruction_register [1] & (\tiny_cpu|register_A [11]) # !\tiny_cpu|instruction_register [1] & \tiny_cpu|register_A [9]

	.dataa(\tiny_cpu|register_A [9]),
	.datab(vcc),
	.datac(\tiny_cpu|register_A [11]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~7 .lut_mask = 16'hF0AA;
defparam \tiny_cpu|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~9 (
// Equation(s):
// \tiny_cpu|ShiftRight0~9_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftRight0~7_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~8_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftRight0~7_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(\tiny_cpu|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~9 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N26
cycloneii_lcell_comb \tiny_cpu|Mux11~0 (
// Equation(s):
// \tiny_cpu|Mux11~0_combout  = \tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|register_A[7]~82_combout ) # !\tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|register_A[7]~82_combout  & (\tiny_cpu|ShiftRight0~9_combout ) # 
// !\tiny_cpu|register_A[7]~82_combout  & \tiny_cpu|ShiftRight0~2_combout )

	.dataa(\tiny_cpu|ShiftRight0~2_combout ),
	.datab(\tiny_cpu|register_A[7]~81_combout ),
	.datac(\tiny_cpu|register_A[7]~82_combout ),
	.datad(\tiny_cpu|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~0 .lut_mask = 16'hF2C2;
defparam \tiny_cpu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~5 (
// Equation(s):
// \tiny_cpu|ShiftRight0~5_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [13]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [12]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|register_A [12]),
	.datad(\tiny_cpu|register_A [13]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~5 .lut_mask = 16'hFC30;
defparam \tiny_cpu|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~30 (
// Equation(s):
// \tiny_cpu|ShiftRight0~30_combout  = !\tiny_cpu|instruction_register [2] & (\tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftRight0~4_combout  # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftRight0~5_combout ))

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(\tiny_cpu|ShiftRight0~4_combout ),
	.datad(\tiny_cpu|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~30 .lut_mask = 16'h5140;
defparam \tiny_cpu|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y12_N0
cycloneii_lcell_comb \tiny_cpu|Mux11~1 (
// Equation(s):
// \tiny_cpu|Mux11~1_combout  = \tiny_cpu|register_A[7]~81_combout  & (\tiny_cpu|Mux11~0_combout  & \tiny_cpu|RAM|auto_generated|q_a [4] # !\tiny_cpu|Mux11~0_combout  & (\tiny_cpu|ShiftRight0~30_combout )) # !\tiny_cpu|register_A[7]~81_combout  & 
// \tiny_cpu|Mux11~0_combout 

	.dataa(\tiny_cpu|register_A[7]~81_combout ),
	.datab(\tiny_cpu|Mux11~0_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [4]),
	.datad(\tiny_cpu|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~1 .lut_mask = 16'hE6C4;
defparam \tiny_cpu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N8
cycloneii_lcell_comb \tiny_cpu|Mux11~2 (
// Equation(s):
// \tiny_cpu|Mux11~2_combout  = \tiny_cpu|state [1] & (\tiny_cpu|Mux11~1_combout ) # !\tiny_cpu|state [1] & \tiny_cpu|ShiftLeft0~12_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftLeft0~12_combout ),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|Mux11~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~2 .lut_mask = 16'hFC0C;
defparam \tiny_cpu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N28
cycloneii_lcell_comb \tiny_cpu|Mux11~5 (
// Equation(s):
// \tiny_cpu|Mux11~5_combout  = \tiny_cpu|register_A [4] & (\tiny_cpu|RAM|auto_generated|q_a [4] $ \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|register_A [4] & (\tiny_cpu|RAM|auto_generated|q_a [4] & 
// (\tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|RAM|auto_generated|q_a [4] & \tiny_cpu|register_A[0]~73_combout  & !\tiny_cpu|register_A[0]~67_combout )

	.dataa(\tiny_cpu|register_A [4]),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [4]),
	.datac(\tiny_cpu|register_A[0]~73_combout ),
	.datad(\tiny_cpu|register_A[0]~67_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~5 .lut_mask = 16'h68FE;
defparam \tiny_cpu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N22
cycloneii_lcell_comb \tiny_cpu|Mux11~6 (
// Equation(s):
// \tiny_cpu|Mux11~6_combout  = \tiny_cpu|Mux11~5_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Add0~28_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|Add0~28_combout ),
	.datad(\tiny_cpu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~6 .lut_mask = 16'hFD00;
defparam \tiny_cpu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y13_N24
cycloneii_lcell_comb \tiny_cpu|Mux11~4 (
// Equation(s):
// \tiny_cpu|Mux11~4_combout  = \tiny_cpu|register_A[7]~92_combout  & (\tiny_cpu|Mux11~6_combout ) # !\tiny_cpu|register_A[7]~92_combout  & !\tiny_cpu|Mux11~3_combout  & \tiny_cpu|Mux11~2_combout 

	.dataa(\tiny_cpu|register_A[7]~92_combout ),
	.datab(\tiny_cpu|Mux11~3_combout ),
	.datac(\tiny_cpu|Mux11~2_combout ),
	.datad(\tiny_cpu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux11~4 .lut_mask = 16'hBA10;
defparam \tiny_cpu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y13_N25
cycloneii_lcell_ff \tiny_cpu|register_A[4] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux11~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [4]));

// atom is at LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \tiny_cpu|Mux13~5 (
// Equation(s):
// \tiny_cpu|Mux13~5_combout  = \tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A [2] & (\tiny_cpu|RAM|auto_generated|q_a [2] $ \tiny_cpu|register_A[0]~73_combout ) # !\tiny_cpu|register_A [2] & \tiny_cpu|RAM|auto_generated|q_a [2] & 
// \tiny_cpu|register_A[0]~73_combout ) # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A [2] # \tiny_cpu|RAM|auto_generated|q_a [2] # \tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A [2]),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [2]),
	.datad(\tiny_cpu|register_A[0]~73_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~5 .lut_mask = 16'h7DD4;
defparam \tiny_cpu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N24
cycloneii_lcell_comb \tiny_cpu|register_A[0]~69 (
// Equation(s):
// \tiny_cpu|register_A[0]~69_combout  = \tiny_cpu|instruction_register [3] # !\tiny_cpu|instruction_register [2] & \tiny_cpu|instruction_register [1]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [2]),
	.datac(\tiny_cpu|instruction_register [3]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~69 .lut_mask = 16'hF3F0;
defparam \tiny_cpu|register_A[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N20
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~3 (
// Equation(s):
// \tiny_cpu|ShiftRight0~3_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [3]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [2]

	.dataa(\tiny_cpu|register_A [2]),
	.datab(\tiny_cpu|register_A [3]),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~3 .lut_mask = 16'hCACA;
defparam \tiny_cpu|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N0
cycloneii_lcell_comb \tiny_cpu|Mux13~0 (
// Equation(s):
// \tiny_cpu|Mux13~0_combout  = \tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|register_A[0]~69_combout ) # !\tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|register_A[0]~69_combout  & \tiny_cpu|ShiftRight0~1_combout  # !\tiny_cpu|register_A[0]~69_combout 
//  & (\tiny_cpu|ShiftRight0~3_combout ))

	.dataa(\tiny_cpu|ShiftRight0~1_combout ),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|register_A[0]~69_combout ),
	.datad(\tiny_cpu|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~0 .lut_mask = 16'hE3E0;
defparam \tiny_cpu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \tiny_cpu|Mux13~1 (
// Equation(s):
// \tiny_cpu|Mux13~1_combout  = \tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|Mux13~0_combout  & \tiny_cpu|ShiftRight0~25_combout  # !\tiny_cpu|Mux13~0_combout  & (\tiny_cpu|ShiftRight0~22_combout )) # !\tiny_cpu|register_A[0]~68_combout  & 
// (\tiny_cpu|Mux13~0_combout )

	.dataa(\tiny_cpu|register_A[0]~68_combout ),
	.datab(\tiny_cpu|ShiftRight0~25_combout ),
	.datac(\tiny_cpu|Mux13~0_combout ),
	.datad(\tiny_cpu|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~1 .lut_mask = 16'hDAD0;
defparam \tiny_cpu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \tiny_cpu|Mux13~2 (
// Equation(s):
// \tiny_cpu|Mux13~2_combout  = \tiny_cpu|register_A[0]~70_combout  & (\tiny_cpu|register_A[0]~71_combout ) # !\tiny_cpu|register_A[0]~70_combout  & (\tiny_cpu|register_A[0]~71_combout  & !\tiny_cpu|randomNumber [2] # !\tiny_cpu|register_A[0]~71_combout  & 
// (\tiny_cpu|Add0~20_combout ))

	.dataa(\tiny_cpu|randomNumber [2]),
	.datab(\tiny_cpu|register_A[0]~70_combout ),
	.datac(\tiny_cpu|register_A[0]~71_combout ),
	.datad(\tiny_cpu|Add0~20_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~2 .lut_mask = 16'hD3D0;
defparam \tiny_cpu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Mux13~3 (
// Equation(s):
// \tiny_cpu|Mux13~3_combout  = \tiny_cpu|register_A[0]~72_combout  & (\tiny_cpu|Mux13~2_combout  & \tiny_cpu|Mux13~1_combout  # !\tiny_cpu|Mux13~2_combout  & (\tiny_cpu|ShiftLeft0~5_combout )) # !\tiny_cpu|register_A[0]~72_combout  & 
// (\tiny_cpu|Mux13~2_combout )

	.dataa(\tiny_cpu|register_A[0]~72_combout ),
	.datab(\tiny_cpu|Mux13~1_combout ),
	.datac(\tiny_cpu|Mux13~2_combout ),
	.datad(\tiny_cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~3 .lut_mask = 16'hDAD0;
defparam \tiny_cpu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \tiny_cpu|Mux13~6 (
// Equation(s):
// \tiny_cpu|Mux13~6_combout  = \tiny_cpu|Mux13~5_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Mux13~3_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|Mux13~5_combout ),
	.datad(\tiny_cpu|Mux13~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~6 .lut_mask = 16'hF0B0;
defparam \tiny_cpu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N16
cycloneii_lcell_comb \tiny_cpu|Mux13~4 (
// Equation(s):
// \tiny_cpu|Mux13~4_combout  = \tiny_cpu|state [1] & (\tiny_cpu|register_A[0]~74_combout  & \tiny_cpu|RAM|auto_generated|q_a [2] # !\tiny_cpu|register_A[0]~74_combout  & (\tiny_cpu|Mux13~6_combout )) # !\tiny_cpu|state [1] & (\tiny_cpu|Mux13~6_combout )

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [2]),
	.datac(\tiny_cpu|register_A[0]~74_combout ),
	.datad(\tiny_cpu|Mux13~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux13~4 .lut_mask = 16'hDF80;
defparam \tiny_cpu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X21_Y13_N17
cycloneii_lcell_ff \tiny_cpu|register_A[2] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux13~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[3]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [2]));

// atom is at LCCOMB_X23_Y13_N14
cycloneii_lcell_comb \tiny_cpu|Mux14~0 (
// Equation(s):
// \tiny_cpu|Mux14~0_combout  = \tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout ) # !\tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|register_A[0]~68_combout  & \tiny_cpu|ShiftRight0~14_combout  # 
// !\tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|register_A [2]))

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|ShiftRight0~14_combout ),
	.datac(\tiny_cpu|register_A [2]),
	.datad(\tiny_cpu|register_A[0]~68_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~0 .lut_mask = 16'hEE50;
defparam \tiny_cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N8
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~11 (
// Equation(s):
// \tiny_cpu|ShiftRight0~11_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [4] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [3])

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [4]),
	.datac(\tiny_cpu|register_A [3]),
	.datad(\tiny_cpu|instruction_register [0]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~11 .lut_mask = 16'hCCF0;
defparam \tiny_cpu|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y14_N10
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~18 (
// Equation(s):
// \tiny_cpu|ShiftRight0~18_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|ShiftRight0~17_combout  # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|ShiftRight0~7_combout )

	.dataa(\tiny_cpu|ShiftRight0~17_combout ),
	.datab(\tiny_cpu|ShiftRight0~7_combout ),
	.datac(\tiny_cpu|instruction_register [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~18 .lut_mask = 16'hACAC;
defparam \tiny_cpu|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N2
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~19 (
// Equation(s):
// \tiny_cpu|ShiftRight0~19_combout  = \tiny_cpu|instruction_register [2] & \tiny_cpu|ShiftRight0~16_combout  # !\tiny_cpu|instruction_register [2] & (\tiny_cpu|ShiftRight0~18_combout )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|ShiftRight0~16_combout ),
	.datac(\tiny_cpu|ShiftRight0~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~19 .lut_mask = 16'hD8D8;
defparam \tiny_cpu|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \tiny_cpu|Mux14~1 (
// Equation(s):
// \tiny_cpu|Mux14~1_combout  = \tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|Mux14~0_combout  & (\tiny_cpu|ShiftRight0~19_combout ) # !\tiny_cpu|Mux14~0_combout  & \tiny_cpu|ShiftRight0~11_combout ) # !\tiny_cpu|register_A[0]~69_combout  & 
// \tiny_cpu|Mux14~0_combout 

	.dataa(\tiny_cpu|register_A[0]~69_combout ),
	.datab(\tiny_cpu|Mux14~0_combout ),
	.datac(\tiny_cpu|ShiftRight0~11_combout ),
	.datad(\tiny_cpu|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~1 .lut_mask = 16'hEC64;
defparam \tiny_cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y16_N12
cycloneii_lcell_comb \tiny_cpu|randomNumber[2]~1 (
// Equation(s):
// \tiny_cpu|randomNumber[2]~1_combout  = !\tiny_cpu|randomNumber [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tiny_cpu|randomNumber [1]),
	.cin(gnd),
	.combout(\tiny_cpu|randomNumber[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|randomNumber[2]~1 .lut_mask = 16'h00FF;
defparam \tiny_cpu|randomNumber[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N20
cycloneii_lcell_comb \tiny_cpu|Decoder0~0 (
// Equation(s):
// \tiny_cpu|Decoder0~0_combout  = \tiny_cpu|register_A[0]~74_combout  & !\tiny_cpu|state [1] & \tiny_cpu|Mux17~0_combout  & !\tiny_cpu|state [0]

	.dataa(\tiny_cpu|register_A[0]~74_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [0]),
	.cin(gnd),
	.combout(\tiny_cpu|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Decoder0~0 .lut_mask = 16'h0020;
defparam \tiny_cpu|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y16_N13
cycloneii_lcell_ff \tiny_cpu|randomNumber[2] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|randomNumber[2]~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|randomNumber [2]));

// atom is at LCCOMB_X22_Y16_N22
cycloneii_lcell_comb \tiny_cpu|randomNumber[3]~2 (
// Equation(s):
// \tiny_cpu|randomNumber[3]~2_combout  = !\tiny_cpu|randomNumber [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tiny_cpu|randomNumber [2]),
	.cin(gnd),
	.combout(\tiny_cpu|randomNumber[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|randomNumber[3]~2 .lut_mask = 16'h00FF;
defparam \tiny_cpu|randomNumber[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y16_N23
cycloneii_lcell_ff \tiny_cpu|randomNumber[3] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|randomNumber[3]~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|randomNumber [3]));

// atom is at LCCOMB_X22_Y16_N16
cycloneii_lcell_comb \tiny_cpu|placeHolder~0 (
// Equation(s):
// \tiny_cpu|placeHolder~0_combout  = \tiny_cpu|randomNumber [2] $ !\tiny_cpu|randomNumber [3]

	.dataa(\tiny_cpu|randomNumber [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\tiny_cpu|randomNumber [3]),
	.cin(gnd),
	.combout(\tiny_cpu|placeHolder~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|placeHolder~0 .lut_mask = 16'hAA55;
defparam \tiny_cpu|placeHolder~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y16_N17
cycloneii_lcell_ff \tiny_cpu|randomNumber[0] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|placeHolder~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|randomNumber [0]));

// atom is at LCCOMB_X22_Y16_N2
cycloneii_lcell_comb \tiny_cpu|randomNumber[1]~0 (
// Equation(s):
// \tiny_cpu|randomNumber[1]~0_combout  = !\tiny_cpu|randomNumber [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|randomNumber [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|randomNumber[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|randomNumber[1]~0 .lut_mask = 16'h0F0F;
defparam \tiny_cpu|randomNumber[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y16_N3
cycloneii_lcell_ff \tiny_cpu|randomNumber[1] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|randomNumber[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|randomNumber [1]));

// atom is at LCCOMB_X22_Y15_N28
cycloneii_lcell_comb \tiny_cpu|Mux14~2 (
// Equation(s):
// \tiny_cpu|Mux14~2_combout  = \tiny_cpu|register_A[0]~71_combout  & (\tiny_cpu|register_A[0]~70_combout  # \tiny_cpu|randomNumber [1]) # !\tiny_cpu|register_A[0]~71_combout  & !\tiny_cpu|register_A[0]~70_combout  & \tiny_cpu|Add0~16_combout 

	.dataa(\tiny_cpu|register_A[0]~71_combout ),
	.datab(\tiny_cpu|register_A[0]~70_combout ),
	.datac(\tiny_cpu|Add0~16_combout ),
	.datad(\tiny_cpu|randomNumber [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~2 .lut_mask = 16'hBA98;
defparam \tiny_cpu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \tiny_cpu|Mux14~3 (
// Equation(s):
// \tiny_cpu|Mux14~3_combout  = \tiny_cpu|register_A[0]~72_combout  & (\tiny_cpu|Mux14~2_combout  & \tiny_cpu|Mux14~1_combout  # !\tiny_cpu|Mux14~2_combout  & (\tiny_cpu|ShiftLeft0~2_combout )) # !\tiny_cpu|register_A[0]~72_combout  & 
// (\tiny_cpu|Mux14~2_combout )

	.dataa(\tiny_cpu|register_A[0]~72_combout ),
	.datab(\tiny_cpu|Mux14~1_combout ),
	.datac(\tiny_cpu|ShiftLeft0~2_combout ),
	.datad(\tiny_cpu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~3 .lut_mask = 16'hDDA0;
defparam \tiny_cpu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \tiny_cpu|Mux14~5 (
// Equation(s):
// \tiny_cpu|Mux14~5_combout  = \tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|RAM|auto_generated|q_a [1]) # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|Mux14~3_combout ) # !\tiny_cpu|register_A[0]~73_combout  & 
// \tiny_cpu|RAM|auto_generated|q_a [1])

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [1]),
	.datad(\tiny_cpu|Mux14~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~5 .lut_mask = 16'hF4B0;
defparam \tiny_cpu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \tiny_cpu|Mux14~6 (
// Equation(s):
// \tiny_cpu|Mux14~6_combout  = \tiny_cpu|Mux14~5_combout  & (\tiny_cpu|register_A [1] $ \tiny_cpu|register_A[0]~73_combout  # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux14~5_combout  & \tiny_cpu|register_A [1] & 
// (\tiny_cpu|register_A[0]~67_combout  $ !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A [1]),
	.datac(\tiny_cpu|register_A[0]~73_combout ),
	.datad(\tiny_cpu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~6 .lut_mask = 16'h7D84;
defparam \tiny_cpu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \tiny_cpu|Mux14~4 (
// Equation(s):
// \tiny_cpu|Mux14~4_combout  = \tiny_cpu|register_A[0]~74_combout  & (\tiny_cpu|state [1] & \tiny_cpu|RAM|auto_generated|q_a [1] # !\tiny_cpu|state [1] & (\tiny_cpu|Mux14~6_combout )) # !\tiny_cpu|register_A[0]~74_combout  & (\tiny_cpu|Mux14~6_combout )

	.dataa(\tiny_cpu|register_A[0]~74_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [1]),
	.datad(\tiny_cpu|Mux14~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux14~4 .lut_mask = 16'hF780;
defparam \tiny_cpu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N12
cycloneii_lcell_comb \tiny_cpu|register_A[0]~93 (
// Equation(s):
// \tiny_cpu|register_A[0]~93_combout  = \tiny_cpu|Mux17~0_combout  & \tiny_cpu|state [2] & (\tiny_cpu|state [1] # \tiny_cpu|state [0]) # !\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|state [1] & !\tiny_cpu|state [0] # !\tiny_cpu|state [1] & (\tiny_cpu|state [0] 
// # \tiny_cpu|state [2]))

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~93 .lut_mask = 16'hE706;
defparam \tiny_cpu|register_A[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N14
cycloneii_lcell_comb \tiny_cpu|register_A[0]~94 (
// Equation(s):
// \tiny_cpu|register_A[0]~94_combout  = \tiny_cpu|register_A[0]~93_combout  # \tiny_cpu|register_A[0]~76_combout  & !\tiny_cpu|state [0] & \tiny_cpu|state [1]

	.dataa(\tiny_cpu|register_A[0]~76_combout ),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A[0]~93_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~94 .lut_mask = 16'hFF20;
defparam \tiny_cpu|register_A[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N20
cycloneii_lcell_comb \tiny_cpu|register_A[0]~77 (
// Equation(s):
// \tiny_cpu|register_A[0]~77_combout  = \tiny_cpu|state[3]~10_combout  & (!\tiny_cpu|register_A[0]~75_combout ) # !\tiny_cpu|state[3]~10_combout  & !\tiny_cpu|register_A[0]~94_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|state[3]~10_combout ),
	.datac(\tiny_cpu|register_A[0]~94_combout ),
	.datad(\tiny_cpu|register_A[0]~75_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~77_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~77 .lut_mask = 16'h03CF;
defparam \tiny_cpu|register_A[0]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y15_N27
cycloneii_lcell_ff \tiny_cpu|register_A[1] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux14~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [1]));

// atom is at LCFF_X18_Y14_N25
cycloneii_lcell_ff \tiny_cpu|instruction_register[7] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [7]));

// atom is at LCCOMB_X18_Y14_N26
cycloneii_lcell_comb \tiny_cpu|Add0~13 (
// Equation(s):
// \tiny_cpu|Add0~13_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A [15] & (\tiny_cpu|instruction_register [7]) # !\tiny_cpu|register_A [15] & \tiny_cpu|program_counter [7]) # !\tiny_cpu|state [0] & (\tiny_cpu|instruction_register [7])

	.dataa(\tiny_cpu|program_counter [7]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|instruction_register [7]),
	.datad(\tiny_cpu|register_A [15]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~13 .lut_mask = 16'hF0B8;
defparam \tiny_cpu|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N2
cycloneii_lcell_comb \tiny_cpu|Mux19~0 (
// Equation(s):
// \tiny_cpu|Mux19~0_combout  = \tiny_cpu|Mux16~5_combout  & (\tiny_cpu|program_counter [4]) # !\tiny_cpu|Mux16~5_combout  & \tiny_cpu|instruction_register [4]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [4]),
	.datac(\tiny_cpu|program_counter [4]),
	.datad(\tiny_cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux19~0 .lut_mask = 16'hF0CC;
defparam \tiny_cpu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N18
cycloneii_lcell_comb \tiny_cpu|Selector6~1 (
// Equation(s):
// \tiny_cpu|Selector6~1_combout  = \tiny_cpu|state [2] & (\tiny_cpu|Mux19~0_combout ) # !\tiny_cpu|state [2] & \tiny_cpu|Selector6~0_combout  & (!\tiny_cpu|program_counter[4]~36_combout )

	.dataa(\tiny_cpu|Selector6~0_combout ),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|Mux19~0_combout ),
	.datad(\tiny_cpu|program_counter[4]~36_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector6~1 .lut_mask = 16'hC0E2;
defparam \tiny_cpu|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N22
cycloneii_lcell_comb \tiny_cpu|program_counter[4]~38 (
// Equation(s):
// \tiny_cpu|program_counter[4]~38_combout  = !\tiny_cpu|program_counter[4]~37_combout  & (!\tiny_cpu|state[3]~6_regout  # !\tiny_cpu|state[3]~4_regout  # !\tiny_cpu|state[4]~8_regout )

	.dataa(\tiny_cpu|state[4]~8_regout ),
	.datab(\tiny_cpu|program_counter[4]~37_combout ),
	.datac(\tiny_cpu|state[3]~4_regout ),
	.datad(\tiny_cpu|state[3]~6_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|program_counter[4]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|program_counter[4]~38 .lut_mask = 16'h1333;
defparam \tiny_cpu|program_counter[4]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y12_N19
cycloneii_lcell_ff \tiny_cpu|program_counter[4] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector6~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [4]));

// atom is at LCCOMB_X21_Y13_N12
cycloneii_lcell_comb \tiny_cpu|Add0~7 (
// Equation(s):
// \tiny_cpu|Add0~7_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A [15] & \tiny_cpu|instruction_register [0] # !\tiny_cpu|register_A [15] & (\tiny_cpu|program_counter [0])) # !\tiny_cpu|state [0] & \tiny_cpu|instruction_register [0]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|register_A [15]),
	.datad(\tiny_cpu|program_counter [0]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~7 .lut_mask = 16'hAEA2;
defparam \tiny_cpu|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N2
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[0]~0 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[0]~0_combout  = \tiny_cpu|program_counter [0] $ VCC
// \tiny_cpu|IF|incremented_program_counter[0]~1  = CARRY(\tiny_cpu|program_counter [0])

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|IF|incremented_program_counter[0]~0_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[0]~1 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[0]~0 .lut_mask = 16'h33CC;
defparam \tiny_cpu|IF|incremented_program_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N2
cycloneii_lcell_comb \tiny_cpu|Selector10~0 (
// Equation(s):
// \tiny_cpu|Selector10~0_combout  = \tiny_cpu|state[3]~10_combout  & \tiny_cpu|Add0~7_combout  # !\tiny_cpu|state[3]~10_combout  & (\tiny_cpu|IF|incremented_program_counter[0]~0_combout )

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|Add0~7_combout ),
	.datac(\tiny_cpu|IF|incremented_program_counter[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector10~0 .lut_mask = 16'hD8D8;
defparam \tiny_cpu|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N8
cycloneii_lcell_comb \tiny_cpu|Selector10~1 (
// Equation(s):
// \tiny_cpu|Selector10~1_combout  = \tiny_cpu|state [2] & \tiny_cpu|Mux23~0_combout  # !\tiny_cpu|state [2] & (!\tiny_cpu|program_counter[4]~36_combout  & \tiny_cpu|Selector10~0_combout )

	.dataa(\tiny_cpu|Mux23~0_combout ),
	.datab(\tiny_cpu|program_counter[4]~36_combout ),
	.datac(\tiny_cpu|state [2]),
	.datad(\tiny_cpu|Selector10~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector10~1 .lut_mask = 16'hA3A0;
defparam \tiny_cpu|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y13_N9
cycloneii_lcell_ff \tiny_cpu|program_counter[0] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector10~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [0]));

// atom is at LCCOMB_X19_Y13_N4
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[1]~2 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[1]~2_combout  = \tiny_cpu|program_counter [1] & !\tiny_cpu|IF|incremented_program_counter[0]~1  # !\tiny_cpu|program_counter [1] & (\tiny_cpu|IF|incremented_program_counter[0]~1  # GND)
// \tiny_cpu|IF|incremented_program_counter[1]~3  = CARRY(!\tiny_cpu|IF|incremented_program_counter[0]~1  # !\tiny_cpu|program_counter [1])

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|IF|incremented_program_counter[0]~1 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[1]~2_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[1]~3 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[1]~2 .lut_mask = 16'h3C3F;
defparam \tiny_cpu|IF|incremented_program_counter[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N12
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[5]~10 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[5]~10_combout  = \tiny_cpu|program_counter [5] & !\tiny_cpu|IF|incremented_program_counter[4]~9  # !\tiny_cpu|program_counter [5] & (\tiny_cpu|IF|incremented_program_counter[4]~9  # GND)
// \tiny_cpu|IF|incremented_program_counter[5]~11  = CARRY(!\tiny_cpu|IF|incremented_program_counter[4]~9  # !\tiny_cpu|program_counter [5])

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|IF|incremented_program_counter[4]~9 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[5]~10_combout ),
	.cout(\tiny_cpu|IF|incremented_program_counter[5]~11 ));
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[5]~10 .lut_mask = 16'h3C3F;
defparam \tiny_cpu|IF|incremented_program_counter[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N30
cycloneii_lcell_comb \tiny_cpu|Selector5~0 (
// Equation(s):
// \tiny_cpu|Selector5~0_combout  = \tiny_cpu|state[3]~10_combout  & \tiny_cpu|Add0~11_combout  # !\tiny_cpu|state[3]~10_combout  & (\tiny_cpu|IF|incremented_program_counter[5]~10_combout )

	.dataa(\tiny_cpu|Add0~11_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|IF|incremented_program_counter[5]~10_combout ),
	.datad(\tiny_cpu|state[3]~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector5~0 .lut_mask = 16'hAAF0;
defparam \tiny_cpu|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Selector5~1 (
// Equation(s):
// \tiny_cpu|Selector5~1_combout  = \tiny_cpu|state [2] & (\tiny_cpu|Mux18~0_combout ) # !\tiny_cpu|state [2] & \tiny_cpu|Selector5~0_combout  & (!\tiny_cpu|program_counter[4]~36_combout )

	.dataa(\tiny_cpu|state [2]),
	.datab(\tiny_cpu|Selector5~0_combout ),
	.datac(\tiny_cpu|Mux18~0_combout ),
	.datad(\tiny_cpu|program_counter[4]~36_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector5~1 .lut_mask = 16'hA0E4;
defparam \tiny_cpu|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y15_N11
cycloneii_lcell_ff \tiny_cpu|program_counter[5] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector5~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [5]));

// atom is at LCCOMB_X19_Y13_N16
cycloneii_lcell_comb \tiny_cpu|IF|incremented_program_counter[7]~14 (
// Equation(s):
// \tiny_cpu|IF|incremented_program_counter[7]~14_combout  = \tiny_cpu|IF|incremented_program_counter[6]~13  $ \tiny_cpu|program_counter [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\tiny_cpu|program_counter [7]),
	.cin(\tiny_cpu|IF|incremented_program_counter[6]~13 ),
	.combout(\tiny_cpu|IF|incremented_program_counter[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|IF|incremented_program_counter[7]~14 .lut_mask = 16'h0FF0;
defparam \tiny_cpu|IF|incremented_program_counter[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N4
cycloneii_lcell_comb \tiny_cpu|Selector3~0 (
// Equation(s):
// \tiny_cpu|Selector3~0_combout  = \tiny_cpu|state[3]~10_combout  & \tiny_cpu|Add0~13_combout  # !\tiny_cpu|state[3]~10_combout  & (\tiny_cpu|IF|incremented_program_counter[7]~14_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|Add0~13_combout ),
	.datac(\tiny_cpu|IF|incremented_program_counter[7]~14_combout ),
	.datad(\tiny_cpu|state[3]~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector3~0 .lut_mask = 16'hCCF0;
defparam \tiny_cpu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N20
cycloneii_lcell_comb \tiny_cpu|Mux16~6 (
// Equation(s):
// \tiny_cpu|Mux16~6_combout  = \tiny_cpu|Mux16~5_combout  & \tiny_cpu|program_counter [7] # !\tiny_cpu|Mux16~5_combout  & (\tiny_cpu|instruction_register [7])

	.dataa(\tiny_cpu|program_counter [7]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [7]),
	.datad(\tiny_cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~6 .lut_mask = 16'hAAF0;
defparam \tiny_cpu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N10
cycloneii_lcell_comb \tiny_cpu|Selector3~1 (
// Equation(s):
// \tiny_cpu|Selector3~1_combout  = \tiny_cpu|state [2] & (\tiny_cpu|Mux16~6_combout ) # !\tiny_cpu|state [2] & !\tiny_cpu|program_counter[4]~36_combout  & \tiny_cpu|Selector3~0_combout 

	.dataa(\tiny_cpu|program_counter[4]~36_combout ),
	.datab(\tiny_cpu|Selector3~0_combout ),
	.datac(\tiny_cpu|Mux16~6_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector3~1 .lut_mask = 16'hF044;
defparam \tiny_cpu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y14_N11
cycloneii_lcell_ff \tiny_cpu|program_counter[7] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [7]));

// atom is at LCCOMB_X19_Y13_N24
cycloneii_lcell_comb \tiny_cpu|Mux21~0 (
// Equation(s):
// \tiny_cpu|Mux21~0_combout  = \tiny_cpu|Mux16~5_combout  & (\tiny_cpu|program_counter [2]) # !\tiny_cpu|Mux16~5_combout  & \tiny_cpu|instruction_register [2]

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(vcc),
	.datac(\tiny_cpu|program_counter [2]),
	.datad(\tiny_cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux21~0 .lut_mask = 16'hF0AA;
defparam \tiny_cpu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N28
cycloneii_lcell_comb \tiny_cpu|Selector8~1 (
// Equation(s):
// \tiny_cpu|Selector8~1_combout  = \tiny_cpu|state [2] & (\tiny_cpu|Mux21~0_combout ) # !\tiny_cpu|state [2] & \tiny_cpu|Selector8~0_combout  & (!\tiny_cpu|program_counter[4]~36_combout )

	.dataa(\tiny_cpu|Selector8~0_combout ),
	.datab(\tiny_cpu|Mux21~0_combout ),
	.datac(\tiny_cpu|program_counter[4]~36_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector8~1 .lut_mask = 16'hCC0A;
defparam \tiny_cpu|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y13_N29
cycloneii_lcell_ff \tiny_cpu|program_counter[2] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector8~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [2]));

// atom is at LCCOMB_X20_Y15_N14
cycloneii_lcell_comb \tiny_cpu|Add3~0 (
// Equation(s):
// \tiny_cpu|Add3~0_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|program_counter [0] $ VCC) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|program_counter [0] & VCC
// \tiny_cpu|Add3~1  = CARRY(\tiny_cpu|instruction_register [0] & \tiny_cpu|program_counter [0])

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|program_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Add3~0_combout ),
	.cout(\tiny_cpu|Add3~1 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~0 .lut_mask = 16'h6688;
defparam \tiny_cpu|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N16
cycloneii_lcell_comb \tiny_cpu|Add3~2 (
// Equation(s):
// \tiny_cpu|Add3~2_combout  = \tiny_cpu|program_counter [1] & (\tiny_cpu|instruction_register [1] & \tiny_cpu|Add3~1  & VCC # !\tiny_cpu|instruction_register [1] & !\tiny_cpu|Add3~1 ) # !\tiny_cpu|program_counter [1] & (\tiny_cpu|instruction_register [1] & 
// !\tiny_cpu|Add3~1  # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|Add3~1  # GND))
// \tiny_cpu|Add3~3  = CARRY(\tiny_cpu|program_counter [1] & !\tiny_cpu|instruction_register [1] & !\tiny_cpu|Add3~1  # !\tiny_cpu|program_counter [1] & (!\tiny_cpu|Add3~1  # !\tiny_cpu|instruction_register [1]))

	.dataa(\tiny_cpu|program_counter [1]),
	.datab(\tiny_cpu|instruction_register [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add3~1 ),
	.combout(\tiny_cpu|Add3~2_combout ),
	.cout(\tiny_cpu|Add3~3 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~2 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N18
cycloneii_lcell_comb \tiny_cpu|Add3~4 (
// Equation(s):
// \tiny_cpu|Add3~4_combout  = (\tiny_cpu|instruction_register [2] $ \tiny_cpu|program_counter [2] $ !\tiny_cpu|Add3~3 ) # GND
// \tiny_cpu|Add3~5  = CARRY(\tiny_cpu|instruction_register [2] & (\tiny_cpu|program_counter [2] # !\tiny_cpu|Add3~3 ) # !\tiny_cpu|instruction_register [2] & \tiny_cpu|program_counter [2] & !\tiny_cpu|Add3~3 )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|program_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add3~3 ),
	.combout(\tiny_cpu|Add3~4_combout ),
	.cout(\tiny_cpu|Add3~5 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~4 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N20
cycloneii_lcell_comb \tiny_cpu|Add3~6 (
// Equation(s):
// \tiny_cpu|Add3~6_combout  = \tiny_cpu|program_counter [3] & (\tiny_cpu|instruction_register [3] & \tiny_cpu|Add3~5  & VCC # !\tiny_cpu|instruction_register [3] & !\tiny_cpu|Add3~5 ) # !\tiny_cpu|program_counter [3] & (\tiny_cpu|instruction_register [3] & 
// !\tiny_cpu|Add3~5  # !\tiny_cpu|instruction_register [3] & (\tiny_cpu|Add3~5  # GND))
// \tiny_cpu|Add3~7  = CARRY(\tiny_cpu|program_counter [3] & !\tiny_cpu|instruction_register [3] & !\tiny_cpu|Add3~5  # !\tiny_cpu|program_counter [3] & (!\tiny_cpu|Add3~5  # !\tiny_cpu|instruction_register [3]))

	.dataa(\tiny_cpu|program_counter [3]),
	.datab(\tiny_cpu|instruction_register [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add3~5 ),
	.combout(\tiny_cpu|Add3~6_combout ),
	.cout(\tiny_cpu|Add3~7 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~6 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N22
cycloneii_lcell_comb \tiny_cpu|Add3~8 (
// Equation(s):
// \tiny_cpu|Add3~8_combout  = (\tiny_cpu|program_counter [4] $ \tiny_cpu|instruction_register [4] $ !\tiny_cpu|Add3~7 ) # GND
// \tiny_cpu|Add3~9  = CARRY(\tiny_cpu|program_counter [4] & (\tiny_cpu|instruction_register [4] # !\tiny_cpu|Add3~7 ) # !\tiny_cpu|program_counter [4] & \tiny_cpu|instruction_register [4] & !\tiny_cpu|Add3~7 )

	.dataa(\tiny_cpu|program_counter [4]),
	.datab(\tiny_cpu|instruction_register [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add3~7 ),
	.combout(\tiny_cpu|Add3~8_combout ),
	.cout(\tiny_cpu|Add3~9 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~8 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N24
cycloneii_lcell_comb \tiny_cpu|Add3~10 (
// Equation(s):
// \tiny_cpu|Add3~10_combout  = \tiny_cpu|instruction_register [5] & (\tiny_cpu|program_counter [5] & \tiny_cpu|Add3~9  & VCC # !\tiny_cpu|program_counter [5] & !\tiny_cpu|Add3~9 ) # !\tiny_cpu|instruction_register [5] & (\tiny_cpu|program_counter [5] & 
// !\tiny_cpu|Add3~9  # !\tiny_cpu|program_counter [5] & (\tiny_cpu|Add3~9  # GND))
// \tiny_cpu|Add3~11  = CARRY(\tiny_cpu|instruction_register [5] & !\tiny_cpu|program_counter [5] & !\tiny_cpu|Add3~9  # !\tiny_cpu|instruction_register [5] & (!\tiny_cpu|Add3~9  # !\tiny_cpu|program_counter [5]))

	.dataa(\tiny_cpu|instruction_register [5]),
	.datab(\tiny_cpu|program_counter [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add3~9 ),
	.combout(\tiny_cpu|Add3~10_combout ),
	.cout(\tiny_cpu|Add3~11 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~10 .lut_mask = 16'h9617;
defparam \tiny_cpu|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N26
cycloneii_lcell_comb \tiny_cpu|Add3~12 (
// Equation(s):
// \tiny_cpu|Add3~12_combout  = (\tiny_cpu|program_counter [6] $ \tiny_cpu|instruction_register [6] $ !\tiny_cpu|Add3~11 ) # GND
// \tiny_cpu|Add3~13  = CARRY(\tiny_cpu|program_counter [6] & (\tiny_cpu|instruction_register [6] # !\tiny_cpu|Add3~11 ) # !\tiny_cpu|program_counter [6] & \tiny_cpu|instruction_register [6] & !\tiny_cpu|Add3~11 )

	.dataa(\tiny_cpu|program_counter [6]),
	.datab(\tiny_cpu|instruction_register [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\tiny_cpu|Add3~11 ),
	.combout(\tiny_cpu|Add3~12_combout ),
	.cout(\tiny_cpu|Add3~13 ));
// synopsys translate_off
defparam \tiny_cpu|Add3~12 .lut_mask = 16'h698E;
defparam \tiny_cpu|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N28
cycloneii_lcell_comb \tiny_cpu|Add3~14 (
// Equation(s):
// \tiny_cpu|Add3~14_combout  = \tiny_cpu|instruction_register [7] $ \tiny_cpu|Add3~13  $ \tiny_cpu|program_counter [7]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [7]),
	.datac(vcc),
	.datad(\tiny_cpu|program_counter [7]),
	.cin(\tiny_cpu|Add3~13 ),
	.combout(\tiny_cpu|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add3~14 .lut_mask = 16'hC33C;
defparam \tiny_cpu|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N0
cycloneii_lcell_comb \tiny_cpu|Mux17~3 (
// Equation(s):
// \tiny_cpu|Mux17~3_combout  = \tiny_cpu|state [2] & (\tiny_cpu|state [1] # !\tiny_cpu|Mux17~0_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~3 .lut_mask = 16'hCF00;
defparam \tiny_cpu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N30
cycloneii_lcell_comb \tiny_cpu|Mux16~7 (
// Equation(s):
// \tiny_cpu|Mux16~7_combout  = \tiny_cpu|Mux17~2_combout  & (\tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Mux16~6_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Add0~13_combout ) # !\tiny_cpu|Mux17~2_combout  & (\tiny_cpu|Mux17~3_combout )

	.dataa(\tiny_cpu|Mux17~2_combout ),
	.datab(\tiny_cpu|Add0~13_combout ),
	.datac(\tiny_cpu|Mux16~6_combout ),
	.datad(\tiny_cpu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~7 .lut_mask = 16'hF588;
defparam \tiny_cpu|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N8
cycloneii_lcell_comb \tiny_cpu|Mux16~8 (
// Equation(s):
// \tiny_cpu|Mux16~8_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux16~7_combout  & (\tiny_cpu|Add3~14_combout ) # !\tiny_cpu|Mux16~7_combout  & \tiny_cpu|RAM|auto_generated|q_a [7]) # !\tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux16~7_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [7]),
	.datab(\tiny_cpu|Mux17~1_combout ),
	.datac(\tiny_cpu|Add3~14_combout ),
	.datad(\tiny_cpu|Mux16~7_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~8 .lut_mask = 16'hF388;
defparam \tiny_cpu|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N2
cycloneii_lcell_comb \tiny_cpu|Mux16~9 (
// Equation(s):
// \tiny_cpu|Mux16~9_combout  = \tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux16~8_combout ) # !\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|program_counter[4]~37_combout  & \tiny_cpu|instruction_register [7] # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux16~8_combout ))

	.dataa(\tiny_cpu|instruction_register [7]),
	.datab(\tiny_cpu|Mux17~0_combout ),
	.datac(\tiny_cpu|Mux16~8_combout ),
	.datad(\tiny_cpu|program_counter[4]~37_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~9 .lut_mask = 16'hE2F0;
defparam \tiny_cpu|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N12
cycloneii_lcell_comb \tiny_cpu|Mux16~10 (
// Equation(s):
// \tiny_cpu|Mux16~10_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [7] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux16~9_combout )

	.dataa(\tiny_cpu|program_counter [7]),
	.datab(\tiny_cpu|Mux17~6_combout ),
	.datac(vcc),
	.datad(\tiny_cpu|Mux16~9_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~10 .lut_mask = 16'hBB88;
defparam \tiny_cpu|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y15_N17
cycloneii_lcell_ff \tiny_cpu|instruction_register[6] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [6]));

// atom is at LCCOMB_X19_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Add0~12 (
// Equation(s):
// \tiny_cpu|Add0~12_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A [15] & (\tiny_cpu|instruction_register [6]) # !\tiny_cpu|register_A [15] & \tiny_cpu|program_counter [6]) # !\tiny_cpu|state [0] & (\tiny_cpu|instruction_register [6])

	.dataa(\tiny_cpu|state [0]),
	.datab(\tiny_cpu|program_counter [6]),
	.datac(\tiny_cpu|instruction_register [6]),
	.datad(\tiny_cpu|register_A [15]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~12 .lut_mask = 16'hF0D8;
defparam \tiny_cpu|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N28
cycloneii_lcell_comb \tiny_cpu|Selector4~0 (
// Equation(s):
// \tiny_cpu|Selector4~0_combout  = \tiny_cpu|state[3]~10_combout  & (\tiny_cpu|Add0~12_combout ) # !\tiny_cpu|state[3]~10_combout  & \tiny_cpu|IF|incremented_program_counter[6]~12_combout 

	.dataa(\tiny_cpu|IF|incremented_program_counter[6]~12_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|state[3]~10_combout ),
	.datad(\tiny_cpu|Add0~12_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector4~0 .lut_mask = 16'hFA0A;
defparam \tiny_cpu|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N18
cycloneii_lcell_comb \tiny_cpu|Selector4~1 (
// Equation(s):
// \tiny_cpu|Selector4~1_combout  = \tiny_cpu|state [2] & \tiny_cpu|Mux17~7_combout  # !\tiny_cpu|state [2] & (!\tiny_cpu|program_counter[4]~36_combout  & \tiny_cpu|Selector4~0_combout )

	.dataa(\tiny_cpu|Mux17~7_combout ),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|program_counter[4]~36_combout ),
	.datad(\tiny_cpu|Selector4~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector4~1 .lut_mask = 16'h8B88;
defparam \tiny_cpu|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y15_N19
cycloneii_lcell_ff \tiny_cpu|program_counter[6] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector4~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [6]));

// atom is at LCCOMB_X18_Y14_N0
cycloneii_lcell_comb \tiny_cpu|Mux17~2 (
// Equation(s):
// \tiny_cpu|Mux17~2_combout  = \tiny_cpu|state [2] & (!\tiny_cpu|Mux17~0_combout ) # !\tiny_cpu|state [2] & \tiny_cpu|state[3]~10_combout 

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~2 .lut_mask = 16'h0FAA;
defparam \tiny_cpu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N12
cycloneii_lcell_comb \tiny_cpu|Mux17~7 (
// Equation(s):
// \tiny_cpu|Mux17~7_combout  = \tiny_cpu|Mux16~5_combout  & \tiny_cpu|program_counter [6] # !\tiny_cpu|Mux16~5_combout  & (\tiny_cpu|instruction_register [6])

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [6]),
	.datac(\tiny_cpu|instruction_register [6]),
	.datad(\tiny_cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~7 .lut_mask = 16'hCCF0;
defparam \tiny_cpu|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N30
cycloneii_lcell_comb \tiny_cpu|Mux17~8 (
// Equation(s):
// \tiny_cpu|Mux17~8_combout  = \tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Mux17~7_combout  # !\tiny_cpu|Mux17~2_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Add0~12_combout  & \tiny_cpu|Mux17~2_combout 

	.dataa(\tiny_cpu|Add0~12_combout ),
	.datab(\tiny_cpu|Mux17~3_combout ),
	.datac(\tiny_cpu|Mux17~2_combout ),
	.datad(\tiny_cpu|Mux17~7_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~8 .lut_mask = 16'hEC2C;
defparam \tiny_cpu|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N24
cycloneii_lcell_comb \tiny_cpu|Mux17~9 (
// Equation(s):
// \tiny_cpu|Mux17~9_combout  = \tiny_cpu|Mux17~8_combout  & (\tiny_cpu|Add3~12_combout  # !\tiny_cpu|Mux17~1_combout ) # !\tiny_cpu|Mux17~8_combout  & \tiny_cpu|RAM|auto_generated|q_a [6] & (\tiny_cpu|Mux17~1_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [6]),
	.datab(\tiny_cpu|Mux17~8_combout ),
	.datac(\tiny_cpu|Add3~12_combout ),
	.datad(\tiny_cpu|Mux17~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~9 .lut_mask = 16'hE2CC;
defparam \tiny_cpu|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N2
cycloneii_lcell_comb \tiny_cpu|Mux17~10 (
// Equation(s):
// \tiny_cpu|Mux17~10_combout  = \tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux17~9_combout ) # !\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|program_counter[4]~37_combout  & \tiny_cpu|instruction_register [6] # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux17~9_combout ))

	.dataa(\tiny_cpu|instruction_register [6]),
	.datab(\tiny_cpu|Mux17~0_combout ),
	.datac(\tiny_cpu|Mux17~9_combout ),
	.datad(\tiny_cpu|program_counter[4]~37_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~10 .lut_mask = 16'hE2F0;
defparam \tiny_cpu|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N4
cycloneii_lcell_comb \tiny_cpu|Mux17~11 (
// Equation(s):
// \tiny_cpu|Mux17~11_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [6] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux17~10_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [6]),
	.datac(\tiny_cpu|Mux17~6_combout ),
	.datad(\tiny_cpu|Mux17~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~11 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y15_N1
cycloneii_lcell_ff \tiny_cpu|instruction_register[5] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [5]));

// atom is at LCCOMB_X18_Y15_N8
cycloneii_lcell_comb \tiny_cpu|Mux18~0 (
// Equation(s):
// \tiny_cpu|Mux18~0_combout  = \tiny_cpu|Mux16~5_combout  & \tiny_cpu|program_counter [5] # !\tiny_cpu|Mux16~5_combout  & (\tiny_cpu|instruction_register [5])

	.dataa(\tiny_cpu|program_counter [5]),
	.datab(vcc),
	.datac(\tiny_cpu|instruction_register [5]),
	.datad(\tiny_cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux18~0 .lut_mask = 16'hAAF0;
defparam \tiny_cpu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N18
cycloneii_lcell_comb \tiny_cpu|Mux18~1 (
// Equation(s):
// \tiny_cpu|Mux18~1_combout  = \tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Mux18~0_combout  # !\tiny_cpu|Mux17~2_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Add0~11_combout  & (\tiny_cpu|Mux17~2_combout )

	.dataa(\tiny_cpu|Add0~11_combout ),
	.datab(\tiny_cpu|Mux18~0_combout ),
	.datac(\tiny_cpu|Mux17~3_combout ),
	.datad(\tiny_cpu|Mux17~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux18~1 .lut_mask = 16'hCAF0;
defparam \tiny_cpu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N12
cycloneii_lcell_comb \tiny_cpu|Mux18~2 (
// Equation(s):
// \tiny_cpu|Mux18~2_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux18~1_combout  & (\tiny_cpu|Add3~10_combout ) # !\tiny_cpu|Mux18~1_combout  & \tiny_cpu|RAM|auto_generated|q_a [5]) # !\tiny_cpu|Mux17~1_combout  & \tiny_cpu|Mux18~1_combout 

	.dataa(\tiny_cpu|Mux17~1_combout ),
	.datab(\tiny_cpu|Mux18~1_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [5]),
	.datad(\tiny_cpu|Add3~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux18~2 .lut_mask = 16'hEC64;
defparam \tiny_cpu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N14
cycloneii_lcell_comb \tiny_cpu|Mux18~3 (
// Equation(s):
// \tiny_cpu|Mux18~3_combout  = \tiny_cpu|program_counter[4]~37_combout  & (\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux18~2_combout ) # !\tiny_cpu|Mux17~0_combout  & \tiny_cpu|instruction_register [5]) # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux18~2_combout )

	.dataa(\tiny_cpu|instruction_register [5]),
	.datab(\tiny_cpu|program_counter[4]~37_combout ),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|Mux18~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux18~3 .lut_mask = 16'hFB08;
defparam \tiny_cpu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N24
cycloneii_lcell_comb \tiny_cpu|Mux18~4 (
// Equation(s):
// \tiny_cpu|Mux18~4_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [5] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux18~3_combout )

	.dataa(\tiny_cpu|program_counter [5]),
	.datab(\tiny_cpu|Mux18~3_combout ),
	.datac(\tiny_cpu|Mux17~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux18~4 .lut_mask = 16'hACAC;
defparam \tiny_cpu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y15_N1
cycloneii_lcell_ff \tiny_cpu|instruction_register[4] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [4]));

// atom is at LCCOMB_X20_Y15_N0
cycloneii_lcell_comb \tiny_cpu|Add0~10 (
// Equation(s):
// \tiny_cpu|Add0~10_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A [15] & (\tiny_cpu|instruction_register [4]) # !\tiny_cpu|register_A [15] & \tiny_cpu|program_counter [4]) # !\tiny_cpu|state [0] & (\tiny_cpu|instruction_register [4])

	.dataa(\tiny_cpu|program_counter [4]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|instruction_register [4]),
	.datad(\tiny_cpu|register_A [15]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~10 .lut_mask = 16'hF0B8;
defparam \tiny_cpu|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N12
cycloneii_lcell_comb \tiny_cpu|Mux19~1 (
// Equation(s):
// \tiny_cpu|Mux19~1_combout  = \tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Mux19~0_combout  # !\tiny_cpu|Mux17~2_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Add0~10_combout  & \tiny_cpu|Mux17~2_combout 

	.dataa(\tiny_cpu|Mux17~3_combout ),
	.datab(\tiny_cpu|Add0~10_combout ),
	.datac(\tiny_cpu|Mux17~2_combout ),
	.datad(\tiny_cpu|Mux19~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux19~1 .lut_mask = 16'hEA4A;
defparam \tiny_cpu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N6
cycloneii_lcell_comb \tiny_cpu|Mux19~2 (
// Equation(s):
// \tiny_cpu|Mux19~2_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux19~1_combout  & \tiny_cpu|Add3~8_combout  # !\tiny_cpu|Mux19~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [4])) # !\tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux19~1_combout )

	.dataa(\tiny_cpu|Mux17~1_combout ),
	.datab(\tiny_cpu|Add3~8_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [4]),
	.datad(\tiny_cpu|Mux19~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux19~2 .lut_mask = 16'hDDA0;
defparam \tiny_cpu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N8
cycloneii_lcell_comb \tiny_cpu|Mux19~3 (
// Equation(s):
// \tiny_cpu|Mux19~3_combout  = \tiny_cpu|program_counter[4]~37_combout  & (\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux19~2_combout ) # !\tiny_cpu|Mux17~0_combout  & \tiny_cpu|instruction_register [4]) # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux19~2_combout )

	.dataa(\tiny_cpu|program_counter[4]~37_combout ),
	.datab(\tiny_cpu|instruction_register [4]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|Mux19~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux19~3 .lut_mask = 16'hFD08;
defparam \tiny_cpu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y15_N10
cycloneii_lcell_comb \tiny_cpu|Mux19~4 (
// Equation(s):
// \tiny_cpu|Mux19~4_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [4] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux19~3_combout )

	.dataa(\tiny_cpu|program_counter [4]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux19~3_combout ),
	.datad(\tiny_cpu|Mux17~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux19~4 .lut_mask = 16'hAAF0;
defparam \tiny_cpu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X23_Y13_N27
cycloneii_lcell_ff \tiny_cpu|instruction_register[3] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [3]));

// atom is at LCCOMB_X19_Y13_N20
cycloneii_lcell_comb \tiny_cpu|Selector7~0 (
// Equation(s):
// \tiny_cpu|Selector7~0_combout  = \tiny_cpu|register_A [15] & (\tiny_cpu|instruction_register [3]) # !\tiny_cpu|register_A [15] & (\tiny_cpu|state [0] & \tiny_cpu|program_counter [3] # !\tiny_cpu|state [0] & (\tiny_cpu|instruction_register [3]))

	.dataa(\tiny_cpu|program_counter [3]),
	.datab(\tiny_cpu|register_A [15]),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|instruction_register [3]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector7~0 .lut_mask = 16'hEF20;
defparam \tiny_cpu|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N4
cycloneii_lcell_comb \tiny_cpu|Selector7~2 (
// Equation(s):
// \tiny_cpu|Selector7~2_combout  = \tiny_cpu|state[3]~10_combout  & (\tiny_cpu|Selector7~0_combout ) # !\tiny_cpu|state[3]~10_combout  & \tiny_cpu|IF|incremented_program_counter[3]~6_combout 

	.dataa(\tiny_cpu|IF|incremented_program_counter[3]~6_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|Selector7~0_combout ),
	.datad(\tiny_cpu|state[3]~10_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector7~2 .lut_mask = 16'hF0AA;
defparam \tiny_cpu|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N0
cycloneii_lcell_comb \tiny_cpu|Selector7~3 (
// Equation(s):
// \tiny_cpu|Selector7~3_combout  = \tiny_cpu|state [2] & \tiny_cpu|Selector7~1_combout  # !\tiny_cpu|state [2] & (\tiny_cpu|Selector7~2_combout  & !\tiny_cpu|program_counter[4]~36_combout )

	.dataa(\tiny_cpu|Selector7~1_combout ),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|Selector7~2_combout ),
	.datad(\tiny_cpu|program_counter[4]~36_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector7~3 .lut_mask = 16'h88B8;
defparam \tiny_cpu|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y12_N1
cycloneii_lcell_ff \tiny_cpu|program_counter[3] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector7~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [3]));

// atom is at LCCOMB_X19_Y13_N22
cycloneii_lcell_comb \tiny_cpu|Selector7~1 (
// Equation(s):
// \tiny_cpu|Selector7~1_combout  = \tiny_cpu|Mux16~5_combout  & (\tiny_cpu|program_counter [3]) # !\tiny_cpu|Mux16~5_combout  & \tiny_cpu|instruction_register [3]

	.dataa(vcc),
	.datab(\tiny_cpu|instruction_register [3]),
	.datac(\tiny_cpu|program_counter [3]),
	.datad(\tiny_cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector7~1 .lut_mask = 16'hF0CC;
defparam \tiny_cpu|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N24
cycloneii_lcell_comb \tiny_cpu|Mux20~0 (
// Equation(s):
// \tiny_cpu|Mux20~0_combout  = \tiny_cpu|Mux17~2_combout  & (\tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Selector7~1_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Selector7~0_combout ) # !\tiny_cpu|Mux17~2_combout  & (\tiny_cpu|Mux17~3_combout )

	.dataa(\tiny_cpu|Selector7~0_combout ),
	.datab(\tiny_cpu|Mux17~2_combout ),
	.datac(\tiny_cpu|Mux17~3_combout ),
	.datad(\tiny_cpu|Selector7~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux20~0 .lut_mask = 16'hF838;
defparam \tiny_cpu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N10
cycloneii_lcell_comb \tiny_cpu|Mux20~1 (
// Equation(s):
// \tiny_cpu|Mux20~1_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux20~0_combout  & \tiny_cpu|Add3~6_combout  # !\tiny_cpu|Mux20~0_combout  & (\tiny_cpu|RAM|auto_generated|q_a [3])) # !\tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux20~0_combout )

	.dataa(\tiny_cpu|Mux17~1_combout ),
	.datab(\tiny_cpu|Add3~6_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [3]),
	.datad(\tiny_cpu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux20~1 .lut_mask = 16'hDDA0;
defparam \tiny_cpu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N4
cycloneii_lcell_comb \tiny_cpu|Mux20~2 (
// Equation(s):
// \tiny_cpu|Mux20~2_combout  = \tiny_cpu|program_counter[4]~37_combout  & (\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux20~1_combout ) # !\tiny_cpu|Mux17~0_combout  & \tiny_cpu|instruction_register [3]) # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux20~1_combout )

	.dataa(\tiny_cpu|instruction_register [3]),
	.datab(\tiny_cpu|program_counter[4]~37_combout ),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|Mux20~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux20~2 .lut_mask = 16'hFB08;
defparam \tiny_cpu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N6
cycloneii_lcell_comb \tiny_cpu|Mux20~3 (
// Equation(s):
// \tiny_cpu|Mux20~3_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [3] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux20~2_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [3]),
	.datac(\tiny_cpu|Mux20~2_combout ),
	.datad(\tiny_cpu|Mux17~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux20~3 .lut_mask = 16'hCCF0;
defparam \tiny_cpu|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y16_N13
cycloneii_lcell_ff \tiny_cpu|instruction_register[10] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [10]));

// atom is at LCCOMB_X20_Y16_N8
cycloneii_lcell_comb \tiny_cpu|ID|WideOr0~0 (
// Equation(s):
// \tiny_cpu|ID|WideOr0~0_combout  = \tiny_cpu|instruction_register [9] & !\tiny_cpu|instruction_register [14] & \tiny_cpu|instruction_register [11] # !\tiny_cpu|instruction_register [9] & \tiny_cpu|instruction_register [10] & 
// (!\tiny_cpu|instruction_register [11] # !\tiny_cpu|instruction_register [14])

	.dataa(\tiny_cpu|instruction_register [14]),
	.datab(\tiny_cpu|instruction_register [9]),
	.datac(\tiny_cpu|instruction_register [11]),
	.datad(\tiny_cpu|instruction_register [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr0~0 .lut_mask = 16'h5340;
defparam \tiny_cpu|ID|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y16_N25
cycloneii_lcell_ff \tiny_cpu|instruction_register[8] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [8]));

// atom is at LCFF_X22_Y14_N15
cycloneii_lcell_ff \tiny_cpu|instruction_register[15] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [15]));

// atom is at LCFF_X22_Y14_N17
cycloneii_lcell_ff \tiny_cpu|instruction_register[13] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [13]));

// atom is at LCCOMB_X22_Y14_N16
cycloneii_lcell_comb \tiny_cpu|ID|WideOr1~0 (
// Equation(s):
// \tiny_cpu|ID|WideOr1~0_combout  = !\tiny_cpu|instruction_register [12] & !\tiny_cpu|instruction_register [15] & !\tiny_cpu|instruction_register [13]

	.dataa(\tiny_cpu|instruction_register [12]),
	.datab(\tiny_cpu|instruction_register [15]),
	.datac(\tiny_cpu|instruction_register [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr1~0 .lut_mask = 16'h0101;
defparam \tiny_cpu|ID|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N16
cycloneii_lcell_comb \tiny_cpu|ID|WideOr0~2 (
// Equation(s):
// \tiny_cpu|ID|WideOr0~2_combout  = \tiny_cpu|ID|WideOr1~0_combout  & (\tiny_cpu|ID|WideOr0~1_combout  $ (\tiny_cpu|ID|WideOr0~0_combout  & \tiny_cpu|instruction_register [8]))

	.dataa(\tiny_cpu|ID|WideOr0~1_combout ),
	.datab(\tiny_cpu|ID|WideOr0~0_combout ),
	.datac(\tiny_cpu|instruction_register [8]),
	.datad(\tiny_cpu|ID|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr0~2 .lut_mask = 16'h6A00;
defparam \tiny_cpu|ID|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y14_N17
cycloneii_lcell_ff \tiny_cpu|state[4]~8 (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|ID|WideOr0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state[4]~8_regout ));

// atom is at LCCOMB_X19_Y14_N10
cycloneii_lcell_comb \tiny_cpu|Mux17~0 (
// Equation(s):
// \tiny_cpu|Mux17~0_combout  = \tiny_cpu|state[3]~6_regout  & \tiny_cpu|state[4]~8_regout  & \tiny_cpu|state[3]~4_regout 

	.dataa(\tiny_cpu|state[3]~6_regout ),
	.datab(vcc),
	.datac(\tiny_cpu|state[4]~8_regout ),
	.datad(\tiny_cpu|state[3]~4_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~0 .lut_mask = 16'hA000;
defparam \tiny_cpu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N12
cycloneii_lcell_comb \tiny_cpu|instruction_register[0]~48 (
// Equation(s):
// \tiny_cpu|instruction_register[0]~48_combout  = !\tiny_cpu|state[3]~10_combout  & !\tiny_cpu|state [2] & !\tiny_cpu|Mux17~0_combout 

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(vcc),
	.datac(\tiny_cpu|state [2]),
	.datad(\tiny_cpu|Mux17~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|instruction_register[0]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|instruction_register[0]~48 .lut_mask = 16'h0005;
defparam \tiny_cpu|instruction_register[0]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N24
cycloneii_lcell_comb \tiny_cpu|state[2]~11 (
// Equation(s):
// \tiny_cpu|state[2]~11_combout  = !\tiny_cpu|state [0] & \tiny_cpu|state [1] & \tiny_cpu|instruction_register[0]~48_combout 

	.dataa(\tiny_cpu|state [0]),
	.datab(\tiny_cpu|state [1]),
	.datac(vcc),
	.datad(\tiny_cpu|instruction_register[0]~48_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|state[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|state[2]~11 .lut_mask = 16'h4400;
defparam \tiny_cpu|state[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y14_N25
cycloneii_lcell_ff \tiny_cpu|state[3]~6 (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|state[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state[3]~6_regout ));

// atom is at LCCOMB_X19_Y14_N14
cycloneii_lcell_comb \tiny_cpu|register_A[0]~91 (
// Equation(s):
// \tiny_cpu|register_A[0]~91_combout  = !\tiny_cpu|state [1] & (!\tiny_cpu|state[3]~4_regout  # !\tiny_cpu|state[3]~6_regout  # !\tiny_cpu|state[4]~8_regout )

	.dataa(\tiny_cpu|state[4]~8_regout ),
	.datab(\tiny_cpu|state[3]~6_regout ),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|state[3]~4_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|register_A[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|register_A[0]~91 .lut_mask = 16'h070F;
defparam \tiny_cpu|register_A[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N12
cycloneii_lcell_comb \tiny_cpu|ID|WideOr2~0 (
// Equation(s):
// \tiny_cpu|ID|WideOr2~0_combout  = !\tiny_cpu|instruction_register [11] & \tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [8] # \tiny_cpu|instruction_register [9])

	.dataa(\tiny_cpu|instruction_register [8]),
	.datab(\tiny_cpu|instruction_register [11]),
	.datac(\tiny_cpu|instruction_register [10]),
	.datad(\tiny_cpu|instruction_register [9]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr2~0 .lut_mask = 16'h3020;
defparam \tiny_cpu|ID|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N18
cycloneii_lcell_comb \tiny_cpu|ID|WideOr2~1 (
// Equation(s):
// \tiny_cpu|ID|WideOr2~1_combout  = \tiny_cpu|instruction_register [8] & (\tiny_cpu|instruction_register [9] & !\tiny_cpu|instruction_register [11] & \tiny_cpu|instruction_register [10] # !\tiny_cpu|instruction_register [9] & 
// (!\tiny_cpu|instruction_register [10])) # !\tiny_cpu|instruction_register [8] & !\tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [11] # \tiny_cpu|instruction_register [9])

	.dataa(\tiny_cpu|instruction_register [8]),
	.datab(\tiny_cpu|instruction_register [11]),
	.datac(\tiny_cpu|instruction_register [9]),
	.datad(\tiny_cpu|instruction_register [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr2~1 .lut_mask = 16'h205E;
defparam \tiny_cpu|ID|WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N28
cycloneii_lcell_comb \tiny_cpu|Selector0~0 (
// Equation(s):
// \tiny_cpu|Selector0~0_combout  = \tiny_cpu|instruction_register [14] & \tiny_cpu|ID|WideOr2~0_combout  # !\tiny_cpu|instruction_register [14] & (\tiny_cpu|ID|WideOr2~1_combout )

	.dataa(\tiny_cpu|instruction_register [14]),
	.datab(vcc),
	.datac(\tiny_cpu|ID|WideOr2~0_combout ),
	.datad(\tiny_cpu|ID|WideOr2~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector0~0 .lut_mask = 16'hF5A0;
defparam \tiny_cpu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N22
cycloneii_lcell_comb \tiny_cpu|Selector0~1 (
// Equation(s):
// \tiny_cpu|Selector0~1_combout  = \tiny_cpu|Selector1~0_combout  & (\tiny_cpu|Selector0~0_combout  # \tiny_cpu|register_A[0]~91_combout  & \tiny_cpu|register_A[0]~74_combout ) # !\tiny_cpu|Selector1~0_combout  & \tiny_cpu|register_A[0]~91_combout  & 
// \tiny_cpu|register_A[0]~74_combout 

	.dataa(\tiny_cpu|Selector1~0_combout ),
	.datab(\tiny_cpu|register_A[0]~91_combout ),
	.datac(\tiny_cpu|register_A[0]~74_combout ),
	.datad(\tiny_cpu|Selector0~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector0~1 .lut_mask = 16'hEAC0;
defparam \tiny_cpu|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y12_N23
cycloneii_lcell_ff \tiny_cpu|state[2] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector0~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state [2]));

// atom is at LCCOMB_X20_Y12_N30
cycloneii_lcell_comb \tiny_cpu|program_counter[4]~37 (
// Equation(s):
// \tiny_cpu|program_counter[4]~37_combout  = \tiny_cpu|state [1] $ \tiny_cpu|state [2]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(vcc),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|program_counter[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|program_counter[4]~37 .lut_mask = 16'h33CC;
defparam \tiny_cpu|program_counter[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N30
cycloneii_lcell_comb \tiny_cpu|Add0~9 (
// Equation(s):
// \tiny_cpu|Add0~9_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A [15] & \tiny_cpu|instruction_register [2] # !\tiny_cpu|register_A [15] & (\tiny_cpu|program_counter [2])) # !\tiny_cpu|state [0] & (\tiny_cpu|instruction_register [2])

	.dataa(\tiny_cpu|state [0]),
	.datab(\tiny_cpu|register_A [15]),
	.datac(\tiny_cpu|instruction_register [2]),
	.datad(\tiny_cpu|program_counter [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~9 .lut_mask = 16'hF2D0;
defparam \tiny_cpu|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N24
cycloneii_lcell_comb \tiny_cpu|Mux21~1 (
// Equation(s):
// \tiny_cpu|Mux21~1_combout  = \tiny_cpu|Mux17~2_combout  & (\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Mux21~0_combout  # !\tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Add0~9_combout )) # !\tiny_cpu|Mux17~2_combout  & (\tiny_cpu|Mux17~3_combout )

	.dataa(\tiny_cpu|Mux17~2_combout ),
	.datab(\tiny_cpu|Mux21~0_combout ),
	.datac(\tiny_cpu|Add0~9_combout ),
	.datad(\tiny_cpu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux21~1 .lut_mask = 16'hDDA0;
defparam \tiny_cpu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N18
cycloneii_lcell_comb \tiny_cpu|Mux21~2 (
// Equation(s):
// \tiny_cpu|Mux21~2_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux21~1_combout  & \tiny_cpu|Add3~4_combout  # !\tiny_cpu|Mux21~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [2])) # !\tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux21~1_combout )

	.dataa(\tiny_cpu|Mux17~1_combout ),
	.datab(\tiny_cpu|Add3~4_combout ),
	.datac(\tiny_cpu|Mux21~1_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux21~2 .lut_mask = 16'hDAD0;
defparam \tiny_cpu|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N20
cycloneii_lcell_comb \tiny_cpu|Mux21~3 (
// Equation(s):
// \tiny_cpu|Mux21~3_combout  = \tiny_cpu|program_counter[4]~37_combout  & (\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux21~2_combout ) # !\tiny_cpu|Mux17~0_combout  & \tiny_cpu|instruction_register [2]) # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux21~2_combout )

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|program_counter[4]~37_combout ),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|Mux21~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux21~3 .lut_mask = 16'hFB08;
defparam \tiny_cpu|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N18
cycloneii_lcell_comb \tiny_cpu|Mux21~4 (
// Equation(s):
// \tiny_cpu|Mux21~4_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [2] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux21~3_combout )

	.dataa(\tiny_cpu|program_counter [2]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux17~6_combout ),
	.datad(\tiny_cpu|Mux21~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux21~4 .lut_mask = 16'hAFA0;
defparam \tiny_cpu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~33 (
// Equation(s):
// \tiny_cpu|ShiftRight0~33_combout  = !\tiny_cpu|instruction_register [2] & !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [15] & !\tiny_cpu|instruction_register [1]

	.dataa(\tiny_cpu|instruction_register [2]),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|register_A [15]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~33 .lut_mask = 16'h0010;
defparam \tiny_cpu|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N10
cycloneii_lcell_comb \tiny_cpu|Add0~63 (
// Equation(s):
// \tiny_cpu|Add0~63_combout  = \tiny_cpu|Mux17~0_combout  $ !\tiny_cpu|RAM|auto_generated|q_a [15] # !\tiny_cpu|state [1]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~63_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~63 .lut_mask = 16'hF33F;
defparam \tiny_cpu|Add0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N16
cycloneii_lcell_comb \tiny_cpu|Add0~64 (
// Equation(s):
// \tiny_cpu|Add0~64_combout  = \tiny_cpu|register_A [15] $ \tiny_cpu|Add0~62  $ \tiny_cpu|Add0~63_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [15]),
	.datac(vcc),
	.datad(\tiny_cpu|Add0~63_combout ),
	.cin(\tiny_cpu|Add0~62 ),
	.combout(\tiny_cpu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~64 .lut_mask = 16'hC33C;
defparam \tiny_cpu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N28
cycloneii_lcell_comb \tiny_cpu|Mux0~0 (
// Equation(s):
// \tiny_cpu|Mux0~0_combout  = \tiny_cpu|register_A[0]~68_combout  & (\tiny_cpu|register_A[0]~69_combout  # \tiny_cpu|ShiftLeft0~32_combout ) # !\tiny_cpu|register_A[0]~68_combout  & \tiny_cpu|register_A [14] & !\tiny_cpu|register_A[0]~69_combout 

	.dataa(\tiny_cpu|register_A [14]),
	.datab(\tiny_cpu|register_A[0]~68_combout ),
	.datac(\tiny_cpu|register_A[0]~69_combout ),
	.datad(\tiny_cpu|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~0 .lut_mask = 16'hCEC2;
defparam \tiny_cpu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X24_Y15_N22
cycloneii_lcell_comb \tiny_cpu|Mux0~1 (
// Equation(s):
// \tiny_cpu|Mux0~1_combout  = \tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|Mux0~0_combout  & (\tiny_cpu|ShiftLeft0~22_combout ) # !\tiny_cpu|Mux0~0_combout  & \tiny_cpu|ShiftLeft0~34_combout ) # !\tiny_cpu|register_A[0]~69_combout  & 
// (\tiny_cpu|Mux0~0_combout )

	.dataa(\tiny_cpu|ShiftLeft0~34_combout ),
	.datab(\tiny_cpu|register_A[0]~69_combout ),
	.datac(\tiny_cpu|ShiftLeft0~22_combout ),
	.datad(\tiny_cpu|Mux0~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~1 .lut_mask = 16'hF388;
defparam \tiny_cpu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N12
cycloneii_lcell_comb \tiny_cpu|Mux0~2 (
// Equation(s):
// \tiny_cpu|Mux0~2_combout  = !\tiny_cpu|Mux17~12_combout  & \tiny_cpu|Mux0~1_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|Mux17~12_combout ),
	.datac(vcc),
	.datad(\tiny_cpu|Mux0~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~2 .lut_mask = 16'h3300;
defparam \tiny_cpu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N26
cycloneii_lcell_comb \tiny_cpu|Mux0~3 (
// Equation(s):
// \tiny_cpu|Mux0~3_combout  = \tiny_cpu|register_A[12]~86_combout  & (\tiny_cpu|register_A[12]~85_combout  # \tiny_cpu|Add0~64_combout ) # !\tiny_cpu|register_A[12]~86_combout  & !\tiny_cpu|register_A[12]~85_combout  & (\tiny_cpu|Mux0~2_combout )

	.dataa(\tiny_cpu|register_A[12]~86_combout ),
	.datab(\tiny_cpu|register_A[12]~85_combout ),
	.datac(\tiny_cpu|Add0~64_combout ),
	.datad(\tiny_cpu|Mux0~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~3 .lut_mask = 16'hB9A8;
defparam \tiny_cpu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N28
cycloneii_lcell_comb \tiny_cpu|Mux0~4 (
// Equation(s):
// \tiny_cpu|Mux0~4_combout  = \tiny_cpu|register_A[12]~87_combout  & (\tiny_cpu|Mux0~3_combout  & (\tiny_cpu|RAM|auto_generated|q_a [15]) # !\tiny_cpu|Mux0~3_combout  & \tiny_cpu|ShiftRight0~33_combout ) # !\tiny_cpu|register_A[12]~87_combout  & 
// (\tiny_cpu|Mux0~3_combout )

	.dataa(\tiny_cpu|register_A[12]~87_combout ),
	.datab(\tiny_cpu|ShiftRight0~33_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [15]),
	.datad(\tiny_cpu|Mux0~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~4 .lut_mask = 16'hF588;
defparam \tiny_cpu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N30
cycloneii_lcell_comb \tiny_cpu|Mux0~5 (
// Equation(s):
// \tiny_cpu|Mux0~5_combout  = \tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|register_A[0]~67_combout  & \tiny_cpu|RAM|auto_generated|q_a [15] # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|Mux0~4_combout )) # !\tiny_cpu|register_A[0]~73_combout  & 
// (\tiny_cpu|RAM|auto_generated|q_a [15])

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [15]),
	.datad(\tiny_cpu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~5 .lut_mask = 16'hF2D0;
defparam \tiny_cpu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y14_N18
cycloneii_lcell_comb \tiny_cpu|Mux0~6 (
// Equation(s):
// \tiny_cpu|Mux0~6_combout  = \tiny_cpu|Mux0~5_combout  & (\tiny_cpu|register_A[0]~73_combout  $ \tiny_cpu|register_A [15] # !\tiny_cpu|register_A[0]~67_combout ) # !\tiny_cpu|Mux0~5_combout  & \tiny_cpu|register_A [15] & (\tiny_cpu|register_A[0]~73_combout 
//  $ !\tiny_cpu|register_A[0]~67_combout )

	.dataa(\tiny_cpu|register_A[0]~73_combout ),
	.datab(\tiny_cpu|register_A[0]~67_combout ),
	.datac(\tiny_cpu|register_A [15]),
	.datad(\tiny_cpu|Mux0~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux0~6 .lut_mask = 16'h7B90;
defparam \tiny_cpu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X21_Y14_N19
cycloneii_lcell_ff \tiny_cpu|register_A[15] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux0~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[15]~90_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [15]));

// atom is at LCCOMB_X21_Y13_N28
cycloneii_lcell_comb \tiny_cpu|Mux16~3 (
// Equation(s):
// \tiny_cpu|Mux16~3_combout  = !\tiny_cpu|register_A [14] & !\tiny_cpu|register_A [13] & !\tiny_cpu|register_A [12]

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [14]),
	.datac(\tiny_cpu|register_A [13]),
	.datad(\tiny_cpu|register_A [12]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~3 .lut_mask = 16'h0003;
defparam \tiny_cpu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N14
cycloneii_lcell_comb \tiny_cpu|Mux16~0 (
// Equation(s):
// \tiny_cpu|Mux16~0_combout  = !\tiny_cpu|register_A [2] & !\tiny_cpu|register_A [3] & !\tiny_cpu|register_A [1] & !\tiny_cpu|register_A [0]

	.dataa(\tiny_cpu|register_A [2]),
	.datab(\tiny_cpu|register_A [3]),
	.datac(\tiny_cpu|register_A [1]),
	.datad(\tiny_cpu|register_A [0]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~0 .lut_mask = 16'h0001;
defparam \tiny_cpu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N10
cycloneii_lcell_comb \tiny_cpu|Mux16~2 (
// Equation(s):
// \tiny_cpu|Mux16~2_combout  = !\tiny_cpu|register_A [9] & !\tiny_cpu|register_A [10] & !\tiny_cpu|register_A [11] & !\tiny_cpu|register_A [8]

	.dataa(\tiny_cpu|register_A [9]),
	.datab(\tiny_cpu|register_A [10]),
	.datac(\tiny_cpu|register_A [11]),
	.datad(\tiny_cpu|register_A [8]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~2 .lut_mask = 16'h0001;
defparam \tiny_cpu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N6
cycloneii_lcell_comb \tiny_cpu|Mux16~4 (
// Equation(s):
// \tiny_cpu|Mux16~4_combout  = \tiny_cpu|Mux16~1_combout  & \tiny_cpu|Mux16~3_combout  & \tiny_cpu|Mux16~0_combout  & \tiny_cpu|Mux16~2_combout 

	.dataa(\tiny_cpu|Mux16~1_combout ),
	.datab(\tiny_cpu|Mux16~3_combout ),
	.datac(\tiny_cpu|Mux16~0_combout ),
	.datad(\tiny_cpu|Mux16~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~4 .lut_mask = 16'h8000;
defparam \tiny_cpu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N8
cycloneii_lcell_comb \tiny_cpu|Mux16~5 (
// Equation(s):
// \tiny_cpu|Mux16~5_combout  = \tiny_cpu|register_A [15] # \tiny_cpu|state [0] & !\tiny_cpu|Mux16~4_combout  # !\tiny_cpu|state[3]~10_combout 

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|register_A [15]),
	.datad(\tiny_cpu|Mux16~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux16~5 .lut_mask = 16'hF5FD;
defparam \tiny_cpu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N18
cycloneii_lcell_comb \tiny_cpu|Mux22~0 (
// Equation(s):
// \tiny_cpu|Mux22~0_combout  = \tiny_cpu|Mux16~5_combout  & \tiny_cpu|program_counter [1] # !\tiny_cpu|Mux16~5_combout  & (\tiny_cpu|instruction_register [1])

	.dataa(\tiny_cpu|program_counter [1]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux16~5_combout ),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux22~0 .lut_mask = 16'hAFA0;
defparam \tiny_cpu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N0
cycloneii_lcell_comb \tiny_cpu|Add0~8 (
// Equation(s):
// \tiny_cpu|Add0~8_combout  = \tiny_cpu|state [0] & (\tiny_cpu|register_A [15] & (\tiny_cpu|instruction_register [1]) # !\tiny_cpu|register_A [15] & \tiny_cpu|program_counter [1]) # !\tiny_cpu|state [0] & (\tiny_cpu|instruction_register [1])

	.dataa(\tiny_cpu|program_counter [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|register_A [15]),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Add0~8 .lut_mask = 16'hFB08;
defparam \tiny_cpu|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N6
cycloneii_lcell_comb \tiny_cpu|Selector9~0 (
// Equation(s):
// \tiny_cpu|Selector9~0_combout  = \tiny_cpu|state[3]~10_combout  & \tiny_cpu|Add0~8_combout  # !\tiny_cpu|state[3]~10_combout  & (\tiny_cpu|IF|incremented_program_counter[1]~2_combout )

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|Add0~8_combout ),
	.datac(\tiny_cpu|IF|incremented_program_counter[1]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector9~0 .lut_mask = 16'hD8D8;
defparam \tiny_cpu|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y13_N10
cycloneii_lcell_comb \tiny_cpu|Selector9~1 (
// Equation(s):
// \tiny_cpu|Selector9~1_combout  = \tiny_cpu|state [2] & \tiny_cpu|Mux22~0_combout  # !\tiny_cpu|state [2] & (!\tiny_cpu|program_counter[4]~36_combout  & \tiny_cpu|Selector9~0_combout )

	.dataa(\tiny_cpu|state [2]),
	.datab(\tiny_cpu|Mux22~0_combout ),
	.datac(\tiny_cpu|program_counter[4]~36_combout ),
	.datad(\tiny_cpu|Selector9~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector9~1 .lut_mask = 16'h8D88;
defparam \tiny_cpu|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y13_N11
cycloneii_lcell_ff \tiny_cpu|program_counter[1] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector9~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|program_counter[4]~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|program_counter [1]));

// atom is at LCCOMB_X21_Y13_N4
cycloneii_lcell_comb \tiny_cpu|Mux22~1 (
// Equation(s):
// \tiny_cpu|Mux22~1_combout  = \tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Mux22~0_combout  # !\tiny_cpu|Mux17~2_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Add0~8_combout  & \tiny_cpu|Mux17~2_combout 

	.dataa(\tiny_cpu|Mux17~3_combout ),
	.datab(\tiny_cpu|Add0~8_combout ),
	.datac(\tiny_cpu|Mux17~2_combout ),
	.datad(\tiny_cpu|Mux22~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux22~1 .lut_mask = 16'hEA4A;
defparam \tiny_cpu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N0
cycloneii_lcell_comb \tiny_cpu|Mux22~2 (
// Equation(s):
// \tiny_cpu|Mux22~2_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux22~1_combout  & \tiny_cpu|Add3~2_combout  # !\tiny_cpu|Mux22~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [1])) # !\tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux22~1_combout )

	.dataa(\tiny_cpu|Mux17~1_combout ),
	.datab(\tiny_cpu|Add3~2_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [1]),
	.datad(\tiny_cpu|Mux22~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux22~2 .lut_mask = 16'hDDA0;
defparam \tiny_cpu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N26
cycloneii_lcell_comb \tiny_cpu|Mux22~3 (
// Equation(s):
// \tiny_cpu|Mux22~3_combout  = \tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux22~2_combout ) # !\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|program_counter[4]~37_combout  & \tiny_cpu|instruction_register [1] # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux22~2_combout ))

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|program_counter[4]~37_combout ),
	.datac(\tiny_cpu|instruction_register [1]),
	.datad(\tiny_cpu|Mux22~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux22~3 .lut_mask = 16'hFB40;
defparam \tiny_cpu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y13_N28
cycloneii_lcell_comb \tiny_cpu|Mux22~4 (
// Equation(s):
// \tiny_cpu|Mux22~4_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [1] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux22~3_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|program_counter [1]),
	.datac(\tiny_cpu|Mux17~6_combout ),
	.datad(\tiny_cpu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux22~4 .lut_mask = 16'hCFC0;
defparam \tiny_cpu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y16_N19
cycloneii_lcell_ff \tiny_cpu|instruction_register[9] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [9]));

// atom is at LCCOMB_X20_Y16_N22
cycloneii_lcell_comb \tiny_cpu|ID|WideOr1~1 (
// Equation(s):
// \tiny_cpu|ID|WideOr1~1_combout  = \tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [9] & (!\tiny_cpu|instruction_register [11]) # !\tiny_cpu|instruction_register [9] & !\tiny_cpu|instruction_register [8]) # 
// !\tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [11] $ (\tiny_cpu|instruction_register [9] & \tiny_cpu|instruction_register [8]))

	.dataa(\tiny_cpu|instruction_register [10]),
	.datab(\tiny_cpu|instruction_register [9]),
	.datac(\tiny_cpu|instruction_register [8]),
	.datad(\tiny_cpu|instruction_register [11]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr1~1 .lut_mask = 16'h17CA;
defparam \tiny_cpu|ID|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y16_N3
cycloneii_lcell_ff \tiny_cpu|instruction_register[14] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [14]));

// atom is at LCCOMB_X19_Y14_N4
cycloneii_lcell_comb \tiny_cpu|ID|WideOr1~2 (
// Equation(s):
// \tiny_cpu|ID|WideOr1~2_combout  = \tiny_cpu|ID|WideOr1~1_combout  & !\tiny_cpu|instruction_register [14] & \tiny_cpu|ID|WideOr1~0_combout 

	.dataa(vcc),
	.datab(\tiny_cpu|ID|WideOr1~1_combout ),
	.datac(\tiny_cpu|instruction_register [14]),
	.datad(\tiny_cpu|ID|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr1~2 .lut_mask = 16'h0C00;
defparam \tiny_cpu|ID|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y14_N5
cycloneii_lcell_ff \tiny_cpu|state[3]~5 (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|ID|WideOr1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state[3]~5_regout ));

// atom is at LCCOMB_X19_Y14_N6
cycloneii_lcell_comb \tiny_cpu|state[3]~10 (
// Equation(s):
// \tiny_cpu|state[3]~10_combout  = \tiny_cpu|state[3]~5_regout  & \tiny_cpu|state[3]~6_regout  & \tiny_cpu|state[3]~4_regout 

	.dataa(vcc),
	.datab(\tiny_cpu|state[3]~5_regout ),
	.datac(\tiny_cpu|state[3]~6_regout ),
	.datad(\tiny_cpu|state[3]~4_regout ),
	.cin(gnd),
	.combout(\tiny_cpu|state[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|state[3]~10 .lut_mask = 16'hC000;
defparam \tiny_cpu|state[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N24
cycloneii_lcell_comb \tiny_cpu|ID|WideOr4~1 (
// Equation(s):
// \tiny_cpu|ID|WideOr4~1_combout  = \tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [11] & !\tiny_cpu|instruction_register [8] # !\tiny_cpu|instruction_register [11] & \tiny_cpu|instruction_register [8] & \tiny_cpu|instruction_register 
// [9]) # !\tiny_cpu|instruction_register [10] & (\tiny_cpu|instruction_register [8])

	.dataa(\tiny_cpu|instruction_register [10]),
	.datab(\tiny_cpu|instruction_register [11]),
	.datac(\tiny_cpu|instruction_register [8]),
	.datad(\tiny_cpu|instruction_register [9]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr4~1 .lut_mask = 16'h7858;
defparam \tiny_cpu|ID|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N20
cycloneii_lcell_comb \tiny_cpu|Selector2~0 (
// Equation(s):
// \tiny_cpu|Selector2~0_combout  = !\tiny_cpu|ID|WideOr4~0_combout  & (\tiny_cpu|instruction_register [14] # !\tiny_cpu|ID|WideOr4~1_combout ) # !\tiny_cpu|Selector1~0_combout 

	.dataa(\tiny_cpu|Selector1~0_combout ),
	.datab(\tiny_cpu|ID|WideOr4~0_combout ),
	.datac(\tiny_cpu|instruction_register [14]),
	.datad(\tiny_cpu|ID|WideOr4~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector2~0 .lut_mask = 16'h7577;
defparam \tiny_cpu|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N16
cycloneii_lcell_comb \tiny_cpu|Selector2~1 (
// Equation(s):
// \tiny_cpu|Selector2~1_combout  = \tiny_cpu|Selector2~0_combout  & (\tiny_cpu|state[3]~10_combout  # !\tiny_cpu|state [0] # !\tiny_cpu|register_A[0]~91_combout )

	.dataa(\tiny_cpu|register_A[0]~91_combout ),
	.datab(\tiny_cpu|state[3]~10_combout ),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|Selector2~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector2~1 .lut_mask = 16'hDF00;
defparam \tiny_cpu|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y12_N17
cycloneii_lcell_ff \tiny_cpu|state[0] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector2~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state [0]));

// atom is at LCCOMB_X19_Y14_N18
cycloneii_lcell_comb \tiny_cpu|Mux17~5 (
// Equation(s):
// \tiny_cpu|Mux17~5_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|state[3]~10_combout  # \tiny_cpu|state [1] $ !\tiny_cpu|state [0])

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|Mux17~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~5 .lut_mask = 16'hEB00;
defparam \tiny_cpu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N8
cycloneii_lcell_comb \tiny_cpu|Mux17~4 (
// Equation(s):
// \tiny_cpu|Mux17~4_combout  = \tiny_cpu|Mux17~0_combout  & !\tiny_cpu|state [2] # !\tiny_cpu|Mux17~0_combout  & !\tiny_cpu|program_counter[4]~36_combout  & (\tiny_cpu|state [2] $ \tiny_cpu|state [1])

	.dataa(\tiny_cpu|Mux17~0_combout ),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|program_counter[4]~36_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~4 .lut_mask = 16'h2236;
defparam \tiny_cpu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N28
cycloneii_lcell_comb \tiny_cpu|Mux17~6 (
// Equation(s):
// \tiny_cpu|Mux17~6_combout  = \tiny_cpu|Mux17~5_combout  # \tiny_cpu|Mux17~4_combout  # \tiny_cpu|instruction_register[0]~48_combout  & \tiny_cpu|state [0]

	.dataa(\tiny_cpu|instruction_register[0]~48_combout ),
	.datab(\tiny_cpu|Mux17~5_combout ),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|Mux17~4_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux17~6 .lut_mask = 16'hFFEC;
defparam \tiny_cpu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N2
cycloneii_lcell_comb \tiny_cpu|Mux23~0 (
// Equation(s):
// \tiny_cpu|Mux23~0_combout  = \tiny_cpu|Mux16~5_combout  & (\tiny_cpu|program_counter [0]) # !\tiny_cpu|Mux16~5_combout  & \tiny_cpu|instruction_register [0]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux16~5_combout ),
	.datad(\tiny_cpu|program_counter [0]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux23~0 .lut_mask = 16'hFA0A;
defparam \tiny_cpu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y13_N22
cycloneii_lcell_comb \tiny_cpu|Mux23~1 (
// Equation(s):
// \tiny_cpu|Mux23~1_combout  = \tiny_cpu|Mux17~3_combout  & (\tiny_cpu|Mux23~0_combout  # !\tiny_cpu|Mux17~2_combout ) # !\tiny_cpu|Mux17~3_combout  & \tiny_cpu|Add0~7_combout  & \tiny_cpu|Mux17~2_combout 

	.dataa(\tiny_cpu|Add0~7_combout ),
	.datab(\tiny_cpu|Mux17~3_combout ),
	.datac(\tiny_cpu|Mux17~2_combout ),
	.datad(\tiny_cpu|Mux23~0_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux23~1 .lut_mask = 16'hEC2C;
defparam \tiny_cpu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N24
cycloneii_lcell_comb \tiny_cpu|Mux23~2 (
// Equation(s):
// \tiny_cpu|Mux23~2_combout  = \tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux23~1_combout  & (\tiny_cpu|Add3~0_combout ) # !\tiny_cpu|Mux23~1_combout  & \tiny_cpu|RAM|auto_generated|q_a [0]) # !\tiny_cpu|Mux17~1_combout  & (\tiny_cpu|Mux23~1_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [0]),
	.datab(\tiny_cpu|Mux17~1_combout ),
	.datac(\tiny_cpu|Add3~0_combout ),
	.datad(\tiny_cpu|Mux23~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux23~2 .lut_mask = 16'hF388;
defparam \tiny_cpu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N2
cycloneii_lcell_comb \tiny_cpu|Mux23~3 (
// Equation(s):
// \tiny_cpu|Mux23~3_combout  = \tiny_cpu|program_counter[4]~37_combout  & (\tiny_cpu|Mux17~0_combout  & (\tiny_cpu|Mux23~2_combout ) # !\tiny_cpu|Mux17~0_combout  & \tiny_cpu|instruction_register [0]) # !\tiny_cpu|program_counter[4]~37_combout  & 
// (\tiny_cpu|Mux23~2_combout )

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|program_counter[4]~37_combout ),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|Mux23~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux23~3 .lut_mask = 16'hFB08;
defparam \tiny_cpu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N4
cycloneii_lcell_comb \tiny_cpu|Mux23~4 (
// Equation(s):
// \tiny_cpu|Mux23~4_combout  = \tiny_cpu|Mux17~6_combout  & \tiny_cpu|program_counter [0] # !\tiny_cpu|Mux17~6_combout  & (\tiny_cpu|Mux23~3_combout )

	.dataa(\tiny_cpu|program_counter [0]),
	.datab(vcc),
	.datac(\tiny_cpu|Mux17~6_combout ),
	.datad(\tiny_cpu|Mux23~3_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux23~4 .lut_mask = 16'hAFA0;
defparam \tiny_cpu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N10
cycloneii_lcell_comb \tiny_cpu|Mux15~0 (
// Equation(s):
// \tiny_cpu|Mux15~0_combout  = \tiny_cpu|register_A[0]~69_combout  & (\tiny_cpu|ShiftRight0~3_combout  # \tiny_cpu|register_A[0]~68_combout ) # !\tiny_cpu|register_A[0]~69_combout  & \tiny_cpu|register_A [1] & (!\tiny_cpu|register_A[0]~68_combout )

	.dataa(\tiny_cpu|register_A [1]),
	.datab(\tiny_cpu|ShiftRight0~3_combout ),
	.datac(\tiny_cpu|register_A[0]~69_combout ),
	.datad(\tiny_cpu|register_A[0]~68_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~0 .lut_mask = 16'hF0CA;
defparam \tiny_cpu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N26
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~0 (
// Equation(s):
// \tiny_cpu|ShiftRight0~0_combout  = \tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [7] # !\tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [6])

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|register_A [7]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~0 .lut_mask = 16'hDD88;
defparam \tiny_cpu|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N16
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~1 (
// Equation(s):
// \tiny_cpu|ShiftRight0~1_combout  = \tiny_cpu|instruction_register [0] & (\tiny_cpu|register_A [5]) # !\tiny_cpu|instruction_register [0] & \tiny_cpu|register_A [4]

	.dataa(\tiny_cpu|instruction_register [0]),
	.datab(\tiny_cpu|register_A [4]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [5]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~1 .lut_mask = 16'hEE44;
defparam \tiny_cpu|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N20
cycloneii_lcell_comb \tiny_cpu|ShiftRight0~2 (
// Equation(s):
// \tiny_cpu|ShiftRight0~2_combout  = \tiny_cpu|instruction_register [1] & \tiny_cpu|ShiftRight0~0_combout  # !\tiny_cpu|instruction_register [1] & (\tiny_cpu|ShiftRight0~1_combout )

	.dataa(vcc),
	.datab(\tiny_cpu|ShiftRight0~0_combout ),
	.datac(\tiny_cpu|ShiftRight0~1_combout ),
	.datad(\tiny_cpu|instruction_register [1]),
	.cin(gnd),
	.combout(\tiny_cpu|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ShiftRight0~2 .lut_mask = 16'hCCF0;
defparam \tiny_cpu|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X23_Y13_N30
cycloneii_lcell_comb \tiny_cpu|Mux15~1 (
// Equation(s):
// \tiny_cpu|Mux15~1_combout  = \tiny_cpu|Mux15~0_combout  & (\tiny_cpu|ShiftRight0~10_combout  # !\tiny_cpu|register_A[0]~68_combout ) # !\tiny_cpu|Mux15~0_combout  & (\tiny_cpu|ShiftRight0~2_combout  & \tiny_cpu|register_A[0]~68_combout )

	.dataa(\tiny_cpu|ShiftRight0~10_combout ),
	.datab(\tiny_cpu|Mux15~0_combout ),
	.datac(\tiny_cpu|ShiftRight0~2_combout ),
	.datad(\tiny_cpu|register_A[0]~68_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~1 .lut_mask = 16'hB8CC;
defparam \tiny_cpu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N30
cycloneii_lcell_comb \tiny_cpu|Mux15~2 (
// Equation(s):
// \tiny_cpu|Mux15~2_combout  = \tiny_cpu|register_A[0]~71_combout  & (\tiny_cpu|register_A[0]~70_combout  # !\tiny_cpu|randomNumber [0]) # !\tiny_cpu|register_A[0]~71_combout  & !\tiny_cpu|register_A[0]~70_combout  & (\tiny_cpu|Add0~5_combout )

	.dataa(\tiny_cpu|register_A[0]~71_combout ),
	.datab(\tiny_cpu|register_A[0]~70_combout ),
	.datac(\tiny_cpu|randomNumber [0]),
	.datad(\tiny_cpu|Add0~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~2 .lut_mask = 16'h9B8A;
defparam \tiny_cpu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N16
cycloneii_lcell_comb \tiny_cpu|Mux15~3 (
// Equation(s):
// \tiny_cpu|Mux15~3_combout  = \tiny_cpu|register_A[0]~72_combout  & (\tiny_cpu|Mux15~2_combout  & (\tiny_cpu|Mux15~1_combout ) # !\tiny_cpu|Mux15~2_combout  & \tiny_cpu|ShiftLeft0~0_combout ) # !\tiny_cpu|register_A[0]~72_combout  & 
// (\tiny_cpu|Mux15~2_combout )

	.dataa(\tiny_cpu|register_A[0]~72_combout ),
	.datab(\tiny_cpu|ShiftLeft0~0_combout ),
	.datac(\tiny_cpu|Mux15~1_combout ),
	.datad(\tiny_cpu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~3 .lut_mask = 16'hF588;
defparam \tiny_cpu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \tiny_cpu|Mux15~5 (
// Equation(s):
// \tiny_cpu|Mux15~5_combout  = \tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  & (\tiny_cpu|RAM|auto_generated|q_a [0] $ \tiny_cpu|register_A [0]) # !\tiny_cpu|register_A[0]~73_combout  & \tiny_cpu|RAM|auto_generated|q_a [0] & 
// \tiny_cpu|register_A [0]) # !\tiny_cpu|register_A[0]~67_combout  & (\tiny_cpu|register_A[0]~73_combout  # \tiny_cpu|RAM|auto_generated|q_a [0] # \tiny_cpu|register_A [0])

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [0]),
	.datad(\tiny_cpu|register_A [0]),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~5 .lut_mask = 16'h7DD4;
defparam \tiny_cpu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \tiny_cpu|Mux15~6 (
// Equation(s):
// \tiny_cpu|Mux15~6_combout  = \tiny_cpu|Mux15~5_combout  & (\tiny_cpu|register_A[0]~67_combout  # \tiny_cpu|Mux15~3_combout  # !\tiny_cpu|register_A[0]~73_combout )

	.dataa(\tiny_cpu|register_A[0]~67_combout ),
	.datab(\tiny_cpu|register_A[0]~73_combout ),
	.datac(\tiny_cpu|Mux15~3_combout ),
	.datad(\tiny_cpu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~6 .lut_mask = 16'hFB00;
defparam \tiny_cpu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \tiny_cpu|Mux15~4 (
// Equation(s):
// \tiny_cpu|Mux15~4_combout  = \tiny_cpu|register_A[0]~74_combout  & (\tiny_cpu|state [1] & \tiny_cpu|RAM|auto_generated|q_a [0] # !\tiny_cpu|state [1] & (\tiny_cpu|Mux15~6_combout )) # !\tiny_cpu|register_A[0]~74_combout  & (\tiny_cpu|Mux15~6_combout )

	.dataa(\tiny_cpu|register_A[0]~74_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [0]),
	.datad(\tiny_cpu|Mux15~6_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Mux15~4 .lut_mask = 16'hF780;
defparam \tiny_cpu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y15_N9
cycloneii_lcell_ff \tiny_cpu|register_A[0] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Mux15~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|register_A[0]~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|register_A [0]));

// atom is at LCFF_X20_Y16_N15
cycloneii_lcell_ff \tiny_cpu|instruction_register[11] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [11]));

// atom is at LCCOMB_X20_Y16_N2
cycloneii_lcell_comb \tiny_cpu|ID|WideOr4~0 (
// Equation(s):
// \tiny_cpu|ID|WideOr4~0_combout  = \tiny_cpu|instruction_register [8] & !\tiny_cpu|instruction_register [11] & \tiny_cpu|instruction_register [14] & \tiny_cpu|instruction_register [10]

	.dataa(\tiny_cpu|instruction_register [8]),
	.datab(\tiny_cpu|instruction_register [11]),
	.datac(\tiny_cpu|instruction_register [14]),
	.datad(\tiny_cpu|instruction_register [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr4~0 .lut_mask = 16'h2000;
defparam \tiny_cpu|ID|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N14
cycloneii_lcell_comb \tiny_cpu|ID|WideOr3~0 (
// Equation(s):
// \tiny_cpu|ID|WideOr3~0_combout  = \tiny_cpu|instruction_register [8] $ (!\tiny_cpu|instruction_register [9] & (\tiny_cpu|instruction_register [11] $ \tiny_cpu|instruction_register [10]))

	.dataa(\tiny_cpu|instruction_register [8]),
	.datab(\tiny_cpu|instruction_register [9]),
	.datac(\tiny_cpu|instruction_register [11]),
	.datad(\tiny_cpu|instruction_register [10]),
	.cin(gnd),
	.combout(\tiny_cpu|ID|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|ID|WideOr3~0 .lut_mask = 16'hA99A;
defparam \tiny_cpu|ID|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N10
cycloneii_lcell_comb \tiny_cpu|Selector1~3 (
// Equation(s):
// \tiny_cpu|Selector1~3_combout  = \tiny_cpu|instruction_register [14] & \tiny_cpu|ID|WideOr4~0_combout  & (\tiny_cpu|instruction_register [9]) # !\tiny_cpu|instruction_register [14] & (\tiny_cpu|ID|WideOr4~0_combout  & \tiny_cpu|instruction_register [9] # 
// !\tiny_cpu|ID|WideOr3~0_combout )

	.dataa(\tiny_cpu|instruction_register [14]),
	.datab(\tiny_cpu|ID|WideOr4~0_combout ),
	.datac(\tiny_cpu|ID|WideOr3~0_combout ),
	.datad(\tiny_cpu|instruction_register [9]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector1~3 .lut_mask = 16'hCD05;
defparam \tiny_cpu|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y14_N20
cycloneii_lcell_comb \tiny_cpu|Selector1~2 (
// Equation(s):
// \tiny_cpu|Selector1~2_combout  = !\tiny_cpu|state[3]~10_combout  & (\tiny_cpu|state [0] # !\tiny_cpu|instruction_register[0]~48_combout  # !\tiny_cpu|state [1])

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|state [1]),
	.datac(\tiny_cpu|state [0]),
	.datad(\tiny_cpu|instruction_register[0]~48_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector1~2 .lut_mask = 16'h5155;
defparam \tiny_cpu|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N18
cycloneii_lcell_comb \tiny_cpu|Selector1~1 (
// Equation(s):
// \tiny_cpu|Selector1~1_combout  = \tiny_cpu|Mux17~0_combout  & \tiny_cpu|state [2] & (\tiny_cpu|state [1] $ \tiny_cpu|state [0]) # !\tiny_cpu|Mux17~0_combout  & !\tiny_cpu|state [1] & \tiny_cpu|state [0]

	.dataa(\tiny_cpu|state [1]),
	.datab(\tiny_cpu|state [0]),
	.datac(\tiny_cpu|Mux17~0_combout ),
	.datad(\tiny_cpu|state [2]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector1~1 .lut_mask = 16'h6404;
defparam \tiny_cpu|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y12_N28
cycloneii_lcell_comb \tiny_cpu|Selector1~4 (
// Equation(s):
// \tiny_cpu|Selector1~4_combout  = \tiny_cpu|Selector1~0_combout  & (\tiny_cpu|Selector1~3_combout  # \tiny_cpu|Selector1~2_combout  & \tiny_cpu|Selector1~1_combout ) # !\tiny_cpu|Selector1~0_combout  & (\tiny_cpu|Selector1~2_combout  & 
// \tiny_cpu|Selector1~1_combout )

	.dataa(\tiny_cpu|Selector1~0_combout ),
	.datab(\tiny_cpu|Selector1~3_combout ),
	.datac(\tiny_cpu|Selector1~2_combout ),
	.datad(\tiny_cpu|Selector1~1_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector1~4 .lut_mask = 16'hF888;
defparam \tiny_cpu|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X20_Y12_N29
cycloneii_lcell_ff \tiny_cpu|state[1] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector1~4_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|state [1]));

// atom is at LCCOMB_X21_Y16_N30
cycloneii_lcell_comb \tiny_cpu|Selector25~0 (
// Equation(s):
// \tiny_cpu|Selector25~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [1]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [1]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector25~0 .lut_mask = 16'hCC00;
defparam \tiny_cpu|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y12_N26
cycloneii_lcell_comb \tiny_cpu|out[1]~0 (
// Equation(s):
// \tiny_cpu|out[1]~0_combout  = !\tiny_cpu|state [2] & \tiny_cpu|register_A[15]~66_combout  & (\tiny_cpu|state[3]~10_combout  $ !\tiny_cpu|state [1])

	.dataa(\tiny_cpu|state[3]~10_combout ),
	.datab(\tiny_cpu|state [2]),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A[15]~66_combout ),
	.cin(gnd),
	.combout(\tiny_cpu|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|out[1]~0 .lut_mask = 16'h2100;
defparam \tiny_cpu|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X21_Y16_N31
cycloneii_lcell_ff \tiny_cpu|out[1] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector25~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [1]));

// atom is at PIN_L21
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_M22
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_L22
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N18
cycloneii_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = \SW~combout [2] & \SW~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~3 .lut_mask = 16'hF000;
defparam \Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N10
cycloneii_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = \Mux8~3_combout  & (\tiny_cpu|out [1] & \SW~combout [1]) # !\Mux8~3_combout  & \Mux14~2_combout 

	.dataa(\Mux14~2_combout ),
	.datab(\tiny_cpu|out [1]),
	.datac(\SW~combout [1]),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~3 .lut_mask = 16'hC0AA;
defparam \Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N28
cycloneii_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = \SW~combout [2] # \SW~combout [0] & \SW~combout [1]

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~2 .lut_mask = 16'hFCCC;
defparam \Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N2
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = \SW~combout [2] # !\SW~combout [0] & \SW~combout [1]

	.dataa(vcc),
	.datab(\SW~combout [2]),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hCFCC;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N30
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = \Mux8~2_combout  & (\Mux13~0_combout  # !\Mux8~1_combout ) # !\Mux8~2_combout  & (\tiny_cpu|program_counter [2] & \Mux8~1_combout )

	.dataa(\Mux13~0_combout ),
	.datab(\Mux8~2_combout ),
	.datac(\tiny_cpu|program_counter [2]),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hB8CC;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N10
cycloneii_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = \Mux8~0_combout  & (\Mux13~1_combout  & (\tiny_cpu|instruction_register [2]) # !\Mux13~1_combout  & \tiny_cpu|register_A [2]) # !\Mux8~0_combout  & \Mux13~1_combout 

	.dataa(\Mux8~0_combout ),
	.datab(\Mux13~1_combout ),
	.datac(\tiny_cpu|register_A [2]),
	.datad(\tiny_cpu|instruction_register [2]),
	.cin(gnd),
	.combout(\Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~2 .lut_mask = 16'hEC64;
defparam \Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N28
cycloneii_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = \Mux8~3_combout  & \tiny_cpu|out [2] & \SW~combout [1] # !\Mux8~3_combout  & (\Mux13~2_combout )

	.dataa(\tiny_cpu|out [2]),
	.datab(\SW~combout [1]),
	.datac(\Mux8~3_combout ),
	.datad(\Mux13~2_combout ),
	.cin(gnd),
	.combout(\Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~3 .lut_mask = 16'h8F80;
defparam \Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N20
cycloneii_lcell_comb \tiny_cpu|Selector23~0 (
// Equation(s):
// \tiny_cpu|Selector23~0_combout  = \tiny_cpu|register_A [3] & \tiny_cpu|state [1]

	.dataa(\tiny_cpu|register_A [3]),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector23~0 .lut_mask = 16'hA0A0;
defparam \tiny_cpu|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y12_N21
cycloneii_lcell_ff \tiny_cpu|out[3] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector23~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [3]));

// atom is at LCCOMB_X21_Y16_N14
cycloneii_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = \Mux8~3_combout  & (\tiny_cpu|out [3] # !\SW~combout [1]) # !\Mux8~3_combout  & \Mux12~2_combout 

	.dataa(\Mux12~2_combout ),
	.datab(\SW~combout [1]),
	.datac(\Mux8~3_combout ),
	.datad(\tiny_cpu|out [3]),
	.cin(gnd),
	.combout(\Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~3 .lut_mask = 16'hFA3A;
defparam \Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N16
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = !\SW~combout [2] & \SW~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'h0F00;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N26
cycloneii_lcell_comb \Mux15~2 (
// Equation(s):
// \Mux15~2_combout  = \Mux15~1_combout  & (\tiny_cpu|instruction_register [0] # !\Mux8~0_combout ) # !\Mux15~1_combout  & (\tiny_cpu|register_A [0] & \Mux8~0_combout )

	.dataa(\Mux15~1_combout ),
	.datab(\tiny_cpu|instruction_register [0]),
	.datac(\tiny_cpu|register_A [0]),
	.datad(\Mux8~0_combout ),
	.cin(gnd),
	.combout(\Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~2 .lut_mask = 16'hD8AA;
defparam \Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N12
cycloneii_lcell_comb \Mux15~3 (
// Equation(s):
// \Mux15~3_combout  = \Mux8~3_combout  & \tiny_cpu|out [0] & (\SW~combout [1]) # !\Mux8~3_combout  & (\Mux15~2_combout )

	.dataa(\tiny_cpu|out [0]),
	.datab(\Mux15~2_combout ),
	.datac(\SW~combout [1]),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~3 .lut_mask = 16'hA0CC;
defparam \Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N0
cycloneii_lcell_comb \d0|WideOr6~0 (
// Equation(s):
// \d0|WideOr6~0_combout  = \Mux13~3_combout  & !\Mux14~3_combout  & (\Mux12~3_combout  $ !\Mux15~3_combout ) # !\Mux13~3_combout  & \Mux15~3_combout  & (\Mux14~3_combout  $ !\Mux12~3_combout )

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr6~0 .lut_mask = 16'h6104;
defparam \d0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N2
cycloneii_lcell_comb \d0|WideOr5~0 (
// Equation(s):
// \d0|WideOr5~0_combout  = \Mux14~3_combout  & (\Mux15~3_combout  & (\Mux12~3_combout ) # !\Mux15~3_combout  & \Mux13~3_combout ) # !\Mux14~3_combout  & \Mux13~3_combout  & (\Mux12~3_combout  $ \Mux15~3_combout )

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr5~0 .lut_mask = 16'hA4C8;
defparam \d0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N20
cycloneii_lcell_comb \d0|WideOr4~0 (
// Equation(s):
// \d0|WideOr4~0_combout  = \Mux13~3_combout  & \Mux12~3_combout  & (\Mux14~3_combout  # !\Mux15~3_combout ) # !\Mux13~3_combout  & \Mux14~3_combout  & !\Mux12~3_combout  & !\Mux15~3_combout 

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr4~0 .lut_mask = 16'h80C2;
defparam \d0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N6
cycloneii_lcell_comb \d0|WideOr3~0 (
// Equation(s):
// \d0|WideOr3~0_combout  = \Mux14~3_combout  & (\Mux13~3_combout  & (\Mux15~3_combout ) # !\Mux13~3_combout  & \Mux12~3_combout  & !\Mux15~3_combout ) # !\Mux14~3_combout  & !\Mux12~3_combout  & (\Mux13~3_combout  $ \Mux15~3_combout )

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr3~0 .lut_mask = 16'h8924;
defparam \d0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N8
cycloneii_lcell_comb \d0|WideOr2~0 (
// Equation(s):
// \d0|WideOr2~0_combout  = \Mux14~3_combout  & (!\Mux12~3_combout  & \Mux15~3_combout ) # !\Mux14~3_combout  & (\Mux13~3_combout  & !\Mux12~3_combout  # !\Mux13~3_combout  & (\Mux15~3_combout ))

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr2~0 .lut_mask = 16'h1F04;
defparam \d0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N18
cycloneii_lcell_comb \d0|WideOr1~0 (
// Equation(s):
// \d0|WideOr1~0_combout  = \Mux14~3_combout  & !\Mux12~3_combout  & (\Mux15~3_combout  # !\Mux13~3_combout ) # !\Mux14~3_combout  & \Mux15~3_combout  & (\Mux13~3_combout  $ !\Mux12~3_combout )

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr1~0 .lut_mask = 16'h4B02;
defparam \d0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X21_Y16_N4
cycloneii_lcell_comb \d0|WideOr0~0 (
// Equation(s):
// \d0|WideOr0~0_combout  = \Mux15~3_combout  & (\Mux12~3_combout  # \Mux14~3_combout  $ \Mux13~3_combout ) # !\Mux15~3_combout  & (\Mux14~3_combout  # \Mux13~3_combout  $ \Mux12~3_combout )

	.dataa(\Mux14~3_combout ),
	.datab(\Mux13~3_combout ),
	.datac(\Mux12~3_combout ),
	.datad(\Mux15~3_combout ),
	.cin(gnd),
	.combout(\d0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d0|WideOr0~0 .lut_mask = 16'hF6BE;
defparam \d0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N26
cycloneii_lcell_comb \tiny_cpu|Selector20~0 (
// Equation(s):
// \tiny_cpu|Selector20~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector20~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y12_N27
cycloneii_lcell_ff \tiny_cpu|out[6] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [6]));

// atom is at LCCOMB_X19_Y15_N16
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [6] # \SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [6]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hFFF0;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N20
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = \Mux8~1_combout  & (\Mux8~2_combout  & (\Mux9~0_combout ) # !\Mux8~2_combout  & \tiny_cpu|program_counter [6]) # !\Mux8~1_combout  & (!\Mux8~2_combout )

	.dataa(\Mux8~1_combout ),
	.datab(\tiny_cpu|program_counter [6]),
	.datac(\Mux9~0_combout ),
	.datad(\Mux8~2_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hA0DD;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y15_N22
cycloneii_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = \Mux8~0_combout  & (\Mux9~1_combout  & (\tiny_cpu|register_A [6]) # !\Mux9~1_combout  & \tiny_cpu|instruction_register [6]) # !\Mux8~0_combout  & \Mux9~1_combout 

	.dataa(\Mux8~0_combout ),
	.datab(\Mux9~1_combout ),
	.datac(\tiny_cpu|instruction_register [6]),
	.datad(\tiny_cpu|register_A [6]),
	.cin(gnd),
	.combout(\Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~2 .lut_mask = 16'hEC64;
defparam \Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N12
cycloneii_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = \Mux8~3_combout  & (\tiny_cpu|out [6] # !\SW~combout [1]) # !\Mux8~3_combout  & (\Mux9~2_combout )

	.dataa(\Mux8~3_combout ),
	.datab(\tiny_cpu|out [6]),
	.datac(\SW~combout [1]),
	.datad(\Mux9~2_combout ),
	.cin(gnd),
	.combout(\Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~3 .lut_mask = 16'hDF8A;
defparam \Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N24
cycloneii_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = !\SW~combout [1] & \tiny_cpu|RAM|auto_generated|q_a [7]

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~4 .lut_mask = 16'h5050;
defparam \Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N28
cycloneii_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = \Mux8~2_combout  & (\Mux8~4_combout  # !\Mux8~1_combout ) # !\Mux8~2_combout  & (\tiny_cpu|program_counter [7] & \Mux8~1_combout )

	.dataa(\Mux8~2_combout ),
	.datab(\Mux8~4_combout ),
	.datac(\tiny_cpu|program_counter [7]),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~5 .lut_mask = 16'hD8AA;
defparam \Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y14_N22
cycloneii_lcell_comb \Mux8~6 (
// Equation(s):
// \Mux8~6_combout  = \Mux8~0_combout  & (\Mux8~5_combout  & \tiny_cpu|instruction_register [7] # !\Mux8~5_combout  & (\tiny_cpu|register_A [7])) # !\Mux8~0_combout  & \Mux8~5_combout 

	.dataa(\Mux8~0_combout ),
	.datab(\Mux8~5_combout ),
	.datac(\tiny_cpu|instruction_register [7]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~6 .lut_mask = 16'hE6C4;
defparam \Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N30
cycloneii_lcell_comb \tiny_cpu|Selector19~0 (
// Equation(s):
// \tiny_cpu|Selector19~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [7]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector19~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y12_N31
cycloneii_lcell_ff \tiny_cpu|out[7] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [7]));

// atom is at LCCOMB_X18_Y12_N16
cycloneii_lcell_comb \Mux8~7 (
// Equation(s):
// \Mux8~7_combout  = \Mux8~3_combout  & (\SW~combout [1] & \tiny_cpu|out [7]) # !\Mux8~3_combout  & \Mux8~6_combout 

	.dataa(\Mux8~3_combout ),
	.datab(\Mux8~6_combout ),
	.datac(\SW~combout [1]),
	.datad(\tiny_cpu|out [7]),
	.cin(gnd),
	.combout(\Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~7 .lut_mask = 16'hE444;
defparam \Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N0
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [5] # \SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [5]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hFFF0;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N28
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = \Mux8~2_combout  & (\Mux8~1_combout  & \Mux10~0_combout ) # !\Mux8~2_combout  & (\tiny_cpu|program_counter [5] # !\Mux8~1_combout )

	.dataa(\tiny_cpu|program_counter [5]),
	.datab(\Mux8~2_combout ),
	.datac(\Mux8~1_combout ),
	.datad(\Mux10~0_combout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hE323;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y15_N22
cycloneii_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = \Mux8~0_combout  & (\Mux10~1_combout  & \tiny_cpu|register_A [5] # !\Mux10~1_combout  & (\tiny_cpu|instruction_register [5])) # !\Mux8~0_combout  & (\Mux10~1_combout )

	.dataa(\tiny_cpu|register_A [5]),
	.datab(\Mux8~0_combout ),
	.datac(\tiny_cpu|instruction_register [5]),
	.datad(\Mux10~1_combout ),
	.cin(gnd),
	.combout(\Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~2 .lut_mask = 16'hBBC0;
defparam \Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N8
cycloneii_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = \Mux8~3_combout  & (\tiny_cpu|out [5] # !\SW~combout [1]) # !\Mux8~3_combout  & (\Mux10~2_combout )

	.dataa(\tiny_cpu|out [5]),
	.datab(\Mux10~2_combout ),
	.datac(\SW~combout [1]),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~3 .lut_mask = 16'hAFCC;
defparam \Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N20
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = \tiny_cpu|RAM|auto_generated|q_a [4] & !\SW~combout [1]

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'h00AA;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y12_N14
cycloneii_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = \Mux8~2_combout  & (\Mux11~0_combout  # !\Mux8~1_combout ) # !\Mux8~2_combout  & \tiny_cpu|program_counter [4] & (\Mux8~1_combout )

	.dataa(\tiny_cpu|program_counter [4]),
	.datab(\Mux8~2_combout ),
	.datac(\Mux11~0_combout ),
	.datad(\Mux8~1_combout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hE2CC;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N2
cycloneii_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = \Mux8~0_combout  & (\Mux11~1_combout  & (\tiny_cpu|instruction_register [4]) # !\Mux11~1_combout  & \tiny_cpu|register_A [4]) # !\Mux8~0_combout  & \Mux11~1_combout 

	.dataa(\Mux8~0_combout ),
	.datab(\Mux11~1_combout ),
	.datac(\tiny_cpu|register_A [4]),
	.datad(\tiny_cpu|instruction_register [4]),
	.cin(gnd),
	.combout(\Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~2 .lut_mask = 16'hEC64;
defparam \Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y12_N4
cycloneii_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = \Mux8~3_combout  & \tiny_cpu|out [4] & (\SW~combout [1]) # !\Mux8~3_combout  & (\Mux11~2_combout )

	.dataa(\tiny_cpu|out [4]),
	.datab(\Mux11~2_combout ),
	.datac(\SW~combout [1]),
	.datad(\Mux8~3_combout ),
	.cin(gnd),
	.combout(\Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~3 .lut_mask = 16'hA0CC;
defparam \Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N16
cycloneii_lcell_comb \d1|WideOr6~0 (
// Equation(s):
// \d1|WideOr6~0_combout  = \Mux9~3_combout  & !\Mux10~3_combout  & (\Mux8~7_combout  $ !\Mux11~3_combout ) # !\Mux9~3_combout  & \Mux11~3_combout  & (\Mux8~7_combout  $ !\Mux10~3_combout )

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr6~0 .lut_mask = 16'h4902;
defparam \d1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N2
cycloneii_lcell_comb \d1|WideOr5~0 (
// Equation(s):
// \d1|WideOr5~0_combout  = \Mux8~7_combout  & (\Mux11~3_combout  & (\Mux10~3_combout ) # !\Mux11~3_combout  & \Mux9~3_combout ) # !\Mux8~7_combout  & \Mux9~3_combout  & (\Mux10~3_combout  $ \Mux11~3_combout )

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr5~0 .lut_mask = 16'hC2A8;
defparam \d1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N12
cycloneii_lcell_comb \d1|WideOr4~0 (
// Equation(s):
// \d1|WideOr4~0_combout  = \Mux9~3_combout  & \Mux8~7_combout  & (\Mux10~3_combout  # !\Mux11~3_combout ) # !\Mux9~3_combout  & !\Mux8~7_combout  & \Mux10~3_combout  & !\Mux11~3_combout 

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr4~0 .lut_mask = 16'h8098;
defparam \d1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N6
cycloneii_lcell_comb \d1|WideOr3~0 (
// Equation(s):
// \d1|WideOr3~0_combout  = \Mux10~3_combout  & (\Mux9~3_combout  & (\Mux11~3_combout ) # !\Mux9~3_combout  & \Mux8~7_combout  & !\Mux11~3_combout ) # !\Mux10~3_combout  & !\Mux8~7_combout  & (\Mux9~3_combout  $ \Mux11~3_combout )

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr3~0 .lut_mask = 16'hA142;
defparam \d1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N0
cycloneii_lcell_comb \d1|WideOr2~0 (
// Equation(s):
// \d1|WideOr2~0_combout  = \Mux10~3_combout  & (!\Mux8~7_combout  & \Mux11~3_combout ) # !\Mux10~3_combout  & (\Mux9~3_combout  & !\Mux8~7_combout  # !\Mux9~3_combout  & (\Mux11~3_combout ))

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr2~0 .lut_mask = 16'h3702;
defparam \d1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N10
cycloneii_lcell_comb \d1|WideOr1~0 (
// Equation(s):
// \d1|WideOr1~0_combout  = \Mux9~3_combout  & \Mux11~3_combout  & (\Mux8~7_combout  $ \Mux10~3_combout ) # !\Mux9~3_combout  & !\Mux8~7_combout  & (\Mux10~3_combout  # \Mux11~3_combout )

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr1~0 .lut_mask = 16'h3910;
defparam \d1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X6_Y12_N4
cycloneii_lcell_comb \d1|WideOr0~0 (
// Equation(s):
// \d1|WideOr0~0_combout  = \Mux11~3_combout  & (\Mux8~7_combout  # \Mux9~3_combout  $ \Mux10~3_combout ) # !\Mux11~3_combout  & (\Mux10~3_combout  # \Mux9~3_combout  $ \Mux8~7_combout )

	.dataa(\Mux9~3_combout ),
	.datab(\Mux8~7_combout ),
	.datac(\Mux10~3_combout ),
	.datad(\Mux11~3_combout ),
	.cin(gnd),
	.combout(\d1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d1|WideOr0~0 .lut_mask = 16'hDEF6;
defparam \d1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N24
cycloneii_lcell_comb \tiny_cpu|Selector18~0 (
// Equation(s):
// \tiny_cpu|Selector18~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [8]

	.dataa(vcc),
	.datab(\tiny_cpu|state [1]),
	.datac(vcc),
	.datad(\tiny_cpu|register_A [8]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector18~0 .lut_mask = 16'hCC00;
defparam \tiny_cpu|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X18_Y16_N25
cycloneii_lcell_ff \tiny_cpu|out[8] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [8]));

// atom is at LCCOMB_X18_Y16_N2
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = \tiny_cpu|out [8] & \SW~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|out [8]),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hF000;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N28
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = \SW~combout [2] & (\SW~combout [0] # !\SW~combout [1])

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\SW~combout [0]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hF500;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N8
cycloneii_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = \Mux7~1_combout  & (\Mux7~0_combout  # !\Mux4~0_combout ) # !\Mux7~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [8] & \Mux4~0_combout )

	.dataa(\Mux7~1_combout ),
	.datab(\Mux7~0_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [8]),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hD8AA;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N26
cycloneii_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = \Mux7~2_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\Mux7~2_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hF0A0;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N6
cycloneii_lcell_comb \tiny_cpu|Selector15~0 (
// Equation(s):
// \tiny_cpu|Selector15~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [11]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector15~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N7
cycloneii_lcell_ff \tiny_cpu|out[11] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [11]));

// atom is at LCCOMB_X19_Y16_N0
cycloneii_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = \SW~combout [1] & \tiny_cpu|out [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\tiny_cpu|out [11]),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hF000;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N12
cycloneii_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = \Mux4~3_combout  & (\Mux4~2_combout  # !\Mux4~0_combout ) # !\Mux4~3_combout  & \Mux4~0_combout  & \tiny_cpu|RAM|auto_generated|q_a [11]

	.dataa(\Mux4~3_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [11]),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hEA62;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N6
cycloneii_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = \Mux4~4_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\Mux4~4_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hF0A0;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N12
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = \SW~combout [2] & (\SW~combout [0]) # !\SW~combout [2] & \SW~combout [1]

	.dataa(\SW~combout [1]),
	.datab(vcc),
	.datac(\SW~combout [2]),
	.datad(\SW~combout [0]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hFA0A;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N22
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = \Mux4~1_combout  & (\tiny_cpu|instruction_register [9] & !\SW~combout [2]) # !\Mux4~1_combout  & (\tiny_cpu|register_A [9] # \SW~combout [2])

	.dataa(\tiny_cpu|register_A [9]),
	.datab(\Mux4~1_combout ),
	.datac(\tiny_cpu|instruction_register [9]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'h33E2;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N16
cycloneii_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = \Mux6~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [9] # !\Mux4~0_combout ) # !\Mux6~1_combout  & \Mux6~0_combout  & (\Mux4~0_combout )

	.dataa(\Mux6~0_combout ),
	.datab(\tiny_cpu|RAM|auto_generated|q_a [9]),
	.datac(\Mux6~1_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hCAF0;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N18
cycloneii_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = \SW~combout [0] & (\Mux6~2_combout ) # !\SW~combout [0] & (\SW~combout [2] & \Mux6~2_combout  # !\SW~combout [2] & (!\SW~combout [1]))

	.dataa(\SW~combout [0]),
	.datab(\SW~combout [2]),
	.datac(\Mux6~2_combout ),
	.datad(\SW~combout [1]),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hE0F1;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N18
cycloneii_lcell_comb \tiny_cpu|Selector16~0 (
// Equation(s):
// \tiny_cpu|Selector16~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [10]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector16~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N19
cycloneii_lcell_ff \tiny_cpu|out[10] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [10]));

// atom is at LCCOMB_X19_Y16_N4
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = \SW~combout [1] & \tiny_cpu|out [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\tiny_cpu|out [10]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hF000;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N22
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = \Mux4~1_combout  & (\SW~combout [2] # \tiny_cpu|instruction_register [10]) # !\Mux4~1_combout  & \tiny_cpu|register_A [10] & !\SW~combout [2]

	.dataa(\Mux4~1_combout ),
	.datab(\tiny_cpu|register_A [10]),
	.datac(\SW~combout [2]),
	.datad(\tiny_cpu|instruction_register [10]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hAEA4;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N24
cycloneii_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = \Mux4~0_combout  & (\Mux5~1_combout  & (\Mux5~0_combout ) # !\Mux5~1_combout  & \tiny_cpu|RAM|auto_generated|q_a [10]) # !\Mux4~0_combout  & (\Mux5~1_combout )

	.dataa(\tiny_cpu|RAM|auto_generated|q_a [10]),
	.datab(\Mux4~0_combout ),
	.datac(\Mux5~0_combout ),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hF388;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X18_Y16_N4
cycloneii_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = \Mux5~2_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(\SW~combout [0]),
	.datab(vcc),
	.datac(\Mux5~2_combout ),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hF0A0;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N24
cycloneii_lcell_comb \d2|WideOr6~0 (
// Equation(s):
// \d2|WideOr6~0_combout  = \Mux4~5_combout  & \Mux7~3_combout  & (\Mux6~3_combout  $ \Mux5~3_combout ) # !\Mux4~5_combout  & !\Mux6~3_combout  & (\Mux7~3_combout  $ \Mux5~3_combout )

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr6~0 .lut_mask = 16'h0982;
defparam \d2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N26
cycloneii_lcell_comb \d2|WideOr5~0 (
// Equation(s):
// \d2|WideOr5~0_combout  = \Mux4~5_combout  & (\Mux7~3_combout  & \Mux6~3_combout  # !\Mux7~3_combout  & (\Mux5~3_combout )) # !\Mux4~5_combout  & \Mux5~3_combout  & (\Mux7~3_combout  $ \Mux6~3_combout )

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr5~0 .lut_mask = 16'hD680;
defparam \d2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N28
cycloneii_lcell_comb \d2|WideOr4~0 (
// Equation(s):
// \d2|WideOr4~0_combout  = \Mux4~5_combout  & \Mux5~3_combout  & (\Mux6~3_combout  # !\Mux7~3_combout ) # !\Mux4~5_combout  & !\Mux7~3_combout  & \Mux6~3_combout  & !\Mux5~3_combout 

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr4~0 .lut_mask = 16'hC410;
defparam \d2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N22
cycloneii_lcell_comb \d2|WideOr3~0 (
// Equation(s):
// \d2|WideOr3~0_combout  = \Mux6~3_combout  & (\Mux7~3_combout  & (\Mux5~3_combout ) # !\Mux7~3_combout  & \Mux4~5_combout  & !\Mux5~3_combout ) # !\Mux6~3_combout  & !\Mux4~5_combout  & (\Mux7~3_combout  $ \Mux5~3_combout )

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr3~0 .lut_mask = 16'hA142;
defparam \d2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N8
cycloneii_lcell_comb \d2|WideOr2~0 (
// Equation(s):
// \d2|WideOr2~0_combout  = \Mux6~3_combout  & \Mux7~3_combout  & !\Mux4~5_combout  # !\Mux6~3_combout  & (\Mux5~3_combout  & (!\Mux4~5_combout ) # !\Mux5~3_combout  & \Mux7~3_combout )

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr2~0 .lut_mask = 16'h232A;
defparam \d2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N10
cycloneii_lcell_comb \d2|WideOr1~0 (
// Equation(s):
// \d2|WideOr1~0_combout  = \Mux7~3_combout  & (\Mux4~5_combout  $ (\Mux6~3_combout  # !\Mux5~3_combout )) # !\Mux7~3_combout  & !\Mux4~5_combout  & \Mux6~3_combout  & !\Mux5~3_combout 

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr1~0 .lut_mask = 16'h2832;
defparam \d2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X1_Y24_N12
cycloneii_lcell_comb \d2|WideOr0~0 (
// Equation(s):
// \d2|WideOr0~0_combout  = \Mux7~3_combout  & (\Mux4~5_combout  # \Mux6~3_combout  $ \Mux5~3_combout ) # !\Mux7~3_combout  & (\Mux6~3_combout  # \Mux4~5_combout  $ \Mux5~3_combout )

	.dataa(\Mux7~3_combout ),
	.datab(\Mux4~5_combout ),
	.datac(\Mux6~3_combout ),
	.datad(\Mux5~3_combout ),
	.cin(gnd),
	.combout(\d2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d2|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \d2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N26
cycloneii_lcell_comb \tiny_cpu|Selector13~0 (
// Equation(s):
// \tiny_cpu|Selector13~0_combout  = \tiny_cpu|state [1] & \tiny_cpu|register_A [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(\tiny_cpu|state [1]),
	.datad(\tiny_cpu|register_A [13]),
	.cin(gnd),
	.combout(\tiny_cpu|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector13~0 .lut_mask = 16'hF000;
defparam \tiny_cpu|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N27
cycloneii_lcell_ff \tiny_cpu|out[13] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [13]));

// atom is at LCCOMB_X19_Y16_N20
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = \SW~combout [1] & \tiny_cpu|out [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\tiny_cpu|out [13]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hF000;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N10
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = \Mux4~1_combout  & (\tiny_cpu|instruction_register [13] # \SW~combout [2]) # !\Mux4~1_combout  & \tiny_cpu|register_A [13] & (!\SW~combout [2])

	.dataa(\Mux4~1_combout ),
	.datab(\tiny_cpu|register_A [13]),
	.datac(\tiny_cpu|instruction_register [13]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hAAE4;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N20
cycloneii_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = \Mux4~0_combout  & (\Mux2~1_combout  & \Mux2~0_combout  # !\Mux2~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [13])) # !\Mux4~0_combout  & (\Mux2~1_combout )

	.dataa(\Mux4~0_combout ),
	.datab(\Mux2~0_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [13]),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hDDA0;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N20
cycloneii_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = \Mux2~2_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [2]),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hFC00;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N8
cycloneii_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = \Mux0~2_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(\Mux0~2_combout ),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hA8A8;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X20_Y16_N4
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = \Mux4~1_combout  & (\tiny_cpu|instruction_register [14] # \SW~combout [2]) # !\Mux4~1_combout  & (\tiny_cpu|register_A [14] & !\SW~combout [2])

	.dataa(\tiny_cpu|instruction_register [14]),
	.datab(\Mux4~1_combout ),
	.datac(\tiny_cpu|register_A [14]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hCCB8;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N2
cycloneii_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = \Mux4~0_combout  & (\Mux1~1_combout  & \Mux1~0_combout  # !\Mux1~1_combout  & (\tiny_cpu|RAM|auto_generated|q_a [14])) # !\Mux4~0_combout  & (\Mux1~1_combout )

	.dataa(\Mux1~0_combout ),
	.datab(\Mux4~0_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\tiny_cpu|RAM|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hBCB0;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N14
cycloneii_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = \Mux1~2_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [2]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hFC00;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X22_Y14_N27
cycloneii_lcell_ff \tiny_cpu|instruction_register[12] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(gnd),
	.sdata(\tiny_cpu|RAM|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tiny_cpu|instruction_register[0]~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|instruction_register [12]));

// atom is at LCCOMB_X22_Y14_N26
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = \Mux4~1_combout  & (\tiny_cpu|instruction_register [12] # \SW~combout [2]) # !\Mux4~1_combout  & \tiny_cpu|register_A [12] & (!\SW~combout [2])

	.dataa(\Mux4~1_combout ),
	.datab(\tiny_cpu|register_A [12]),
	.datac(\tiny_cpu|instruction_register [12]),
	.datad(\SW~combout [2]),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hAAE4;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y16_N30
cycloneii_lcell_comb \tiny_cpu|Selector14~0 (
// Equation(s):
// \tiny_cpu|Selector14~0_combout  = \tiny_cpu|register_A [12] & \tiny_cpu|state [1]

	.dataa(vcc),
	.datab(\tiny_cpu|register_A [12]),
	.datac(\tiny_cpu|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\tiny_cpu|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \tiny_cpu|Selector14~0 .lut_mask = 16'hC0C0;
defparam \tiny_cpu|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCFF_X19_Y16_N31
cycloneii_lcell_ff \tiny_cpu|out[12] (
	.clk(\comb~0clkctrl_outclk ),
	.datain(\tiny_cpu|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [3]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tiny_cpu|out[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\tiny_cpu|out [12]));

// atom is at LCCOMB_X19_Y16_N16
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = \SW~combout [1] & \tiny_cpu|out [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(\SW~combout [1]),
	.datad(\tiny_cpu|out [12]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hF000;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X22_Y14_N4
cycloneii_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = \Mux4~0_combout  & (\Mux3~1_combout  & (\Mux3~0_combout ) # !\Mux3~1_combout  & \tiny_cpu|RAM|auto_generated|q_a [12]) # !\Mux4~0_combout  & \Mux3~1_combout 

	.dataa(\Mux4~0_combout ),
	.datab(\Mux3~1_combout ),
	.datac(\tiny_cpu|RAM|auto_generated|q_a [12]),
	.datad(\Mux3~0_combout ),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hEC64;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N10
cycloneii_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = \Mux3~2_combout  & (\SW~combout [0] # \SW~combout [2])

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\SW~combout [2]),
	.datad(\Mux3~2_combout ),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hFC00;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N26
cycloneii_lcell_comb \d3|WideOr6~0 (
// Equation(s):
// \d3|WideOr6~0_combout  = \Mux0~3_combout  & \Mux3~3_combout  & (\Mux2~3_combout  $ \Mux1~3_combout ) # !\Mux0~3_combout  & !\Mux2~3_combout  & (\Mux1~3_combout  $ \Mux3~3_combout )

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr6~0 .lut_mask = 16'h4910;
defparam \d3|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N4
cycloneii_lcell_comb \d3|WideOr5~0 (
// Equation(s):
// \d3|WideOr5~0_combout  = \Mux2~3_combout  & (\Mux3~3_combout  & \Mux0~3_combout  # !\Mux3~3_combout  & (\Mux1~3_combout )) # !\Mux2~3_combout  & \Mux1~3_combout  & (\Mux0~3_combout  $ \Mux3~3_combout )

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr5~0 .lut_mask = 16'h98E0;
defparam \d3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N6
cycloneii_lcell_comb \d3|WideOr4~0 (
// Equation(s):
// \d3|WideOr4~0_combout  = \Mux0~3_combout  & \Mux1~3_combout  & (\Mux2~3_combout  # !\Mux3~3_combout ) # !\Mux0~3_combout  & \Mux2~3_combout  & !\Mux1~3_combout  & !\Mux3~3_combout 

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr4~0 .lut_mask = 16'h80C2;
defparam \d3|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N0
cycloneii_lcell_comb \d3|WideOr3~0 (
// Equation(s):
// \d3|WideOr3~0_combout  = \Mux2~3_combout  & (\Mux1~3_combout  & (\Mux3~3_combout ) # !\Mux1~3_combout  & \Mux0~3_combout  & !\Mux3~3_combout ) # !\Mux2~3_combout  & !\Mux0~3_combout  & (\Mux1~3_combout  $ \Mux3~3_combout )

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr3~0 .lut_mask = 16'hA118;
defparam \d3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N2
cycloneii_lcell_comb \d3|WideOr2~0 (
// Equation(s):
// \d3|WideOr2~0_combout  = \Mux2~3_combout  & !\Mux0~3_combout  & (\Mux3~3_combout ) # !\Mux2~3_combout  & (\Mux1~3_combout  & !\Mux0~3_combout  # !\Mux1~3_combout  & (\Mux3~3_combout ))

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr2~0 .lut_mask = 16'h3710;
defparam \d3|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N28
cycloneii_lcell_comb \d3|WideOr1~0 (
// Equation(s):
// \d3|WideOr1~0_combout  = \Mux2~3_combout  & !\Mux0~3_combout  & (\Mux3~3_combout  # !\Mux1~3_combout ) # !\Mux2~3_combout  & \Mux3~3_combout  & (\Mux0~3_combout  $ !\Mux1~3_combout )

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr1~0 .lut_mask = 16'h6302;
defparam \d3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at LCCOMB_X19_Y17_N30
cycloneii_lcell_comb \d3|WideOr0~0 (
// Equation(s):
// \d3|WideOr0~0_combout  = \Mux3~3_combout  & (\Mux0~3_combout  # \Mux2~3_combout  $ \Mux1~3_combout ) # !\Mux3~3_combout  & (\Mux2~3_combout  # \Mux0~3_combout  $ \Mux1~3_combout )

	.dataa(\Mux2~3_combout ),
	.datab(\Mux0~3_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\d3|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \d3|WideOr0~0 .lut_mask = 16'hDEBE;
defparam \d3|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// atom is at PIN_G11
cycloneii_io \SD_DAT3~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT3));
// synopsys translate_off
defparam \SD_DAT3~I .input_async_reset = "none";
defparam \SD_DAT3~I .input_power_up = "low";
defparam \SD_DAT3~I .input_register_mode = "none";
defparam \SD_DAT3~I .input_sync_reset = "none";
defparam \SD_DAT3~I .oe_async_reset = "none";
defparam \SD_DAT3~I .oe_power_up = "low";
defparam \SD_DAT3~I .oe_register_mode = "none";
defparam \SD_DAT3~I .oe_sync_reset = "none";
defparam \SD_DAT3~I .open_drain_output = "true";
defparam \SD_DAT3~I .operation_mode = "bidir";
defparam \SD_DAT3~I .output_async_reset = "none";
defparam \SD_DAT3~I .output_power_up = "low";
defparam \SD_DAT3~I .output_register_mode = "none";
defparam \SD_DAT3~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G7
cycloneii_io \SD_CMD~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam \SD_CMD~I .input_async_reset = "none";
defparam \SD_CMD~I .input_power_up = "low";
defparam \SD_CMD~I .input_register_mode = "none";
defparam \SD_CMD~I .input_sync_reset = "none";
defparam \SD_CMD~I .oe_async_reset = "none";
defparam \SD_CMD~I .oe_power_up = "low";
defparam \SD_CMD~I .oe_register_mode = "none";
defparam \SD_CMD~I .oe_sync_reset = "none";
defparam \SD_CMD~I .open_drain_output = "true";
defparam \SD_CMD~I .operation_mode = "bidir";
defparam \SD_CMD~I .output_async_reset = "none";
defparam \SD_CMD~I .output_power_up = "low";
defparam \SD_CMD~I .output_register_mode = "none";
defparam \SD_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U1
cycloneii_io \DRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .open_drain_output = "true";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U2
cycloneii_io \DRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .open_drain_output = "true";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V1
cycloneii_io \DRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .open_drain_output = "true";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V2
cycloneii_io \DRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .open_drain_output = "true";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W1
cycloneii_io \DRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .open_drain_output = "true";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W2
cycloneii_io \DRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .open_drain_output = "true";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y1
cycloneii_io \DRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .open_drain_output = "true";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y2
cycloneii_io \DRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .open_drain_output = "true";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N1
cycloneii_io \DRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N2
cycloneii_io \DRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P1
cycloneii_io \DRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P2
cycloneii_io \DRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R1
cycloneii_io \DRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R2
cycloneii_io \DRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T1
cycloneii_io \DRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T2
cycloneii_io \DRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB16
cycloneii_io \FL_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam \FL_DQ[0]~I .input_async_reset = "none";
defparam \FL_DQ[0]~I .input_power_up = "low";
defparam \FL_DQ[0]~I .input_register_mode = "none";
defparam \FL_DQ[0]~I .input_sync_reset = "none";
defparam \FL_DQ[0]~I .oe_async_reset = "none";
defparam \FL_DQ[0]~I .oe_power_up = "low";
defparam \FL_DQ[0]~I .oe_register_mode = "none";
defparam \FL_DQ[0]~I .oe_sync_reset = "none";
defparam \FL_DQ[0]~I .open_drain_output = "true";
defparam \FL_DQ[0]~I .operation_mode = "bidir";
defparam \FL_DQ[0]~I .output_async_reset = "none";
defparam \FL_DQ[0]~I .output_power_up = "low";
defparam \FL_DQ[0]~I .output_register_mode = "none";
defparam \FL_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA16
cycloneii_io \FL_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam \FL_DQ[1]~I .input_async_reset = "none";
defparam \FL_DQ[1]~I .input_power_up = "low";
defparam \FL_DQ[1]~I .input_register_mode = "none";
defparam \FL_DQ[1]~I .input_sync_reset = "none";
defparam \FL_DQ[1]~I .oe_async_reset = "none";
defparam \FL_DQ[1]~I .oe_power_up = "low";
defparam \FL_DQ[1]~I .oe_register_mode = "none";
defparam \FL_DQ[1]~I .oe_sync_reset = "none";
defparam \FL_DQ[1]~I .open_drain_output = "true";
defparam \FL_DQ[1]~I .operation_mode = "bidir";
defparam \FL_DQ[1]~I .output_async_reset = "none";
defparam \FL_DQ[1]~I .output_power_up = "low";
defparam \FL_DQ[1]~I .output_register_mode = "none";
defparam \FL_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB17
cycloneii_io \FL_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam \FL_DQ[2]~I .input_async_reset = "none";
defparam \FL_DQ[2]~I .input_power_up = "low";
defparam \FL_DQ[2]~I .input_register_mode = "none";
defparam \FL_DQ[2]~I .input_sync_reset = "none";
defparam \FL_DQ[2]~I .oe_async_reset = "none";
defparam \FL_DQ[2]~I .oe_power_up = "low";
defparam \FL_DQ[2]~I .oe_register_mode = "none";
defparam \FL_DQ[2]~I .oe_sync_reset = "none";
defparam \FL_DQ[2]~I .open_drain_output = "true";
defparam \FL_DQ[2]~I .operation_mode = "bidir";
defparam \FL_DQ[2]~I .output_async_reset = "none";
defparam \FL_DQ[2]~I .output_power_up = "low";
defparam \FL_DQ[2]~I .output_register_mode = "none";
defparam \FL_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA17
cycloneii_io \FL_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam \FL_DQ[3]~I .input_async_reset = "none";
defparam \FL_DQ[3]~I .input_power_up = "low";
defparam \FL_DQ[3]~I .input_register_mode = "none";
defparam \FL_DQ[3]~I .input_sync_reset = "none";
defparam \FL_DQ[3]~I .oe_async_reset = "none";
defparam \FL_DQ[3]~I .oe_power_up = "low";
defparam \FL_DQ[3]~I .oe_register_mode = "none";
defparam \FL_DQ[3]~I .oe_sync_reset = "none";
defparam \FL_DQ[3]~I .open_drain_output = "true";
defparam \FL_DQ[3]~I .operation_mode = "bidir";
defparam \FL_DQ[3]~I .output_async_reset = "none";
defparam \FL_DQ[3]~I .output_power_up = "low";
defparam \FL_DQ[3]~I .output_register_mode = "none";
defparam \FL_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB18
cycloneii_io \FL_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam \FL_DQ[4]~I .input_async_reset = "none";
defparam \FL_DQ[4]~I .input_power_up = "low";
defparam \FL_DQ[4]~I .input_register_mode = "none";
defparam \FL_DQ[4]~I .input_sync_reset = "none";
defparam \FL_DQ[4]~I .oe_async_reset = "none";
defparam \FL_DQ[4]~I .oe_power_up = "low";
defparam \FL_DQ[4]~I .oe_register_mode = "none";
defparam \FL_DQ[4]~I .oe_sync_reset = "none";
defparam \FL_DQ[4]~I .open_drain_output = "true";
defparam \FL_DQ[4]~I .operation_mode = "bidir";
defparam \FL_DQ[4]~I .output_async_reset = "none";
defparam \FL_DQ[4]~I .output_power_up = "low";
defparam \FL_DQ[4]~I .output_register_mode = "none";
defparam \FL_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA18
cycloneii_io \FL_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam \FL_DQ[5]~I .input_async_reset = "none";
defparam \FL_DQ[5]~I .input_power_up = "low";
defparam \FL_DQ[5]~I .input_register_mode = "none";
defparam \FL_DQ[5]~I .input_sync_reset = "none";
defparam \FL_DQ[5]~I .oe_async_reset = "none";
defparam \FL_DQ[5]~I .oe_power_up = "low";
defparam \FL_DQ[5]~I .oe_register_mode = "none";
defparam \FL_DQ[5]~I .oe_sync_reset = "none";
defparam \FL_DQ[5]~I .open_drain_output = "true";
defparam \FL_DQ[5]~I .operation_mode = "bidir";
defparam \FL_DQ[5]~I .output_async_reset = "none";
defparam \FL_DQ[5]~I .output_power_up = "low";
defparam \FL_DQ[5]~I .output_register_mode = "none";
defparam \FL_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB19
cycloneii_io \FL_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam \FL_DQ[6]~I .input_async_reset = "none";
defparam \FL_DQ[6]~I .input_power_up = "low";
defparam \FL_DQ[6]~I .input_register_mode = "none";
defparam \FL_DQ[6]~I .input_sync_reset = "none";
defparam \FL_DQ[6]~I .oe_async_reset = "none";
defparam \FL_DQ[6]~I .oe_power_up = "low";
defparam \FL_DQ[6]~I .oe_register_mode = "none";
defparam \FL_DQ[6]~I .oe_sync_reset = "none";
defparam \FL_DQ[6]~I .open_drain_output = "true";
defparam \FL_DQ[6]~I .operation_mode = "bidir";
defparam \FL_DQ[6]~I .output_async_reset = "none";
defparam \FL_DQ[6]~I .output_power_up = "low";
defparam \FL_DQ[6]~I .output_register_mode = "none";
defparam \FL_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA19
cycloneii_io \FL_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam \FL_DQ[7]~I .input_async_reset = "none";
defparam \FL_DQ[7]~I .input_power_up = "low";
defparam \FL_DQ[7]~I .input_register_mode = "none";
defparam \FL_DQ[7]~I .input_sync_reset = "none";
defparam \FL_DQ[7]~I .oe_async_reset = "none";
defparam \FL_DQ[7]~I .oe_power_up = "low";
defparam \FL_DQ[7]~I .oe_register_mode = "none";
defparam \FL_DQ[7]~I .oe_sync_reset = "none";
defparam \FL_DQ[7]~I .open_drain_output = "true";
defparam \FL_DQ[7]~I .operation_mode = "bidir";
defparam \FL_DQ[7]~I .output_async_reset = "none";
defparam \FL_DQ[7]~I .output_power_up = "low";
defparam \FL_DQ[7]~I .output_register_mode = "none";
defparam \FL_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA6
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB6
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA7
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB7
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA8
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB8
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA9
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB9
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y9
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W9
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V9
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U9
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R9
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W8
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V8
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U8
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H7
cycloneii_io \SD_DAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT));
// synopsys translate_off
defparam \SD_DAT~I .input_async_reset = "none";
defparam \SD_DAT~I .input_power_up = "low";
defparam \SD_DAT~I .input_register_mode = "none";
defparam \SD_DAT~I .input_sync_reset = "none";
defparam \SD_DAT~I .oe_async_reset = "none";
defparam \SD_DAT~I .oe_power_up = "low";
defparam \SD_DAT~I .oe_register_mode = "none";
defparam \SD_DAT~I .oe_sync_reset = "none";
defparam \SD_DAT~I .open_drain_output = "true";
defparam \SD_DAT~I .operation_mode = "bidir";
defparam \SD_DAT~I .output_async_reset = "none";
defparam \SD_DAT~I .output_power_up = "low";
defparam \SD_DAT~I .output_register_mode = "none";
defparam \SD_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B3
cycloneii_io \I2C_SDAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A6
cycloneii_io \AUD_ADCLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .open_drain_output = "true";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A5
cycloneii_io \AUD_DACLRCK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .open_drain_output = "true";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A4
cycloneii_io \AUD_BCLK~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam \AUD_BCLK~I .input_async_reset = "none";
defparam \AUD_BCLK~I .input_power_up = "low";
defparam \AUD_BCLK~I .input_register_mode = "none";
defparam \AUD_BCLK~I .input_sync_reset = "none";
defparam \AUD_BCLK~I .oe_async_reset = "none";
defparam \AUD_BCLK~I .oe_power_up = "low";
defparam \AUD_BCLK~I .oe_register_mode = "none";
defparam \AUD_BCLK~I .oe_sync_reset = "none";
defparam \AUD_BCLK~I .open_drain_output = "true";
defparam \AUD_BCLK~I .operation_mode = "bidir";
defparam \AUD_BCLK~I .output_async_reset = "none";
defparam \AUD_BCLK~I .output_power_up = "low";
defparam \AUD_BCLK~I .output_register_mode = "none";
defparam \AUD_BCLK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A13
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B13
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A14
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B14
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A15
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B15
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A16
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B16
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A17
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B17
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A18
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B18
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A19
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B19
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A20
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B20
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C21
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C22
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D21
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D22
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E21
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E22
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F21
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F22
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G21
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G22
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J21
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J22
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_K21
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_K22
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J19
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J20
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J18
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_K20
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_L19
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_L18
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H12
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H13
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H14
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G15
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E14
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E15
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F15
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G16
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F12
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F13
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C14
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D14
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D15
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D16
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C17
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C18
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C19
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C20
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D19
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D20
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E20
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F20
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E19
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E18
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G20
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G18
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G17
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H17
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J15
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H18
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N22
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N21
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P15
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N15
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P17
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P18
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B12
cycloneii_io \CLOCK_24[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[0]));
// synopsys translate_off
defparam \CLOCK_24[0]~I .input_async_reset = "none";
defparam \CLOCK_24[0]~I .input_power_up = "low";
defparam \CLOCK_24[0]~I .input_register_mode = "none";
defparam \CLOCK_24[0]~I .input_sync_reset = "none";
defparam \CLOCK_24[0]~I .oe_async_reset = "none";
defparam \CLOCK_24[0]~I .oe_power_up = "low";
defparam \CLOCK_24[0]~I .oe_register_mode = "none";
defparam \CLOCK_24[0]~I .oe_sync_reset = "none";
defparam \CLOCK_24[0]~I .operation_mode = "input";
defparam \CLOCK_24[0]~I .output_async_reset = "none";
defparam \CLOCK_24[0]~I .output_power_up = "low";
defparam \CLOCK_24[0]~I .output_register_mode = "none";
defparam \CLOCK_24[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A12
cycloneii_io \CLOCK_24[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_24[1]));
// synopsys translate_off
defparam \CLOCK_24[1]~I .input_async_reset = "none";
defparam \CLOCK_24[1]~I .input_power_up = "low";
defparam \CLOCK_24[1]~I .input_register_mode = "none";
defparam \CLOCK_24[1]~I .input_sync_reset = "none";
defparam \CLOCK_24[1]~I .oe_async_reset = "none";
defparam \CLOCK_24[1]~I .oe_power_up = "low";
defparam \CLOCK_24[1]~I .oe_register_mode = "none";
defparam \CLOCK_24[1]~I .oe_sync_reset = "none";
defparam \CLOCK_24[1]~I .operation_mode = "input";
defparam \CLOCK_24[1]~I .output_async_reset = "none";
defparam \CLOCK_24[1]~I .output_power_up = "low";
defparam \CLOCK_24[1]~I .output_register_mode = "none";
defparam \CLOCK_24[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D12
cycloneii_io \CLOCK_27[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[0]));
// synopsys translate_off
defparam \CLOCK_27[0]~I .input_async_reset = "none";
defparam \CLOCK_27[0]~I .input_power_up = "low";
defparam \CLOCK_27[0]~I .input_register_mode = "none";
defparam \CLOCK_27[0]~I .input_sync_reset = "none";
defparam \CLOCK_27[0]~I .oe_async_reset = "none";
defparam \CLOCK_27[0]~I .oe_power_up = "low";
defparam \CLOCK_27[0]~I .oe_register_mode = "none";
defparam \CLOCK_27[0]~I .oe_sync_reset = "none";
defparam \CLOCK_27[0]~I .operation_mode = "input";
defparam \CLOCK_27[0]~I .output_async_reset = "none";
defparam \CLOCK_27[0]~I .output_power_up = "low";
defparam \CLOCK_27[0]~I .output_register_mode = "none";
defparam \CLOCK_27[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E12
cycloneii_io \CLOCK_27[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27[1]));
// synopsys translate_off
defparam \CLOCK_27[1]~I .input_async_reset = "none";
defparam \CLOCK_27[1]~I .input_power_up = "low";
defparam \CLOCK_27[1]~I .input_register_mode = "none";
defparam \CLOCK_27[1]~I .input_sync_reset = "none";
defparam \CLOCK_27[1]~I .oe_async_reset = "none";
defparam \CLOCK_27[1]~I .oe_power_up = "low";
defparam \CLOCK_27[1]~I .oe_register_mode = "none";
defparam \CLOCK_27[1]~I .oe_sync_reset = "none";
defparam \CLOCK_27[1]~I .operation_mode = "input";
defparam \CLOCK_27[1]~I .output_async_reset = "none";
defparam \CLOCK_27[1]~I .output_power_up = "low";
defparam \CLOCK_27[1]~I .output_register_mode = "none";
defparam \CLOCK_27[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_M21
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R22
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R21
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T22
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W12
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U12
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U11
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_L2
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J2
cycloneii_io \HEX0[0]~I (
	.datain(\d0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J1
cycloneii_io \HEX0[1]~I (
	.datain(\d0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H2
cycloneii_io \HEX0[2]~I (
	.datain(\d0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H1
cycloneii_io \HEX0[3]~I (
	.datain(\d0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F2
cycloneii_io \HEX0[4]~I (
	.datain(\d0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F1
cycloneii_io \HEX0[5]~I (
	.datain(\d0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E2
cycloneii_io \HEX0[6]~I (
	.datain(!\d0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E1
cycloneii_io \HEX1[0]~I (
	.datain(\d1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H6
cycloneii_io \HEX1[1]~I (
	.datain(\d1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H5
cycloneii_io \HEX1[2]~I (
	.datain(\d1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H4
cycloneii_io \HEX1[3]~I (
	.datain(\d1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G3
cycloneii_io \HEX1[4]~I (
	.datain(\d1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D2
cycloneii_io \HEX1[5]~I (
	.datain(\d1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D1
cycloneii_io \HEX1[6]~I (
	.datain(!\d1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G5
cycloneii_io \HEX2[0]~I (
	.datain(\d2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G6
cycloneii_io \HEX2[1]~I (
	.datain(\d2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C2
cycloneii_io \HEX2[2]~I (
	.datain(\d2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C1
cycloneii_io \HEX2[3]~I (
	.datain(\d2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E3
cycloneii_io \HEX2[4]~I (
	.datain(\d2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E4
cycloneii_io \HEX2[5]~I (
	.datain(\d2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D3
cycloneii_io \HEX2[6]~I (
	.datain(!\d2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F4
cycloneii_io \HEX3[0]~I (
	.datain(\d3|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D5
cycloneii_io \HEX3[1]~I (
	.datain(\d3|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D6
cycloneii_io \HEX3[2]~I (
	.datain(\d3|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J4
cycloneii_io \HEX3[3]~I (
	.datain(\d3|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_L8
cycloneii_io \HEX3[4]~I (
	.datain(\d3|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F3
cycloneii_io \HEX3[5]~I (
	.datain(\d3|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D4
cycloneii_io \HEX3[6]~I (
	.datain(!\d3|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U22
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U21
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V22
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V21
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W22
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W21
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y22
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y21
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R20
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R19
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U19
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y19
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T18
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V19
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y18
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U18
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R18
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R17
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_G12
cycloneii_io \UART_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam \UART_TXD~I .input_async_reset = "none";
defparam \UART_TXD~I .input_power_up = "low";
defparam \UART_TXD~I .input_register_mode = "none";
defparam \UART_TXD~I .input_sync_reset = "none";
defparam \UART_TXD~I .oe_async_reset = "none";
defparam \UART_TXD~I .oe_power_up = "low";
defparam \UART_TXD~I .oe_register_mode = "none";
defparam \UART_TXD~I .oe_sync_reset = "none";
defparam \UART_TXD~I .operation_mode = "output";
defparam \UART_TXD~I .output_async_reset = "none";
defparam \UART_TXD~I .output_power_up = "low";
defparam \UART_TXD~I .output_register_mode = "none";
defparam \UART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F14
cycloneii_io \UART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam \UART_RXD~I .input_async_reset = "none";
defparam \UART_RXD~I .input_power_up = "low";
defparam \UART_RXD~I .input_register_mode = "none";
defparam \UART_RXD~I .input_sync_reset = "none";
defparam \UART_RXD~I .oe_async_reset = "none";
defparam \UART_RXD~I .oe_power_up = "low";
defparam \UART_RXD~I .oe_register_mode = "none";
defparam \UART_RXD~I .oe_sync_reset = "none";
defparam \UART_RXD~I .operation_mode = "input";
defparam \UART_RXD~I .output_async_reset = "none";
defparam \UART_RXD~I .output_power_up = "low";
defparam \UART_RXD~I .output_register_mode = "none";
defparam \UART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W4
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W5
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y3
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y4
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R6
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R5
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P6
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P5
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_P3
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N4
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W3
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N6
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R7
cycloneii_io \DRAM_LDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_M5
cycloneii_io \DRAM_UDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R8
cycloneii_io \DRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T3
cycloneii_io \DRAM_CAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T5
cycloneii_io \DRAM_RAS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T6
cycloneii_io \DRAM_CS_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U3
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V4
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U4
cycloneii_io \DRAM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_N3
cycloneii_io \DRAM_CKE~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB20
cycloneii_io \FL_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam \FL_ADDR[0]~I .input_async_reset = "none";
defparam \FL_ADDR[0]~I .input_power_up = "low";
defparam \FL_ADDR[0]~I .input_register_mode = "none";
defparam \FL_ADDR[0]~I .input_sync_reset = "none";
defparam \FL_ADDR[0]~I .oe_async_reset = "none";
defparam \FL_ADDR[0]~I .oe_power_up = "low";
defparam \FL_ADDR[0]~I .oe_register_mode = "none";
defparam \FL_ADDR[0]~I .oe_sync_reset = "none";
defparam \FL_ADDR[0]~I .operation_mode = "output";
defparam \FL_ADDR[0]~I .output_async_reset = "none";
defparam \FL_ADDR[0]~I .output_power_up = "low";
defparam \FL_ADDR[0]~I .output_register_mode = "none";
defparam \FL_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA14
cycloneii_io \FL_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam \FL_ADDR[1]~I .input_async_reset = "none";
defparam \FL_ADDR[1]~I .input_power_up = "low";
defparam \FL_ADDR[1]~I .input_register_mode = "none";
defparam \FL_ADDR[1]~I .input_sync_reset = "none";
defparam \FL_ADDR[1]~I .oe_async_reset = "none";
defparam \FL_ADDR[1]~I .oe_power_up = "low";
defparam \FL_ADDR[1]~I .oe_register_mode = "none";
defparam \FL_ADDR[1]~I .oe_sync_reset = "none";
defparam \FL_ADDR[1]~I .operation_mode = "output";
defparam \FL_ADDR[1]~I .output_async_reset = "none";
defparam \FL_ADDR[1]~I .output_power_up = "low";
defparam \FL_ADDR[1]~I .output_register_mode = "none";
defparam \FL_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y16
cycloneii_io \FL_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam \FL_ADDR[2]~I .input_async_reset = "none";
defparam \FL_ADDR[2]~I .input_power_up = "low";
defparam \FL_ADDR[2]~I .input_register_mode = "none";
defparam \FL_ADDR[2]~I .input_sync_reset = "none";
defparam \FL_ADDR[2]~I .oe_async_reset = "none";
defparam \FL_ADDR[2]~I .oe_power_up = "low";
defparam \FL_ADDR[2]~I .oe_register_mode = "none";
defparam \FL_ADDR[2]~I .oe_sync_reset = "none";
defparam \FL_ADDR[2]~I .operation_mode = "output";
defparam \FL_ADDR[2]~I .output_async_reset = "none";
defparam \FL_ADDR[2]~I .output_power_up = "low";
defparam \FL_ADDR[2]~I .output_register_mode = "none";
defparam \FL_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R15
cycloneii_io \FL_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam \FL_ADDR[3]~I .input_async_reset = "none";
defparam \FL_ADDR[3]~I .input_power_up = "low";
defparam \FL_ADDR[3]~I .input_register_mode = "none";
defparam \FL_ADDR[3]~I .input_sync_reset = "none";
defparam \FL_ADDR[3]~I .oe_async_reset = "none";
defparam \FL_ADDR[3]~I .oe_power_up = "low";
defparam \FL_ADDR[3]~I .oe_register_mode = "none";
defparam \FL_ADDR[3]~I .oe_sync_reset = "none";
defparam \FL_ADDR[3]~I .operation_mode = "output";
defparam \FL_ADDR[3]~I .output_async_reset = "none";
defparam \FL_ADDR[3]~I .output_power_up = "low";
defparam \FL_ADDR[3]~I .output_register_mode = "none";
defparam \FL_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T15
cycloneii_io \FL_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam \FL_ADDR[4]~I .input_async_reset = "none";
defparam \FL_ADDR[4]~I .input_power_up = "low";
defparam \FL_ADDR[4]~I .input_register_mode = "none";
defparam \FL_ADDR[4]~I .input_sync_reset = "none";
defparam \FL_ADDR[4]~I .oe_async_reset = "none";
defparam \FL_ADDR[4]~I .oe_power_up = "low";
defparam \FL_ADDR[4]~I .oe_register_mode = "none";
defparam \FL_ADDR[4]~I .oe_sync_reset = "none";
defparam \FL_ADDR[4]~I .operation_mode = "output";
defparam \FL_ADDR[4]~I .output_async_reset = "none";
defparam \FL_ADDR[4]~I .output_power_up = "low";
defparam \FL_ADDR[4]~I .output_register_mode = "none";
defparam \FL_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U15
cycloneii_io \FL_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam \FL_ADDR[5]~I .input_async_reset = "none";
defparam \FL_ADDR[5]~I .input_power_up = "low";
defparam \FL_ADDR[5]~I .input_register_mode = "none";
defparam \FL_ADDR[5]~I .input_sync_reset = "none";
defparam \FL_ADDR[5]~I .oe_async_reset = "none";
defparam \FL_ADDR[5]~I .oe_power_up = "low";
defparam \FL_ADDR[5]~I .oe_register_mode = "none";
defparam \FL_ADDR[5]~I .oe_sync_reset = "none";
defparam \FL_ADDR[5]~I .operation_mode = "output";
defparam \FL_ADDR[5]~I .output_async_reset = "none";
defparam \FL_ADDR[5]~I .output_power_up = "low";
defparam \FL_ADDR[5]~I .output_register_mode = "none";
defparam \FL_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V15
cycloneii_io \FL_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam \FL_ADDR[6]~I .input_async_reset = "none";
defparam \FL_ADDR[6]~I .input_power_up = "low";
defparam \FL_ADDR[6]~I .input_register_mode = "none";
defparam \FL_ADDR[6]~I .input_sync_reset = "none";
defparam \FL_ADDR[6]~I .oe_async_reset = "none";
defparam \FL_ADDR[6]~I .oe_power_up = "low";
defparam \FL_ADDR[6]~I .oe_register_mode = "none";
defparam \FL_ADDR[6]~I .oe_sync_reset = "none";
defparam \FL_ADDR[6]~I .operation_mode = "output";
defparam \FL_ADDR[6]~I .output_async_reset = "none";
defparam \FL_ADDR[6]~I .output_power_up = "low";
defparam \FL_ADDR[6]~I .output_register_mode = "none";
defparam \FL_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W15
cycloneii_io \FL_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam \FL_ADDR[7]~I .input_async_reset = "none";
defparam \FL_ADDR[7]~I .input_power_up = "low";
defparam \FL_ADDR[7]~I .input_register_mode = "none";
defparam \FL_ADDR[7]~I .input_sync_reset = "none";
defparam \FL_ADDR[7]~I .oe_async_reset = "none";
defparam \FL_ADDR[7]~I .oe_power_up = "low";
defparam \FL_ADDR[7]~I .oe_register_mode = "none";
defparam \FL_ADDR[7]~I .oe_sync_reset = "none";
defparam \FL_ADDR[7]~I .operation_mode = "output";
defparam \FL_ADDR[7]~I .output_async_reset = "none";
defparam \FL_ADDR[7]~I .output_power_up = "low";
defparam \FL_ADDR[7]~I .output_register_mode = "none";
defparam \FL_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R14
cycloneii_io \FL_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam \FL_ADDR[8]~I .input_async_reset = "none";
defparam \FL_ADDR[8]~I .input_power_up = "low";
defparam \FL_ADDR[8]~I .input_register_mode = "none";
defparam \FL_ADDR[8]~I .input_sync_reset = "none";
defparam \FL_ADDR[8]~I .oe_async_reset = "none";
defparam \FL_ADDR[8]~I .oe_power_up = "low";
defparam \FL_ADDR[8]~I .oe_register_mode = "none";
defparam \FL_ADDR[8]~I .oe_sync_reset = "none";
defparam \FL_ADDR[8]~I .operation_mode = "output";
defparam \FL_ADDR[8]~I .output_async_reset = "none";
defparam \FL_ADDR[8]~I .output_power_up = "low";
defparam \FL_ADDR[8]~I .output_register_mode = "none";
defparam \FL_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y13
cycloneii_io \FL_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam \FL_ADDR[9]~I .input_async_reset = "none";
defparam \FL_ADDR[9]~I .input_power_up = "low";
defparam \FL_ADDR[9]~I .input_register_mode = "none";
defparam \FL_ADDR[9]~I .input_sync_reset = "none";
defparam \FL_ADDR[9]~I .oe_async_reset = "none";
defparam \FL_ADDR[9]~I .oe_power_up = "low";
defparam \FL_ADDR[9]~I .oe_register_mode = "none";
defparam \FL_ADDR[9]~I .oe_sync_reset = "none";
defparam \FL_ADDR[9]~I .operation_mode = "output";
defparam \FL_ADDR[9]~I .output_async_reset = "none";
defparam \FL_ADDR[9]~I .output_power_up = "low";
defparam \FL_ADDR[9]~I .output_register_mode = "none";
defparam \FL_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R12
cycloneii_io \FL_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam \FL_ADDR[10]~I .input_async_reset = "none";
defparam \FL_ADDR[10]~I .input_power_up = "low";
defparam \FL_ADDR[10]~I .input_register_mode = "none";
defparam \FL_ADDR[10]~I .input_sync_reset = "none";
defparam \FL_ADDR[10]~I .oe_async_reset = "none";
defparam \FL_ADDR[10]~I .oe_power_up = "low";
defparam \FL_ADDR[10]~I .oe_register_mode = "none";
defparam \FL_ADDR[10]~I .oe_sync_reset = "none";
defparam \FL_ADDR[10]~I .operation_mode = "output";
defparam \FL_ADDR[10]~I .output_async_reset = "none";
defparam \FL_ADDR[10]~I .output_power_up = "low";
defparam \FL_ADDR[10]~I .output_register_mode = "none";
defparam \FL_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T12
cycloneii_io \FL_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam \FL_ADDR[11]~I .input_async_reset = "none";
defparam \FL_ADDR[11]~I .input_power_up = "low";
defparam \FL_ADDR[11]~I .input_register_mode = "none";
defparam \FL_ADDR[11]~I .input_sync_reset = "none";
defparam \FL_ADDR[11]~I .oe_async_reset = "none";
defparam \FL_ADDR[11]~I .oe_power_up = "low";
defparam \FL_ADDR[11]~I .oe_register_mode = "none";
defparam \FL_ADDR[11]~I .oe_sync_reset = "none";
defparam \FL_ADDR[11]~I .operation_mode = "output";
defparam \FL_ADDR[11]~I .output_async_reset = "none";
defparam \FL_ADDR[11]~I .output_power_up = "low";
defparam \FL_ADDR[11]~I .output_register_mode = "none";
defparam \FL_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB14
cycloneii_io \FL_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam \FL_ADDR[12]~I .input_async_reset = "none";
defparam \FL_ADDR[12]~I .input_power_up = "low";
defparam \FL_ADDR[12]~I .input_register_mode = "none";
defparam \FL_ADDR[12]~I .input_sync_reset = "none";
defparam \FL_ADDR[12]~I .oe_async_reset = "none";
defparam \FL_ADDR[12]~I .oe_power_up = "low";
defparam \FL_ADDR[12]~I .oe_register_mode = "none";
defparam \FL_ADDR[12]~I .oe_sync_reset = "none";
defparam \FL_ADDR[12]~I .operation_mode = "output";
defparam \FL_ADDR[12]~I .output_async_reset = "none";
defparam \FL_ADDR[12]~I .output_power_up = "low";
defparam \FL_ADDR[12]~I .output_register_mode = "none";
defparam \FL_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA13
cycloneii_io \FL_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam \FL_ADDR[13]~I .input_async_reset = "none";
defparam \FL_ADDR[13]~I .input_power_up = "low";
defparam \FL_ADDR[13]~I .input_register_mode = "none";
defparam \FL_ADDR[13]~I .input_sync_reset = "none";
defparam \FL_ADDR[13]~I .oe_async_reset = "none";
defparam \FL_ADDR[13]~I .oe_power_up = "low";
defparam \FL_ADDR[13]~I .oe_register_mode = "none";
defparam \FL_ADDR[13]~I .oe_sync_reset = "none";
defparam \FL_ADDR[13]~I .operation_mode = "output";
defparam \FL_ADDR[13]~I .output_async_reset = "none";
defparam \FL_ADDR[13]~I .output_power_up = "low";
defparam \FL_ADDR[13]~I .output_register_mode = "none";
defparam \FL_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB13
cycloneii_io \FL_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam \FL_ADDR[14]~I .input_async_reset = "none";
defparam \FL_ADDR[14]~I .input_power_up = "low";
defparam \FL_ADDR[14]~I .input_register_mode = "none";
defparam \FL_ADDR[14]~I .input_sync_reset = "none";
defparam \FL_ADDR[14]~I .oe_async_reset = "none";
defparam \FL_ADDR[14]~I .oe_power_up = "low";
defparam \FL_ADDR[14]~I .oe_register_mode = "none";
defparam \FL_ADDR[14]~I .oe_sync_reset = "none";
defparam \FL_ADDR[14]~I .operation_mode = "output";
defparam \FL_ADDR[14]~I .output_async_reset = "none";
defparam \FL_ADDR[14]~I .output_power_up = "low";
defparam \FL_ADDR[14]~I .output_register_mode = "none";
defparam \FL_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA12
cycloneii_io \FL_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam \FL_ADDR[15]~I .input_async_reset = "none";
defparam \FL_ADDR[15]~I .input_power_up = "low";
defparam \FL_ADDR[15]~I .input_register_mode = "none";
defparam \FL_ADDR[15]~I .input_sync_reset = "none";
defparam \FL_ADDR[15]~I .oe_async_reset = "none";
defparam \FL_ADDR[15]~I .oe_power_up = "low";
defparam \FL_ADDR[15]~I .oe_register_mode = "none";
defparam \FL_ADDR[15]~I .oe_sync_reset = "none";
defparam \FL_ADDR[15]~I .operation_mode = "output";
defparam \FL_ADDR[15]~I .output_async_reset = "none";
defparam \FL_ADDR[15]~I .output_power_up = "low";
defparam \FL_ADDR[15]~I .output_register_mode = "none";
defparam \FL_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB12
cycloneii_io \FL_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam \FL_ADDR[16]~I .input_async_reset = "none";
defparam \FL_ADDR[16]~I .input_power_up = "low";
defparam \FL_ADDR[16]~I .input_register_mode = "none";
defparam \FL_ADDR[16]~I .input_sync_reset = "none";
defparam \FL_ADDR[16]~I .oe_async_reset = "none";
defparam \FL_ADDR[16]~I .oe_power_up = "low";
defparam \FL_ADDR[16]~I .oe_register_mode = "none";
defparam \FL_ADDR[16]~I .oe_sync_reset = "none";
defparam \FL_ADDR[16]~I .operation_mode = "output";
defparam \FL_ADDR[16]~I .output_async_reset = "none";
defparam \FL_ADDR[16]~I .output_power_up = "low";
defparam \FL_ADDR[16]~I .output_register_mode = "none";
defparam \FL_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA20
cycloneii_io \FL_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam \FL_ADDR[17]~I .input_async_reset = "none";
defparam \FL_ADDR[17]~I .input_power_up = "low";
defparam \FL_ADDR[17]~I .input_register_mode = "none";
defparam \FL_ADDR[17]~I .input_sync_reset = "none";
defparam \FL_ADDR[17]~I .oe_async_reset = "none";
defparam \FL_ADDR[17]~I .oe_power_up = "low";
defparam \FL_ADDR[17]~I .oe_register_mode = "none";
defparam \FL_ADDR[17]~I .oe_sync_reset = "none";
defparam \FL_ADDR[17]~I .operation_mode = "output";
defparam \FL_ADDR[17]~I .output_async_reset = "none";
defparam \FL_ADDR[17]~I .output_power_up = "low";
defparam \FL_ADDR[17]~I .output_register_mode = "none";
defparam \FL_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U14
cycloneii_io \FL_ADDR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam \FL_ADDR[18]~I .input_async_reset = "none";
defparam \FL_ADDR[18]~I .input_power_up = "low";
defparam \FL_ADDR[18]~I .input_register_mode = "none";
defparam \FL_ADDR[18]~I .input_sync_reset = "none";
defparam \FL_ADDR[18]~I .oe_async_reset = "none";
defparam \FL_ADDR[18]~I .oe_power_up = "low";
defparam \FL_ADDR[18]~I .oe_register_mode = "none";
defparam \FL_ADDR[18]~I .oe_sync_reset = "none";
defparam \FL_ADDR[18]~I .operation_mode = "output";
defparam \FL_ADDR[18]~I .output_async_reset = "none";
defparam \FL_ADDR[18]~I .output_power_up = "low";
defparam \FL_ADDR[18]~I .output_register_mode = "none";
defparam \FL_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V14
cycloneii_io \FL_ADDR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam \FL_ADDR[19]~I .input_async_reset = "none";
defparam \FL_ADDR[19]~I .input_power_up = "low";
defparam \FL_ADDR[19]~I .input_register_mode = "none";
defparam \FL_ADDR[19]~I .input_sync_reset = "none";
defparam \FL_ADDR[19]~I .oe_async_reset = "none";
defparam \FL_ADDR[19]~I .oe_power_up = "low";
defparam \FL_ADDR[19]~I .oe_register_mode = "none";
defparam \FL_ADDR[19]~I .oe_sync_reset = "none";
defparam \FL_ADDR[19]~I .operation_mode = "output";
defparam \FL_ADDR[19]~I .output_async_reset = "none";
defparam \FL_ADDR[19]~I .output_power_up = "low";
defparam \FL_ADDR[19]~I .output_register_mode = "none";
defparam \FL_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U13
cycloneii_io \FL_ADDR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam \FL_ADDR[20]~I .input_async_reset = "none";
defparam \FL_ADDR[20]~I .input_power_up = "low";
defparam \FL_ADDR[20]~I .input_register_mode = "none";
defparam \FL_ADDR[20]~I .input_sync_reset = "none";
defparam \FL_ADDR[20]~I .oe_async_reset = "none";
defparam \FL_ADDR[20]~I .oe_power_up = "low";
defparam \FL_ADDR[20]~I .oe_register_mode = "none";
defparam \FL_ADDR[20]~I .oe_sync_reset = "none";
defparam \FL_ADDR[20]~I .operation_mode = "output";
defparam \FL_ADDR[20]~I .output_async_reset = "none";
defparam \FL_ADDR[20]~I .output_power_up = "low";
defparam \FL_ADDR[20]~I .output_register_mode = "none";
defparam \FL_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R13
cycloneii_io \FL_ADDR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam \FL_ADDR[21]~I .input_async_reset = "none";
defparam \FL_ADDR[21]~I .input_power_up = "low";
defparam \FL_ADDR[21]~I .input_register_mode = "none";
defparam \FL_ADDR[21]~I .input_sync_reset = "none";
defparam \FL_ADDR[21]~I .oe_async_reset = "none";
defparam \FL_ADDR[21]~I .oe_power_up = "low";
defparam \FL_ADDR[21]~I .oe_register_mode = "none";
defparam \FL_ADDR[21]~I .oe_sync_reset = "none";
defparam \FL_ADDR[21]~I .operation_mode = "output";
defparam \FL_ADDR[21]~I .output_async_reset = "none";
defparam \FL_ADDR[21]~I .output_power_up = "low";
defparam \FL_ADDR[21]~I .output_register_mode = "none";
defparam \FL_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y14
cycloneii_io \FL_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam \FL_WE_N~I .input_async_reset = "none";
defparam \FL_WE_N~I .input_power_up = "low";
defparam \FL_WE_N~I .input_register_mode = "none";
defparam \FL_WE_N~I .input_sync_reset = "none";
defparam \FL_WE_N~I .oe_async_reset = "none";
defparam \FL_WE_N~I .oe_power_up = "low";
defparam \FL_WE_N~I .oe_register_mode = "none";
defparam \FL_WE_N~I .oe_sync_reset = "none";
defparam \FL_WE_N~I .operation_mode = "output";
defparam \FL_WE_N~I .output_async_reset = "none";
defparam \FL_WE_N~I .output_power_up = "low";
defparam \FL_WE_N~I .output_register_mode = "none";
defparam \FL_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W14
cycloneii_io \FL_RST_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam \FL_RST_N~I .input_async_reset = "none";
defparam \FL_RST_N~I .input_power_up = "low";
defparam \FL_RST_N~I .input_register_mode = "none";
defparam \FL_RST_N~I .input_sync_reset = "none";
defparam \FL_RST_N~I .oe_async_reset = "none";
defparam \FL_RST_N~I .oe_power_up = "low";
defparam \FL_RST_N~I .oe_register_mode = "none";
defparam \FL_RST_N~I .oe_sync_reset = "none";
defparam \FL_RST_N~I .operation_mode = "output";
defparam \FL_RST_N~I .output_async_reset = "none";
defparam \FL_RST_N~I .output_power_up = "low";
defparam \FL_RST_N~I .output_register_mode = "none";
defparam \FL_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA15
cycloneii_io \FL_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam \FL_OE_N~I .input_async_reset = "none";
defparam \FL_OE_N~I .input_power_up = "low";
defparam \FL_OE_N~I .input_register_mode = "none";
defparam \FL_OE_N~I .input_sync_reset = "none";
defparam \FL_OE_N~I .oe_async_reset = "none";
defparam \FL_OE_N~I .oe_power_up = "low";
defparam \FL_OE_N~I .oe_register_mode = "none";
defparam \FL_OE_N~I .oe_sync_reset = "none";
defparam \FL_OE_N~I .operation_mode = "output";
defparam \FL_OE_N~I .output_async_reset = "none";
defparam \FL_OE_N~I .output_power_up = "low";
defparam \FL_OE_N~I .output_register_mode = "none";
defparam \FL_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E7
cycloneii_io \FL_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam \FL_CE_N~I .input_async_reset = "none";
defparam \FL_CE_N~I .input_power_up = "low";
defparam \FL_CE_N~I .input_register_mode = "none";
defparam \FL_CE_N~I .input_sync_reset = "none";
defparam \FL_CE_N~I .oe_async_reset = "none";
defparam \FL_CE_N~I .oe_power_up = "low";
defparam \FL_CE_N~I .oe_register_mode = "none";
defparam \FL_CE_N~I .oe_sync_reset = "none";
defparam \FL_CE_N~I .operation_mode = "output";
defparam \FL_CE_N~I .output_async_reset = "none";
defparam \FL_CE_N~I .output_power_up = "low";
defparam \FL_CE_N~I .output_register_mode = "none";
defparam \FL_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA3
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB3
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA4
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB4
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA5
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB10
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA11
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB11
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_V11
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W11
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R11
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T11
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y10
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_U10
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_R10
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T7
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y6
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y5
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_W7
cycloneii_io \SRAM_UB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_Y7
cycloneii_io \SRAM_LB_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AA10
cycloneii_io \SRAM_WE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_AB5
cycloneii_io \SRAM_CE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_T8
cycloneii_io \SRAM_OE_N~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_F10
cycloneii_io \SD_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CLK));
// synopsys translate_off
defparam \SD_CLK~I .input_async_reset = "none";
defparam \SD_CLK~I .input_power_up = "low";
defparam \SD_CLK~I .input_register_mode = "none";
defparam \SD_CLK~I .input_sync_reset = "none";
defparam \SD_CLK~I .oe_async_reset = "none";
defparam \SD_CLK~I .oe_power_up = "low";
defparam \SD_CLK~I .oe_register_mode = "none";
defparam \SD_CLK~I .oe_sync_reset = "none";
defparam \SD_CLK~I .operation_mode = "output";
defparam \SD_CLK~I .output_async_reset = "none";
defparam \SD_CLK~I .output_power_up = "low";
defparam \SD_CLK~I .output_register_mode = "none";
defparam \SD_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_E8
cycloneii_io \TDI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam \TDI~I .input_async_reset = "none";
defparam \TDI~I .input_power_up = "low";
defparam \TDI~I .input_register_mode = "none";
defparam \TDI~I .input_sync_reset = "none";
defparam \TDI~I .oe_async_reset = "none";
defparam \TDI~I .oe_power_up = "low";
defparam \TDI~I .oe_register_mode = "none";
defparam \TDI~I .oe_sync_reset = "none";
defparam \TDI~I .operation_mode = "input";
defparam \TDI~I .output_async_reset = "none";
defparam \TDI~I .output_power_up = "low";
defparam \TDI~I .output_register_mode = "none";
defparam \TDI~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C7
cycloneii_io \TCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam \TCK~I .input_async_reset = "none";
defparam \TCK~I .input_power_up = "low";
defparam \TCK~I .input_register_mode = "none";
defparam \TCK~I .input_sync_reset = "none";
defparam \TCK~I .oe_async_reset = "none";
defparam \TCK~I .oe_power_up = "low";
defparam \TCK~I .oe_register_mode = "none";
defparam \TCK~I .oe_sync_reset = "none";
defparam \TCK~I .operation_mode = "input";
defparam \TCK~I .output_async_reset = "none";
defparam \TCK~I .output_power_up = "low";
defparam \TCK~I .output_register_mode = "none";
defparam \TCK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D8
cycloneii_io \TCS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam \TCS~I .input_async_reset = "none";
defparam \TCS~I .input_power_up = "low";
defparam \TCS~I .input_register_mode = "none";
defparam \TCS~I .input_sync_reset = "none";
defparam \TCS~I .oe_async_reset = "none";
defparam \TCS~I .oe_power_up = "low";
defparam \TCS~I .oe_register_mode = "none";
defparam \TCS~I .oe_sync_reset = "none";
defparam \TCS~I .operation_mode = "input";
defparam \TCS~I .output_async_reset = "none";
defparam \TCS~I .output_power_up = "low";
defparam \TCS~I .output_register_mode = "none";
defparam \TCS~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D7
cycloneii_io \TDO~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam \TDO~I .input_async_reset = "none";
defparam \TDO~I .input_power_up = "low";
defparam \TDO~I .input_register_mode = "none";
defparam \TDO~I .input_sync_reset = "none";
defparam \TDO~I .oe_async_reset = "none";
defparam \TDO~I .oe_power_up = "low";
defparam \TDO~I .oe_register_mode = "none";
defparam \TDO~I .oe_sync_reset = "none";
defparam \TDO~I .operation_mode = "output";
defparam \TDO~I .output_async_reset = "none";
defparam \TDO~I .output_power_up = "low";
defparam \TDO~I .output_register_mode = "none";
defparam \TDO~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A3
cycloneii_io \I2C_SCLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLK));
// synopsys translate_off
defparam \I2C_SCLK~I .input_async_reset = "none";
defparam \I2C_SCLK~I .input_power_up = "low";
defparam \I2C_SCLK~I .input_register_mode = "none";
defparam \I2C_SCLK~I .input_sync_reset = "none";
defparam \I2C_SCLK~I .oe_async_reset = "none";
defparam \I2C_SCLK~I .oe_power_up = "low";
defparam \I2C_SCLK~I .oe_register_mode = "none";
defparam \I2C_SCLK~I .oe_sync_reset = "none";
defparam \I2C_SCLK~I .operation_mode = "output";
defparam \I2C_SCLK~I .output_async_reset = "none";
defparam \I2C_SCLK~I .output_power_up = "low";
defparam \I2C_SCLK~I .output_register_mode = "none";
defparam \I2C_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_J14
cycloneii_io \PS2_DAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .operation_mode = "input";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_H15
cycloneii_io \PS2_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam \PS2_CLK~I .input_async_reset = "none";
defparam \PS2_CLK~I .input_power_up = "low";
defparam \PS2_CLK~I .input_register_mode = "none";
defparam \PS2_CLK~I .input_sync_reset = "none";
defparam \PS2_CLK~I .oe_async_reset = "none";
defparam \PS2_CLK~I .oe_power_up = "low";
defparam \PS2_CLK~I .oe_register_mode = "none";
defparam \PS2_CLK~I .oe_sync_reset = "none";
defparam \PS2_CLK~I .operation_mode = "input";
defparam \PS2_CLK~I .output_async_reset = "none";
defparam \PS2_CLK~I .output_power_up = "low";
defparam \PS2_CLK~I .output_register_mode = "none";
defparam \PS2_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A11
cycloneii_io \VGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B11
cycloneii_io \VGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D9
cycloneii_io \VGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C9
cycloneii_io \VGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A7
cycloneii_io \VGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B7
cycloneii_io \VGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B8
cycloneii_io \VGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_C10
cycloneii_io \VGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B9
cycloneii_io \VGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A8
cycloneii_io \VGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A9
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_D11
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_A10
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B10
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B6
cycloneii_io \AUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam \AUD_ADCDAT~I .input_async_reset = "none";
defparam \AUD_ADCDAT~I .input_power_up = "low";
defparam \AUD_ADCDAT~I .input_register_mode = "none";
defparam \AUD_ADCDAT~I .input_sync_reset = "none";
defparam \AUD_ADCDAT~I .oe_async_reset = "none";
defparam \AUD_ADCDAT~I .oe_power_up = "low";
defparam \AUD_ADCDAT~I .oe_register_mode = "none";
defparam \AUD_ADCDAT~I .oe_sync_reset = "none";
defparam \AUD_ADCDAT~I .operation_mode = "input";
defparam \AUD_ADCDAT~I .output_async_reset = "none";
defparam \AUD_ADCDAT~I .output_power_up = "low";
defparam \AUD_ADCDAT~I .output_register_mode = "none";
defparam \AUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B5
cycloneii_io \AUD_DACDAT~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam \AUD_DACDAT~I .input_async_reset = "none";
defparam \AUD_DACDAT~I .input_power_up = "low";
defparam \AUD_DACDAT~I .input_register_mode = "none";
defparam \AUD_DACDAT~I .input_sync_reset = "none";
defparam \AUD_DACDAT~I .oe_async_reset = "none";
defparam \AUD_DACDAT~I .oe_power_up = "low";
defparam \AUD_DACDAT~I .oe_register_mode = "none";
defparam \AUD_DACDAT~I .oe_sync_reset = "none";
defparam \AUD_DACDAT~I .operation_mode = "output";
defparam \AUD_DACDAT~I .output_async_reset = "none";
defparam \AUD_DACDAT~I .output_power_up = "low";
defparam \AUD_DACDAT~I .output_register_mode = "none";
defparam \AUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// atom is at PIN_B4
cycloneii_io \AUD_XCK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam \AUD_XCK~I .input_async_reset = "none";
defparam \AUD_XCK~I .input_power_up = "low";
defparam \AUD_XCK~I .input_register_mode = "none";
defparam \AUD_XCK~I .input_sync_reset = "none";
defparam \AUD_XCK~I .oe_async_reset = "none";
defparam \AUD_XCK~I .oe_power_up = "low";
defparam \AUD_XCK~I .oe_register_mode = "none";
defparam \AUD_XCK~I .oe_sync_reset = "none";
defparam \AUD_XCK~I .operation_mode = "output";
defparam \AUD_XCK~I .output_async_reset = "none";
defparam \AUD_XCK~I .output_power_up = "low";
defparam \AUD_XCK~I .output_register_mode = "none";
defparam \AUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
