//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-23920284
// Cuda compilation tools, release 9.2, V9.2.88
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	_Z5conv2PdS_jjS_jj

.visible .entry _Z5conv2PdS_jjS_jj(
	.param .u64 _Z5conv2PdS_jjS_jj_param_0,
	.param .u64 _Z5conv2PdS_jjS_jj_param_1,
	.param .u32 _Z5conv2PdS_jjS_jj_param_2,
	.param .u32 _Z5conv2PdS_jjS_jj_param_3,
	.param .u64 _Z5conv2PdS_jjS_jj_param_4,
	.param .u32 _Z5conv2PdS_jjS_jj_param_5,
	.param .u32 _Z5conv2PdS_jjS_jj_param_6
)
{
	.reg .pred 	%p<38>;
	.reg .b32 	%r<170>;
	.reg .f64 	%fd<78>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd2, [_Z5conv2PdS_jjS_jj_param_0];
	ld.param.u64 	%rd3, [_Z5conv2PdS_jjS_jj_param_1];
	ld.param.u32 	%r26, [_Z5conv2PdS_jjS_jj_param_2];
	ld.param.u32 	%r27, [_Z5conv2PdS_jjS_jj_param_3];
	ld.param.u64 	%rd4, [_Z5conv2PdS_jjS_jj_param_4];
	ld.param.u32 	%r28, [_Z5conv2PdS_jjS_jj_param_5];
	ld.param.u32 	%r29, [_Z5conv2PdS_jjS_jj_param_6];
	mov.u32 	%r30, %ntid.x;
	mov.u32 	%r31, %ctaid.x;
	mov.u32 	%r32, %nctaid.x;
	mov.u32 	%r33, %ctaid.y;
	mad.lo.s32 	%r34, %r32, %r33, %r31;
	mov.u32 	%r35, %tid.x;
	mad.lo.s32 	%r36, %r34, %r30, %r35;
	mul.lo.s32 	%r37, %r27, %r26;
	setp.ge.u32	%p2, %r36, %r37;
	@%p2 bra 	BB0_60;

	setp.eq.s32	%p3, %r28, 0;
	mov.f64 	%fd76, 0d0000000000000000;
	@%p3 bra 	BB0_59;

	setp.eq.s32	%p4, %r29, 0;
	@%p4 bra 	BB0_51;

	mov.u32 	%r157, 0;
	mov.f64 	%fd76, 0d0000000000000000;

BB0_4:
	mad.lo.s32 	%r42, %r30, %r31, %r35;
	shr.u32 	%r43, %r157, 31;
	add.s32 	%r44, %r157, %r43;
	shr.s32 	%r45, %r44, 1;
	sub.s32 	%r2, %r42, %r45;
	setp.lt.s32	%p5, %r2, 0;
	add.s32 	%r3, %r45, %r42;
	setp.ge.u32	%p6, %r3, %r26;
	or.pred  	%p1, %p5, %p6;
	add.s32 	%r47, %r45, %r33;
	setp.lt.u32	%p7, %r47, %r27;
	@%p7 bra 	BB0_15;
	bra.uni 	BB0_5;

BB0_15:
	and.b32  	%r56, %r29, 3;
	mov.u32 	%r162, 0;
	mov.f64 	%fd41, 0d0000000000000000;
	setp.eq.s32	%p13, %r56, 0;
	@%p13 bra 	BB0_16;

	setp.eq.s32	%p14, %r56, 1;
	@%p14 bra 	BB0_27;

	setp.eq.s32	%p15, %r56, 2;
	@%p15 bra 	BB0_23;

	setp.gt.s32	%p16, %r33, -1;
	not.pred 	%p17, %p1;
	and.pred  	%p18, %p16, %p17;
	@%p18 bra 	BB0_21;
	bra.uni 	BB0_20;

BB0_21:
	shr.u32 	%r67, %r29, 1;
	sub.s32 	%r68, %r36, %r67;
	shr.u32 	%r69, %r28, 1;
	sub.s32 	%r70, %r157, %r69;
	mad.lo.s32 	%r71, %r70, %r27, %r68;
	cvta.to.global.u64 	%rd5, %rd3;
	mul.wide.s32 	%rd6, %r71, 8;
	add.s64 	%rd7, %rd5, %rd6;
	mul.lo.s32 	%r72, %r157, %r29;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.s32 	%rd9, %r72, 8;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f64 	%fd42, [%rd10];
	ld.global.f64 	%fd43, [%rd7];
	fma.rn.f64 	%fd76, %fd43, %fd42, %fd76;
	bra.uni 	BB0_22;

BB0_5:
	and.b32  	%r51, %r29, 3;
	mov.u32 	%r159, 1;
	mov.u32 	%r161, 0;
	mov.f64 	%fd40, 0d0000000000000000;
	setp.eq.s32	%p8, %r51, 0;
	@%p8 bra 	BB0_6;

	setp.eq.s32	%p9, %r51, 1;
	@%p9 bra 	BB0_8;
	bra.uni 	BB0_9;

BB0_8:
	mov.u32 	%r159, %r161;
	bra.uni 	BB0_12;

BB0_16:
	mov.f64 	%fd71, %fd76;
	mov.f64 	%fd76, %fd41;
	bra.uni 	BB0_32;

BB0_6:
	mov.f64 	%fd64, %fd76;
	mov.f64 	%fd76, %fd40;
	bra.uni 	BB0_13;

BB0_9:
	setp.eq.s32	%p10, %r51, 2;
	@%p10 bra 	BB0_11;

	add.f64 	%fd76, %fd76, 0d0000000000000000;
	mov.u32 	%r159, 2;

BB0_11:
	add.f64 	%fd76, %fd76, 0d0000000000000000;

BB0_12:
	add.f64 	%fd64, %fd76, 0d0000000000000000;
	add.s32 	%r161, %r159, 1;
	mov.f64 	%fd76, %fd64;

BB0_13:
	setp.lt.u32	%p11, %r29, 4;
	@%p11 bra 	BB0_50;

BB0_14:
	add.f64 	%fd64, %fd64, 0d0000000000000000;
	add.s32 	%r161, %r161, 4;
	setp.lt.u32	%p12, %r161, %r29;
	mov.f64 	%fd76, %fd64;
	@%p12 bra 	BB0_14;
	bra.uni 	BB0_50;

BB0_20:
	add.f64 	%fd76, %fd76, 0d0000000000000000;

BB0_22:
	mov.u32 	%r162, 1;

BB0_23:
	setp.gt.s32	%p19, %r33, -1;
	setp.gt.s32	%p20, %r2, -1;
	setp.lt.u32	%p21, %r3, %r26;
	and.pred  	%p22, %p20, %p21;
	and.pred  	%p23, %p22, %p19;
	@%p23 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	shr.u32 	%r73, %r28, 1;
	sub.s32 	%r74, %r157, %r73;
	shr.u32 	%r75, %r29, 1;
	sub.s32 	%r82, %r36, %r75;
	mad.lo.s32 	%r83, %r74, %r27, %r82;
	add.s32 	%r84, %r83, %r162;
	cvta.to.global.u64 	%rd11, %rd3;
	mul.wide.s32 	%rd12, %r84, 8;
	add.s64 	%rd13, %rd11, %rd12;
	cvta.to.global.u64 	%rd14, %rd4;
	mad.lo.s32 	%r85, %r157, %r29, %r162;
	mul.wide.s32 	%rd15, %r85, 8;
	add.s64 	%rd16, %rd14, %rd15;
	ld.global.f64 	%fd44, [%rd16];
	ld.global.f64 	%fd45, [%rd13];
	fma.rn.f64 	%fd76, %fd45, %fd44, %fd76;
	bra.uni 	BB0_26;

BB0_24:
	add.f64 	%fd76, %fd76, 0d0000000000000000;

BB0_26:
	add.s32 	%r162, %r162, 1;

BB0_27:
	@%p1 bra 	BB0_30;

	shr.u32 	%r86, %r162, 31;
	add.s32 	%r87, %r162, %r86;
	shr.s32 	%r88, %r87, 1;
	sub.s32 	%r90, %r33, %r88;
	setp.lt.s32	%p24, %r90, 0;
	@%p24 bra 	BB0_30;

	shr.u32 	%r98, %r29, 1;
	sub.s32 	%r99, %r36, %r98;
	shr.u32 	%r100, %r28, 1;
	sub.s32 	%r101, %r157, %r100;
	mad.lo.s32 	%r102, %r101, %r27, %r99;
	add.s32 	%r103, %r102, %r162;
	cvta.to.global.u64 	%rd17, %rd3;
	mul.wide.s32 	%rd18, %r103, 8;
	add.s64 	%rd19, %rd17, %rd18;
	cvta.to.global.u64 	%rd20, %rd4;
	mad.lo.s32 	%r104, %r157, %r29, %r162;
	mul.wide.s32 	%rd21, %r104, 8;
	add.s64 	%rd22, %rd20, %rd21;
	ld.global.f64 	%fd46, [%rd22];
	ld.global.f64 	%fd47, [%rd19];
	fma.rn.f64 	%fd71, %fd47, %fd46, %fd76;
	bra.uni 	BB0_31;

BB0_30:
	add.f64 	%fd71, %fd76, 0d0000000000000000;

BB0_31:
	add.s32 	%r162, %r162, 1;
	mov.f64 	%fd76, %fd71;

BB0_32:
	setp.lt.u32	%p25, %r29, 4;
	@%p25 bra 	BB0_50;

BB0_33:
	mul.lo.s32 	%r17, %r157, %r29;
	shr.u32 	%r112, %r29, 1;
	sub.s32 	%r113, %r36, %r112;
	shr.u32 	%r114, %r28, 1;
	sub.s32 	%r115, %r157, %r114;
	mad.lo.s32 	%r116, %r115, %r27, %r113;
	add.s32 	%r117, %r116, %r162;
	cvta.to.global.u64 	%rd23, %rd3;
	mul.wide.s32 	%rd24, %r117, 8;
	add.s64 	%rd1, %rd23, %rd24;
	@%p1 bra 	BB0_36;

	shr.u32 	%r118, %r162, 31;
	add.s32 	%r119, %r162, %r118;
	shr.s32 	%r120, %r119, 1;
	sub.s32 	%r122, %r33, %r120;
	setp.lt.s32	%p26, %r122, 0;
	@%p26 bra 	BB0_36;

	ld.global.f64 	%fd48, [%rd1];
	add.s32 	%r123, %r162, %r17;
	cvta.to.global.u64 	%rd25, %rd4;
	mul.wide.s32 	%rd26, %r123, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.f64 	%fd49, [%rd27];
	fma.rn.f64 	%fd72, %fd48, %fd49, %fd71;
	bra.uni 	BB0_37;

BB0_36:
	add.f64 	%fd72, %fd71, 0d0000000000000000;

BB0_37:
	@%p1 bra 	BB0_40;

	add.s32 	%r124, %r162, 1;
	shr.u32 	%r125, %r124, 31;
	add.s32 	%r126, %r124, %r125;
	shr.s32 	%r127, %r126, 1;
	sub.s32 	%r129, %r33, %r127;
	setp.lt.s32	%p27, %r129, 0;
	@%p27 bra 	BB0_40;

	add.s32 	%r130, %r162, %r17;
	cvta.to.global.u64 	%rd28, %rd4;
	mul.wide.s32 	%rd29, %r130, 8;
	add.s64 	%rd30, %rd28, %rd29;
	ld.global.f64 	%fd50, [%rd30+8];
	ld.global.f64 	%fd51, [%rd1+8];
	fma.rn.f64 	%fd73, %fd51, %fd50, %fd72;
	bra.uni 	BB0_41;

BB0_40:
	add.f64 	%fd73, %fd72, 0d0000000000000000;

BB0_41:
	@%p1 bra 	BB0_44;

	add.s32 	%r131, %r162, 2;
	shr.u32 	%r132, %r131, 31;
	add.s32 	%r133, %r131, %r132;
	shr.s32 	%r134, %r133, 1;
	sub.s32 	%r136, %r33, %r134;
	setp.lt.s32	%p28, %r136, 0;
	@%p28 bra 	BB0_44;

	add.s32 	%r137, %r162, %r17;
	cvta.to.global.u64 	%rd31, %rd4;
	mul.wide.s32 	%rd32, %r137, 8;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.f64 	%fd52, [%rd33+16];
	ld.global.f64 	%fd53, [%rd1+16];
	fma.rn.f64 	%fd74, %fd53, %fd52, %fd73;
	bra.uni 	BB0_45;

BB0_44:
	add.f64 	%fd74, %fd73, 0d0000000000000000;

BB0_45:
	@%p1 bra 	BB0_48;

	add.s32 	%r138, %r162, 3;
	shr.u32 	%r139, %r138, 31;
	add.s32 	%r140, %r138, %r139;
	shr.s32 	%r141, %r140, 1;
	sub.s32 	%r143, %r33, %r141;
	setp.lt.s32	%p29, %r143, 0;
	@%p29 bra 	BB0_48;

	add.s32 	%r144, %r162, %r17;
	cvta.to.global.u64 	%rd34, %rd4;
	mul.wide.s32 	%rd35, %r144, 8;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.f64 	%fd54, [%rd36+24];
	ld.global.f64 	%fd55, [%rd1+24];
	fma.rn.f64 	%fd71, %fd55, %fd54, %fd74;
	bra.uni 	BB0_49;

BB0_48:
	add.f64 	%fd71, %fd74, 0d0000000000000000;

BB0_49:
	add.s32 	%r162, %r162, 4;
	setp.lt.u32	%p30, %r162, %r29;
	mov.f64 	%fd76, %fd71;
	@%p30 bra 	BB0_33;

BB0_50:
	add.s32 	%r157, %r157, 1;
	setp.lt.u32	%p31, %r157, %r28;
	@%p31 bra 	BB0_4;
	bra.uni 	BB0_59;

BB0_51:
	and.b32  	%r148, %r28, 3;
	mov.u32 	%r166, 1;
	mov.u32 	%r168, 0;
	setp.eq.s32	%p32, %r148, 0;
	@%p32 bra 	BB0_57;

	setp.eq.s32	%p33, %r148, 1;
	@%p33 bra 	BB0_56;

	setp.eq.s32	%p34, %r148, 2;
	@%p34 bra 	BB0_55;

	mov.u32 	%r166, 2;

BB0_55:
	mov.u32 	%r168, %r166;

BB0_56:
	add.s32 	%r168, %r168, 1;

BB0_57:
	setp.lt.u32	%p35, %r28, 4;
	@%p35 bra 	BB0_59;

BB0_58:
	add.s32 	%r168, %r168, 4;
	setp.lt.u32	%p36, %r168, %r28;
	@%p36 bra 	BB0_58;

BB0_59:
	setp.lt.f64	%p37, %fd76, 0d0000000000000000;
	selp.f64	%fd58, 0d0000000000000000, %fd76, %p37;
	cvta.to.global.u64 	%rd37, %rd2;
	mul.wide.u32 	%rd38, %r36, 8;
	add.s64 	%rd39, %rd37, %rd38;
	st.global.f64 	[%rd39], %fd58;

BB0_60:
	ret;
}


