{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552200338821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552200338822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 10:15:38 2019 " "Processing started: Sun Mar 10 10:15:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552200338822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552200338822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CA12 -c CA12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CA12 -c CA12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552200338822 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552200339203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traning_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file traning_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Training_Datapath " "Found entity 1: Training_Datapath" {  } { { "Traning_Datapath.v" "" { Text "C:/Users/ss/Desktop/gg/Traning_Datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Training_controler.v(50) " "Verilog HDL information at Training_controler.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "Training_controler.v" "" { Text "C:/Users/ss/Desktop/gg/Training_controler.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1552200339262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "training_controler.v 1 1 " "Found 1 design units, including 1 entities, in source file training_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Training_controller " "Found entity 1: Training_controller" {  } { { "Training_controler.v" "" { Text "C:/Users/ss/Desktop/gg/Training_controler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "training.v 1 1 " "Found 1 design units, including 1 entities, in source file training.v" { { "Info" "ISGN_ENTITY_NAME" "1 Training " "Found entity 1: Training" {  } { { "Training.v" "" { Text "C:/Users/ss/Desktop/gg/Training.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_training.v 1 1 " "Found 1 design units, including 1 entities, in source file test_training.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestT " "Found entity 1: TestT" {  } { { "Test_Training.v" "" { Text "C:/Users/ss/Desktop/gg/Test_Training.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign.v 1 1 " "Found 1 design units, including 1 entities, in source file sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign " "Found entity 1: Sign" {  } { { "Sign.v" "" { Text "C:/Users/ss/Desktop/gg/Sign.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register14.v 1 1 " "Found 1 design units, including 1 entities, in source file register14.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg14 " "Found entity 1: Reg14" {  } { { "Register14.v" "" { Text "C:/Users/ss/Desktop/gg/Register14.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.v 1 1 " "Found 1 design units, including 1 entities, in source file register2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg2 " "Found entity 1: Reg2" {  } { { "Register2.v" "" { Text "C:/Users/ss/Desktop/gg/Register2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reg7 " "Found entity 1: Reg7" {  } { { "Register.v" "" { Text "C:/Users/ss/Desktop/gg/Register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1ForX " "Found entity 1: MUX4to1ForX" {  } { { "MUX4to1.v" "" { Text "C:/Users/ss/Desktop/gg/MUX4to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1forold.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1forold.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4to1ForOld " "Found entity 1: MUX4to1ForOld" {  } { { "Mux3to1ForOld.v" "" { Text "C:/Users/ss/Desktop/gg/Mux3to1ForOld.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/ss/Desktop/gg/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cmp " "Found entity 1: Cmp" {  } { { "Compare.v" "" { Text "C:/Users/ss/Desktop/gg/Compare.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552200339301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552200339301 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "Cmp Compare.v(10) " "Verilog HDL Continuous Assignment error at Compare.v(10): object \"Cmp\" on left-hand side of assignment must have a net type" {  } { { "Compare.v" "" { Text "C:/Users/ss/Desktop/gg/Compare.v" 10 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Quartus II" 0 -1 1552200339302 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ss/Desktop/gg/output_files/CA12.map.smsg " "Generated suppressed messages file C:/Users/ss/Desktop/gg/output_files/CA12.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1552200339334 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552200339415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 10 10:15:39 2019 " "Processing ended: Sun Mar 10 10:15:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552200339415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552200339415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552200339415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552200339415 ""}
