Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: Arm.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Arm.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Arm"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Arm
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Servo.v" into library work
Parsing module <Servo>.
Analyzing Verilog file "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" into library work
Parsing module <Arm>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Arm>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 63: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 77: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 100: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 106: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 123: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 129: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 146: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 149: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 59: Assignment to CLAW_FLAG0 ignored, since the identifier is never used

Elaborating module <Servo>.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Servo.v" Line 40: Result of 21-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:413 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Servo.v" Line 42: Result of 32-bit expression is truncated to fit in 20-bit target.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 172: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 181: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.
WARNING:HDLCompiler:189 - "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v" Line 190: Size mismatch in connection of port <COUNT>. Formal port size is 27-bit while actual signal size is 28-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Arm>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Arm.v".
        CLAW_CLOSE = 199218
        CLAW_OPEN = 1
        UPPER_PICKUP = 31248
        UPPER_DROPOFF = 191394
        LOWER_PICKUP = 183400
        LOWER_DROPOFF = 113274
WARNING:Xst:647 - Input <SW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <CLAW_DESIRED>.
    Found 20-bit register for signal <JOINTHIGH_DESIRED>.
    Found 20-bit register for signal <JOINTLOW_DESIRED>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <LED0>.
    Found 3-bit register for signal <debounce>.
    Found 28-bit register for signal <COUNT>.
    Found 28-bit adder for signal <COUNT[27]_GND_1_o_add_2_OUT> created at line 63.
    Found 3-bit adder for signal <debounce[2]_GND_1_o_add_29_OUT> created at line 146.
    Found 3-bit adder for signal <state[2]_GND_1_o_add_31_OUT> created at line 149.
    Found 28-bit comparator greater for signal <n0003> created at line 60
    Found 3-bit comparator greater for signal <debounce[2]_PWR_1_o_LessThan_29_o> created at line 142
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <Arm> synthesized.

Synthesizing Unit <Servo>.
    Related source file is "C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Arm System\pwm\Servo.v".
    Found 1-bit register for signal <PWM>.
    Found 1-bit register for signal <FLAG>.
    Found 20-bit register for signal <value>.
    Found 20-bit adder for signal <value[19]_GND_2_o_add_2_OUT> created at line 40.
    Found 20-bit subtractor for signal <GND_2_o_GND_2_o_sub_5_OUT<19:0>> created at line 42.
    Found 20-bit comparator greater for signal <value[19]_DESIRED[19]_LessThan_2_o> created at line 39
    Found 20-bit comparator lessequal for signal <DESIRED[19]_value[19]_LessThan_4_o> created at line 41
    Found 27-bit comparator lessequal for signal <n0007> created at line 49
    Found 20-bit comparator equal for signal <value[19]_DESIRED[19]_equal_11_o> created at line 54
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <Servo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 20-bit addsub                                         : 3
 28-bit adder                                          : 1
 3-bit adder                                           : 2
# Registers                                            : 16
 1-bit register                                        : 7
 20-bit register                                       : 6
 28-bit register                                       : 1
 3-bit register                                        : 2
# Comparators                                          : 14
 20-bit comparator equal                               : 3
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 5
 20-bit 2-to-1 multiplexer                             : 4
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Arm>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
The following registers are absorbed into counter <debounce>: 1 register on signal <debounce>.
Unit <Arm> synthesized (advanced).

Synthesizing (advanced) Unit <Servo>.
The following registers are absorbed into counter <value>: 1 register on signal <value>.
Unit <Servo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 20-bit updown counter                                 : 3
 28-bit up counter                                     : 1
 3-bit up counter                                      : 2
# Registers                                            : 67
 Flip-Flops                                            : 67
# Comparators                                          : 14
 20-bit comparator equal                               : 3
 20-bit comparator greater                             : 3
 20-bit comparator lessequal                           : 3
 27-bit comparator lessequal                           : 3
 28-bit comparator greater                             : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 4
 20-bit 2-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_16 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_14 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_6 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTHIGH_DESIRED_3 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_8 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_7 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_6 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch JOINTLOW_DESIRED_3 hinder the constant cleaning in the block Arm.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <CLAW_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_15> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_14> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_13> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_12> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_10> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_8> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_7> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_6> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_3> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <CLAW_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_15> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_11> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_5> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTLOW_DESIRED_0> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_19> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_18> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_13> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_11> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_10> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_9> has a constant value of 1 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_2> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <JOINTHIGH_DESIRED_0> has a constant value of 0 in block <Arm>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_7> in Unit <Arm> is equivalent to the following 5 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_8> <JOINTHIGH_DESIRED_17> <JOINTLOW_DESIRED_4> <JOINTLOW_DESIRED_12> <JOINTLOW_DESIRED_16> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_1> in Unit <Arm> is equivalent to the following 5 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_5> <JOINTHIGH_DESIRED_15> <JOINTLOW_DESIRED_1> <JOINTLOW_DESIRED_9> <JOINTLOW_DESIRED_13> 
INFO:Xst:2261 - The FF/Latch <CLAW_DESIRED_1> in Unit <Arm> is equivalent to the following 6 FFs/Latches, which will be removed : <CLAW_DESIRED_4> <CLAW_DESIRED_5> <CLAW_DESIRED_9> <CLAW_DESIRED_11> <CLAW_DESIRED_16> <CLAW_DESIRED_17> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_3> in Unit <Arm> is equivalent to the following 4 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_6> <JOINTHIGH_DESIRED_16> <JOINTLOW_DESIRED_7> <JOINTLOW_DESIRED_8> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_14> in Unit <Arm> is equivalent to the following 2 FFs/Latches, which will be removed : <JOINTLOW_DESIRED_3> <JOINTLOW_DESIRED_6> 
INFO:Xst:2261 - The FF/Latch <JOINTHIGH_DESIRED_4> in Unit <Arm> is equivalent to the following 3 FFs/Latches, which will be removed : <JOINTHIGH_DESIRED_12> <JOINTLOW_DESIRED_14> <JOINTLOW_DESIRED_17> 

Optimizing unit <Arm> ...

Optimizing unit <Servo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Arm, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 109
 Flip-Flops                                            : 109

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Arm.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 613
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 30
#      LUT2                        : 94
#      LUT3                        : 21
#      LUT4                        : 132
#      LUT5                        : 17
#      LUT6                        : 13
#      MUXCY                       : 209
#      VCC                         : 1
#      XORCY                       : 88
# FlipFlops/Latches                : 109
#      FD                          : 6
#      FDE                         : 75
#      FDR                         : 28
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             109  out of  18224     0%  
 Number of Slice LUTs:                  314  out of   9112     3%  
    Number used as Logic:               314  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    323
   Number with an unused Flip Flop:     214  out of    323    66%  
   Number with an unused LUT:             9  out of    323     2%  
   Number of fully used LUT-FF pairs:   100  out of    323    30%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 49    |
COUNT_8                            | BUFG                   | 60    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.190ns (Maximum Frequency: 192.684MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.762ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.975ns (frequency: 251.567MHz)
  Total number of paths / destination ports: 1719 / 90
-------------------------------------------------------------------------
Delay:               3.975ns (Levels of Logic = 6)
  Source:            COUNT_8 (FF)
  Destination:       COUNT_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: COUNT_8 to COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.174  COUNT_8 (COUNT_8)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0003_lut<0> (Mcompar_n0003_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0003_cy<0> (Mcompar_n0003_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0003_cy<1> (Mcompar_n0003_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0003_cy<2> (Mcompar_n0003_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0003_cy<3> (Mcompar_n0003_cy<3>)
     MUXCY:CI->O          28   0.258   1.234  Mcompar_n0003_cy<4> (Mcompar_n0003_cy<4>)
     FDR:R                     0.430          COUNT_0
    ----------------------------------------
    Total                      3.975ns (1.567ns logic, 2.408ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNT_8'
  Clock period: 5.190ns (frequency: 192.684MHz)
  Total number of paths / destination ports: 33180 / 120
-------------------------------------------------------------------------
Delay:               5.190ns (Levels of Logic = 13)
  Source:            claw/value_0 (FF)
  Destination:       claw/value_19 (FF)
  Source Clock:      COUNT_8 rising
  Destination Clock: COUNT_8 rising

  Data Path: claw/value_0 to claw/value_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.447   1.031  claw/value_0 (claw/value_0)
     LUT4:I1->O            1   0.205   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_lut<0> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<0> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<1> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<2> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<3> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<4> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<5> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<6> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<7> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<8> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<8>)
     MUXCY:CI->O          22   0.019   1.134  claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<9> (claw/Mcompar_value[19]_DESIRED[19]_LessThan_2_o_cy<9>)
     LUT1:I0->O            1   0.205   0.000  claw/_n0026_inv1_cy_rt (claw/_n0026_inv1_cy_rt)
     MUXCY:S->O           20   0.411   1.092  claw/_n0026_inv1_cy (claw/_n0026_inv)
     FDE:CE                    0.322          claw/value_0
    ----------------------------------------
    Total                      5.190ns (1.933ns logic, 3.257ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              3.762ns (Levels of Logic = 1)
  Source:            jointlow/FLAG (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      CLK rising

  Data Path: jointlow/FLAG to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.447   0.744  jointlow/FLAG (jointlow/FLAG)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      3.762ns (3.018ns logic, 0.744ns route)
                                       (80.2% logic, 19.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.975|         |         |         |
COUNT_8        |    2.444|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock COUNT_8
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.616|         |         |         |
COUNT_8        |    5.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.78 secs
 
--> 

Total memory usage is 255888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :    6 (   0 filtered)

