ARM GAS  /tmp/ccAFiJUS.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.I2C_WriteAdress,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	I2C_WriteAdress:
  24              	.LVL0:
  25              	.LFB818:
  26              		.file 1 "Core/Src/i2c.c"
   1:Core/Src/i2c.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2c.c **** /**
   3:Core/Src/i2c.c ****   ******************************************************************************
   4:Core/Src/i2c.c ****   * @file    i2c.c
   5:Core/Src/i2c.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2c.c ****   *          of the I2C instances.
   7:Core/Src/i2c.c ****   ******************************************************************************
   8:Core/Src/i2c.c ****   * @attention
   9:Core/Src/i2c.c ****   *
  10:Core/Src/i2c.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/i2c.c ****   * All rights reserved.
  12:Core/Src/i2c.c ****   *
  13:Core/Src/i2c.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2c.c ****   * in the root directory of this software component.
  15:Core/Src/i2c.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2c.c ****   *
  17:Core/Src/i2c.c ****   ******************************************************************************
  18:Core/Src/i2c.c ****   */
  19:Core/Src/i2c.c **** /* USER CODE END Header */
  20:Core/Src/i2c.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2c.c **** #include "i2c.h"
  22:Core/Src/i2c.c **** 
  23:Core/Src/i2c.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2c.c **** #include "tim.h"
  25:Core/Src/i2c.c **** #include "typedef.h"
  26:Core/Src/i2c.c **** #include "usart.h"
  27:Core/Src/i2c.c **** #include <stdio.h>
  28:Core/Src/i2c.c **** 
  29:Core/Src/i2c.c **** //defines---------------------------------------------------------------------------//
  30:Core/Src/i2c.c **** #define   I2C_DELAY               100
  31:Core/Src/i2c.c **** #define   RTC_I2C                 I2C1
  32:Core/Src/i2c.c **** #define 	I2C_REQUEST_WRITE       0x00
ARM GAS  /tmp/ccAFiJUS.s 			page 2


  33:Core/Src/i2c.c **** #define 	I2C_REQUEST_READ        0x01
  34:Core/Src/i2c.c **** 
  35:Core/Src/i2c.c **** //variables--------------------------------------------------------------------------------//
  36:Core/Src/i2c.c **** I2C_status_t I2Cstatus = I2C_OK;
  37:Core/Src/i2c.c **** 
  38:Core/Src/i2c.c **** /* USER CODE END 0 */
  39:Core/Src/i2c.c **** 
  40:Core/Src/i2c.c **** /* I2C1 init function */
  41:Core/Src/i2c.c **** void MX_I2C1_Init(void)
  42:Core/Src/i2c.c **** {
  43:Core/Src/i2c.c **** 
  44:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 0 */
  45:Core/Src/i2c.c **** 
  46:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 0 */
  47:Core/Src/i2c.c **** 
  48:Core/Src/i2c.c ****   LL_I2C_InitTypeDef I2C_InitStruct = {0};
  49:Core/Src/i2c.c **** 
  50:Core/Src/i2c.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
  51:Core/Src/i2c.c **** 
  52:Core/Src/i2c.c ****   LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
  53:Core/Src/i2c.c ****   /**I2C1 GPIO Configuration
  54:Core/Src/i2c.c ****   PB6   ------> I2C1_SCL
  55:Core/Src/i2c.c ****   PB7   ------> I2C1_SDA
  56:Core/Src/i2c.c ****   */
  57:Core/Src/i2c.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
  58:Core/Src/i2c.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  59:Core/Src/i2c.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  60:Core/Src/i2c.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
  61:Core/Src/i2c.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  62:Core/Src/i2c.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
  63:Core/Src/i2c.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  64:Core/Src/i2c.c **** 
  65:Core/Src/i2c.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
  66:Core/Src/i2c.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
  67:Core/Src/i2c.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
  68:Core/Src/i2c.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
  69:Core/Src/i2c.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
  70:Core/Src/i2c.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
  71:Core/Src/i2c.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  72:Core/Src/i2c.c **** 
  73:Core/Src/i2c.c ****   /* Peripheral clock enable */
  74:Core/Src/i2c.c ****   LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
  75:Core/Src/i2c.c **** 
  76:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 1 */
  77:Core/Src/i2c.c **** 
  78:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 1 */
  79:Core/Src/i2c.c **** 
  80:Core/Src/i2c.c ****   /** I2C Initialization
  81:Core/Src/i2c.c ****   */
  82:Core/Src/i2c.c ****   LL_I2C_EnableClockStretching(I2C1);
  83:Core/Src/i2c.c ****   LL_I2C_SetOwnAddress2(I2C1, 0);
  84:Core/Src/i2c.c ****   I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
  85:Core/Src/i2c.c ****   I2C_InitStruct.ClockSpeed = 400000;
  86:Core/Src/i2c.c ****   I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
  87:Core/Src/i2c.c ****   I2C_InitStruct.OwnAddress1 = 0;
  88:Core/Src/i2c.c ****   I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
  89:Core/Src/i2c.c ****   I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
ARM GAS  /tmp/ccAFiJUS.s 			page 3


  90:Core/Src/i2c.c ****   LL_I2C_Init(I2C1, &I2C_InitStruct);
  91:Core/Src/i2c.c ****   LL_I2C_DisableOwnAddress2(I2C1);
  92:Core/Src/i2c.c ****   LL_I2C_DisableGeneralCall(I2C1);
  93:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 2 */
  94:Core/Src/i2c.c **** 
  95:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 2 */
  96:Core/Src/i2c.c **** 
  97:Core/Src/i2c.c **** }
  98:Core/Src/i2c.c **** 
  99:Core/Src/i2c.c **** /* USER CODE BEGIN 1 */
 100:Core/Src/i2c.c **** //------------------------------------------------------------------------------//
 101:Core/Src/i2c.c **** static uint8_t I2C_WriteAdress (uint16_t reg_addr, uint32_t delay)
 102:Core/Src/i2c.c **** {
  27              		.loc 1 102 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 102 1 is_stmt 0 view .LVU1
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 83B0     		sub	sp, sp, #12
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
 103:Core/Src/i2c.c ****   I2Cstatus = I2C_OK;
  41              		.loc 1 103 3 is_stmt 1 view .LVU2
  42              		.loc 1 103 13 is_stmt 0 view .LVU3
  43 0004 2C4B     		ldr	r3, .L13
  44 0006 0022     		movs	r2, #0
  45 0008 1A70     		strb	r2, [r3]
 104:Core/Src/i2c.c ****   //static uint64_t timeout_delay = 0;
 105:Core/Src/i2c.c **** 	if ((I2Cstatus = LL_I2C_IsActiveFlag_BUSY(RTC_I2C)) != I2C_OK) 
  46              		.loc 1 105 2 is_stmt 1 view .LVU4
  47              	.LVL1:
  48              	.LBB88:
  49              	.LBI88:
  50              		.file 2 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @file    stm32l1xx_ll_i2c.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief   Header file of I2C LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   ******************************************************************************
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @attention
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * Copyright (c) 2016 STMicroelectronics.
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * All rights reserved.
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *
  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * in the root directory of this software component.
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   ******************************************************************************
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
ARM GAS  /tmp/ccAFiJUS.s 			page 4


  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #ifndef __STM32L1xx_LL_I2C_H
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __STM32L1xx_LL_I2C_H
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #ifdef __cplusplus
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** extern "C" {
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #endif
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #include "stm32l1xx.h"
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @addtogroup STM32L1xx_LL_Driver
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #if defined (I2C1) || defined (I2C2)
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL I2C
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Private constants ---------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Constants I2C Private Constants
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Defines used to perform compute and check in the macros */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_MAX_SPEED_STANDARD           100000U
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_MAX_SPEED_FAST               400000U
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Private macros ------------------------------------------------------------*/
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_Private_Macros I2C Private Macros
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Exported types ------------------------------------------------------------*/
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #if defined(USE_FULL_LL_DRIVER)
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_ES_INIT I2C Exported Init structure
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** typedef struct
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t PeripheralMode;      /*!< Specifies the peripheral mode.
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MOD
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
ARM GAS  /tmp/ccAFiJUS.s 			page 5


  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t ClockSpeed;          /*!< Specifies the clock frequency.
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This parameter must be set to a value lower than 400kHz (in Hz
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      or @ref LL_I2C_SetDutyCycle() or @ref LL_I2C_SetClockSpeedMode
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t DutyCycle;           /*!< Specifies the I2C fast mode duty cycle.
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_DUTYCYCLE
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t OwnAddress1;         /*!< Specifies the device own address 1.
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This parameter must be a value between Min_Data = 0x00 and Max
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t TypeAcknowledge;     /*!< Specifies the ACKnowledge or Non ACKnowledge condition after t
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDG
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t OwnAddrSize;         /*!< Specifies the device own address 1 size (7-bit or 10-bit).
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                      This feature can be modified afterwards using unitary function
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** } LL_I2C_InitTypeDef;
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #endif /*USE_FULL_LL_DRIVER*/
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Exported constants --------------------------------------------------------*/
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Constants I2C Exported Constants
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief    Flags defines which can be used with LL_I2C_ReadReg function
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_SB                       I2C_SR1_SB              /*!< Start Bit (master mode)   
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_ADDR                     I2C_SR1_ADDR            /*!< Address sent (master mode)
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                                                          Address matched flag (slav
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_BTF                      I2C_SR1_BTF             /*!< Byte Transfer Finished fla
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_ADD10                    I2C_SR1_ADD10           /*!< 10-bit header sent (master
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_STOPF                    I2C_SR1_STOPF           /*!< Stop detection flag (slave
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_RXNE                     I2C_SR1_RXNE            /*!< Data register not empty (r
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_TXE                      I2C_SR1_TXE             /*!< Data register empty (trans
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_BERR                     I2C_SR1_BERR            /*!< Bus error                 
 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_ARLO                     I2C_SR1_ARLO            /*!< Arbitration lost          
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_AF                       I2C_SR1_AF              /*!< Acknowledge failure flag  
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_OVR                      I2C_SR1_OVR             /*!< Overrun/Underrun          
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_PECERR                   I2C_ISR_PECERR          /*!< PEC Error in reception (SM
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_TIMEOUT                  I2C_ISR_TIMEOUT         /*!< Timeout detection flag (SM
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR1_SMALERT                  I2C_ISR_SMALERT         /*!< SMBus alert (SMBus mode)  
ARM GAS  /tmp/ccAFiJUS.s 			page 6


 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_MSL                      I2C_SR2_MSL             /*!< Master/Slave flag         
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_BUSY                     I2C_SR2_BUSY            /*!< Bus busy flag             
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_TRA                      I2C_SR2_TRA             /*!< Transmitter/receiver direc
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_GENCALL                  I2C_SR2_GENCALL         /*!< General call address (Slav
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_SMBDEFAULT               I2C_SR2_SMBDEFAULT      /*!< SMBus Device default addre
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_SMBHOST                  I2C_SR2_SMBHOST         /*!< SMBus Host address (Slave 
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_SR2_DUALF                    I2C_SR2_DUALF           /*!< Dual flag  (Slave mode)   
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_IT IT Defines
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief    IT defines which can be used with LL_I2C_ReadReg and  LL_I2C_WriteReg functions
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_CR2_ITEVTEN                  I2C_CR2_ITEVTEN         /*!< Events interrupts enable *
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_CR2_ITBUFEN                  I2C_CR2_ITBUFEN         /*!< Buffer interrupts enable *
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_CR2_ITERREN                  I2C_CR2_ITERREN         /*!< Error interrupts enable  *
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_7BIT             0x00004000U                                /*!< Own add
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_OWNADDRESS1_10BIT            (uint32_t)(I2C_OAR1_ADDMODE | 0x00004000U) /*!< Own add
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DUTYCYCLE Fast Mode Duty Cycle
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_DUTYCYCLE_2                  0x00000000U             /*!< I2C fast mode Tlow/Thigh =
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_DUTYCYCLE_16_9               I2C_CCR_DUTY            /*!< I2C fast mode Tlow/Thigh =
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_CLOCK_SPEED_MODE Master Clock Speed Mode
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_CLOCK_SPEED_STANDARD_MODE    0x00000000U             /*!< Master clock speed range i
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_CLOCK_SPEED_FAST_MODE        I2C_CCR_FS              /*!< Master clock speed range i
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_MODE_I2C                     0x00000000U                                            
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_HOST              (uint32_t)(I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_EN
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE            I2C_CR1_SMBUS                                          
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_MODE_SMBUS_DEVICE_ARP        (uint32_t)(I2C_CR1_SMBUS | I2C_CR1_ENARP)              
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
ARM GAS  /tmp/ccAFiJUS.s 			page 7


 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_ACK                          I2C_CR1_ACK             /*!< ACK is sent after current 
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_NACK                         0x00000000U             /*!< NACK is sent after current
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EC_DIRECTION Read Write Direction
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_DIRECTION_WRITE              I2C_SR2_TRA             /*!< Bus is in write transfer *
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_DIRECTION_READ               0x00000000U             /*!< Bus is in read transfer  *
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Exported macro ------------------------------------------------------------*/
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Macros I2C Exported Macros
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Write a value in I2C register
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __REG__ Register to be written
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __VALUE__ Value to be written in the register
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Read a value in I2C register
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __INSTANCE__ I2C Instance
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __REG__ Register to be read
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Register value
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EM_Exported_Macros_Helper Exported Macros Helper
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
ARM GAS  /tmp/ccAFiJUS.s 			page 8


 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Convert Peripheral Clock Frequency in Mhz.
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value of peripheral clock (in Mhz)
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_FREQ_HZ_TO_MHZ(__PCLK__)                               (uint32_t)((__PCLK__)/10000
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Convert Peripheral Clock Frequency in Hz.
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Mhz).
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value of peripheral clock (in Hz)
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_FREQ_MHZ_TO_HZ(__PCLK__)                               (uint32_t)((__PCLK__)*10000
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Compute I2C Clock rising time.
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __FREQRANGE__ This parameter must be a value of peripheral clock (in Mhz).
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value lower than 400kHz (in Hz).
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x02 and Max_Data=0x3F
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_RISE_TIME(__FREQRANGE__, __SPEED__)                    (uint32_t)(((__SPEED__) <= 
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Compute Speed clock range to a Clock Control Register (I2C_CCR_CCR) value.
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value lower than 400kHz (in Hz).
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __DUTYCYCLE__ This parameter can be one of the following values:
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x004 and Max_Data=0xFFF, except in FAST DUTY mode where Min_Dat
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_SPEED_TO_CCR(__PCLK__, __SPEED__, __DUTYCYCLE__)       (uint32_t)(((__SPEED__) <= 
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                                                                   (__LL_I2C_SPEED_S
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                                                                   (__LL_I2C_SPEED_F
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Compute Speed Standard clock range to a Clock Control Register (I2C_CCR_CCR) value.
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value lower than 100kHz (in Hz).
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x004 and Max_Data=0xFFF.
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_SPEED_STANDARD_TO_CCR(__PCLK__, __SPEED__)             (uint32_t)(((((__PCLK__)/((
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Compute Speed Fast clock range to a Clock Control Register (I2C_CCR_CCR) value.
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __PCLK__ This parameter must be a value of peripheral clock (in Hz).
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __SPEED__ This parameter must be a value between Min_Data=100Khz and Max_Data=400Khz (i
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __DUTYCYCLE__ This parameter can be one of the following values:
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x001 and Max_Data=0xFFF
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_SPEED_FAST_TO_CCR(__PCLK__, __SPEED__, __DUTYCYCLE__)  (uint32_t)(((__DUTYCYCLE__)
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                                                             (((((__PCLK__) / ((__SP
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                                                             (((((__PCLK__) / ((__SP
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
ARM GAS  /tmp/ccAFiJUS.s 			page 9


 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the Least significant bits of a 10-Bits address.
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __ADDRESS__ This parameter must be a value of a 10-Bits slave address.
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_10BIT_ADDRESS(__ADDRESS__)                             ((uint8_t)((uint16_t)((__AD
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Convert a 10-Bits address to a 10-Bits header with Write direction.
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __ADDRESS__ This parameter must be a value of a 10-Bits slave address.
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0xF0 and Max_Data=0xF6
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_10BIT_HEADER_WRITE(__ADDRESS__)                        ((uint8_t)((uint16_t)((uint
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Convert a 10-Bits address to a 10-Bits header with Read direction.
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  __ADDRESS__ This parameter must be a value of a 10-Bits slave address.
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0xF1 and Max_Data=0xF7
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** #define __LL_I2C_10BIT_HEADER_READ(__ADDRESS__)                         ((uint8_t)((uint16_t)((uint
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /* Exported functions --------------------------------------------------------*/
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_Exported_Functions I2C Exported Functions
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Configuration Configuration
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable I2C peripheral (PE = 1).
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Enable
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable I2C peripheral (PE = 0).
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_Disable
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccAFiJUS.s 			page 10


 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is enabled or disabled.
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          PE            LL_I2C_IsEnabled
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE));
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable DMA transmission requests.
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_EnableDMAReq_TX
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable DMA transmission requests.
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_DisableDMAReq_TX
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if DMA transmission requests are enabled or disabled.
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_IsEnabledDMAReq_TX
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx)
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_DMAEN) == (I2C_CR2_DMAEN));
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable DMA reception requests.
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_EnableDMAReq_RX
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
ARM GAS  /tmp/ccAFiJUS.s 			page 11


 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable DMA reception requests.
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_DisableDMAReq_RX
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_DMAEN);
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if DMA reception requests are enabled or disabled.
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          DMAEN         LL_I2C_IsEnabledDMAReq_RX
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx)
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_DMAEN) == (I2C_CR2_DMAEN));
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the data register address used for DMA transfer.
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll DR           DR            LL_I2C_DMA_GetRegAddr
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Address of data register
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx)
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t) & (I2Cx->DR);
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable Clock stretching.
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable Clock stretching.
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_DisableClockStretching
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
ARM GAS  /tmp/ccAFiJUS.s 			page 12


 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if Clock stretching is enabled or disabled.
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          NOSTRETCH     LL_I2C_IsEnabledClockStretching
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx)
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH));
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable General Call.
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   When enabled the Address 0x00 is ACKed.
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ENGC          LL_I2C_EnableGeneralCall
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable General Call.
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   When disabled the Address 0x00 is NACKed.
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if General Call is enabled or disabled.
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ENGC          LL_I2C_IsEnabledGeneralCall
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx)
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_ENGC) == (I2C_CR1_ENGC));
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Set the Own Address1.
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll OAR1         ADD0          LL_I2C_SetOwnAddress1\n
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         OAR1         ADD1_7        LL_I2C_SetOwnAddress1\n
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         OAR1         ADD8_9        LL_I2C_SetOwnAddress1\n
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         OAR1         ADDMODE       LL_I2C_SetOwnAddress1
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF.
ARM GAS  /tmp/ccAFiJUS.s 			page 13


 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  OwnAddrSize This parameter can be one of the following values:
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_7BIT
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_OWNADDRESS1_10BIT
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAdd
 537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnA
 539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Set the 7bits Own Address2.
 543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This action has no effect if own address2 is enabled.
 544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll OAR2         ADD2          LL_I2C_SetOwnAddress2
 545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
 547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
 550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable acknowledge on Own Address2 match address.
 556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll OAR2         ENDUAL        LL_I2C_EnableOwnAddress2
 557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)
 561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable  acknowledge on Own Address2 match address.
 567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
 568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
 572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if Own Address1 acknowledge is enabled or disabled.
 578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll OAR2         ENDUAL        LL_I2C_IsEnabledOwnAddress2
 579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx)
 583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL) == (I2C_OAR2_ENDUAL));
 585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
ARM GAS  /tmp/ccAFiJUS.s 			page 14


 588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure the Peripheral clock frequency.
 589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          FREQ          LL_I2C_SetPeriphClock
 590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  PeriphClock Peripheral Clock (in Hz)
 592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetPeriphClock(I2C_TypeDef *I2Cx, uint32_t PeriphClock)
 595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock));
 597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the Peripheral clock frequency.
 601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          FREQ          LL_I2C_GetPeriphClock
 602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value of Peripheral Clock (in Hz)
 604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetPeriphClock(I2C_TypeDef *I2Cx)
 606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(__LL_I2C_FREQ_MHZ_TO_HZ(READ_BIT(I2Cx->CR2, I2C_CR2_FREQ)));
 608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure the Duty cycle (Fast mode only).
 612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CCR          DUTY          LL_I2C_SetDutyCycle
 613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  DutyCycle This parameter can be one of the following values:
 615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetDutyCycle(I2C_TypeDef *I2Cx, uint32_t DutyCycle)
 620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, I2C_CCR_DUTY, DutyCycle);
 622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the Duty cycle (Fast mode only).
 626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CCR          DUTY          LL_I2C_GetDutyCycle
 627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetDutyCycle(I2C_TypeDef *I2Cx)
 633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CCR, I2C_CCR_DUTY));
 635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure the I2C master clock speed mode.
 639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CCR          FS            LL_I2C_SetClockSpeedMode
 640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  ClockSpeedMode This parameter can be one of the following values:
 642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_STANDARD_MODE
 643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_FAST_MODE
 644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
ARM GAS  /tmp/ccAFiJUS.s 			page 15


 645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetClockSpeedMode(I2C_TypeDef *I2Cx, uint32_t ClockSpeedMode)
 647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, I2C_CCR_FS, ClockSpeedMode);
 649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the the I2C master speed mode.
 653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CCR          FS            LL_I2C_GetClockSpeedMode
 654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_STANDARD_MODE
 657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_CLOCK_SPEED_FAST_MODE
 658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockSpeedMode(I2C_TypeDef *I2Cx)
 660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CCR, I2C_CCR_FS));
 662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure the SCL, SDA rising time.
 666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll TRISE        TRISE         LL_I2C_SetRiseTime
 668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  RiseTime This parameter must be a value between Min_Data=0x02 and Max_Data=0x3F.
 670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetRiseTime(I2C_TypeDef *I2Cx, uint32_t RiseTime)
 673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, RiseTime);
 675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the SCL, SDA rising time.
 679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll TRISE        TRISE         LL_I2C_GetRiseTime
 680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x02 and Max_Data=0x3F
 682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetRiseTime(I2C_TypeDef *I2Cx)
 684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->TRISE, I2C_TRISE_TRISE));
 686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure the SCL high and low period.
 690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CCR          CCR           LL_I2C_SetClockPeriod
 692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  ClockPeriod This parameter must be a value between Min_Data=0x004 and Max_Data=0xFFF, e
 694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetClockPeriod(I2C_TypeDef *I2Cx, uint32_t ClockPeriod)
 697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, I2C_CCR_CCR, ClockPeriod);
 699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
ARM GAS  /tmp/ccAFiJUS.s 			page 16


 702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the SCL high and low period.
 703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CCR          CCR           LL_I2C_GetClockPeriod
 704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x004 and Max_Data=0xFFF, except in FAST DUTY mode where Min_Dat
 706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetClockPeriod(I2C_TypeDef *I2Cx)
 708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CCR, I2C_CCR_CCR));
 710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure the SCL speed.
 714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This bit can only be programmed when the I2C is disabled (PE = 0).
 715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          FREQ          LL_I2C_ConfigSpeed\n
 716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         TRISE        TRISE         LL_I2C_ConfigSpeed\n
 717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CCR          FS            LL_I2C_ConfigSpeed\n
 718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CCR          DUTY          LL_I2C_ConfigSpeed\n
 719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CCR          CCR           LL_I2C_ConfigSpeed
 720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  PeriphClock Peripheral Clock (in Hz)
 722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  ClockSpeed This parameter must be a value lower than 400kHz (in Hz).
 723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  DutyCycle This parameter can be one of the following values:
 724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_2
 725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DUTYCYCLE_16_9
 726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpee
 729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                                         uint32_t DutyCycle)
 730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t freqrange = 0x0U;
 732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   uint32_t clockconfig = 0x0U;
 733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   /* Compute frequency range */
 735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   /* Configure I2Cx: Frequency range register */
 738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   /* Configure I2Cx: Rise Time register */
 741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 742:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 743:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   /* Configure Speed mode, Duty Cycle and Clock control register value */
 744:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 745:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   {
 746:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****     /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
 747:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****     clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 748:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                   __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 749:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                   DutyCycle;
 750:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   }
 751:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   else
 752:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   {
 753:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****     /* Set Speed mode at standard for Clock Speed request in standard clock range */
 754:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****     clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 755:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****                   __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 756:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   }
 757:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 758:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   /* Configure I2Cx: Clock control register */
ARM GAS  /tmp/ccAFiJUS.s 			page 17


 759:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 760:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 761:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 762:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 763:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Configure peripheral mode.
 764:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 765:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 766:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          SMBUS         LL_I2C_SetMode\n
 767:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR1          SMBTYPE       LL_I2C_SetMode\n
 768:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR1          ENARP         LL_I2C_SetMode
 769:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 770:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  PeripheralMode This parameter can be one of the following values:
 771:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 772:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 773:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 774:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 775:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 776:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 777:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
 778:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 779:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 780:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 781:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 782:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 783:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get peripheral mode.
 784:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 785:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 786:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          SMBUS         LL_I2C_GetMode\n
 787:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR1          SMBTYPE       LL_I2C_GetMode\n
 788:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR1          ENARP         LL_I2C_GetMode
 789:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 790:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
 791:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_I2C
 792:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_HOST
 793:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
 794:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
 795:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 796:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)
 797:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 798:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP));
 799:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 800:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 801:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 802:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable SMBus alert (Host or Device mode)
 803:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 804:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 805:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   SMBus Device mode:
 806:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         - SMBus Alert pin is drived low and
 807:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is enabled.
 808:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus Host mode:
 809:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         - SMBus Alert pin management is supported.
 810:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ALERT         LL_I2C_EnableSMBusAlert
 811:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 812:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 813:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 814:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)
 815:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
ARM GAS  /tmp/ccAFiJUS.s 			page 18


 816:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ALERT);
 817:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 818:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 819:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 820:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable SMBus alert (Host or Device mode)
 821:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 822:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 823:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   SMBus Device mode:
 824:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         - SMBus Alert pin is not drived (can be used as a standard GPIO) and
 825:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *           Alert Response Address Header acknowledge is disabled.
 826:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus Host mode:
 827:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         - SMBus Alert pin management is not supported.
 828:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ALERT         LL_I2C_DisableSMBusAlert
 829:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 830:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 831:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 832:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)
 833:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 834:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERT);
 835:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 836:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 837:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 838:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if SMBus alert (Host or Device mode) is enabled or disabled.
 839:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 840:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 841:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ALERT         LL_I2C_IsEnabledSMBusAlert
 842:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 843:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 844:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 845:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)
 846:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 847:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_ALERT) == (I2C_CR1_ALERT));
 848:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 849:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 850:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 851:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable SMBus Packet Error Calculation (PEC).
 852:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 853:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 854:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ENPEC         LL_I2C_EnableSMBusPEC
 855:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 856:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 857:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 858:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)
 859:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 860:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_ENPEC);
 861:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 862:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 863:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 864:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable SMBus Packet Error Calculation (PEC).
 865:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 866:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 867:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ENPEC         LL_I2C_DisableSMBusPEC
 868:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 869:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 870:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 871:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)
 872:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
ARM GAS  /tmp/ccAFiJUS.s 			page 19


 873:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENPEC);
 874:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 875:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 876:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 877:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if SMBus Packet Error Calculation (PEC) is enabled or disabled.
 878:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
 879:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
 880:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ENPEC         LL_I2C_IsEnabledSMBusPEC
 881:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 882:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 883:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 884:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)
 885:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 886:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_ENPEC) == (I2C_CR1_ENPEC));
 887:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 888:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 889:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 890:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
 891:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 892:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 893:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_IT_Management IT_Management
 894:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
 895:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 896:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 897:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 898:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable TXE interrupt.
 899:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_TX\n
 900:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_EnableIT_TX
 901:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 902:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 903:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 904:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)
 905:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 906:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
 907:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 908:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 909:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 910:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable TXE interrupt.
 911:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_TX\n
 912:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_DisableIT_TX
 913:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 914:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 915:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 916:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)
 917:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 918:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
 919:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 920:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 921:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 922:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if the TXE Interrupt is enabled or disabled.
 923:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_TX\n
 924:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_IsEnabledIT_TX
 925:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 926:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 927:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 928:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)
 929:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
ARM GAS  /tmp/ccAFiJUS.s 			page 20


 930:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN) == (I2C_CR2_ITEVTEN | I2C_CR2_ITBU
 931:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 932:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 933:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 934:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable RXNE interrupt.
 935:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_RX\n
 936:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_EnableIT_RX
 937:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 938:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 939:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 940:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)
 941:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 942:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
 943:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 944:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 945:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 946:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable RXNE interrupt.
 947:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_RX\n
 948:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_DisableIT_RX
 949:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 950:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 951:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 952:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)
 953:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 954:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN);
 955:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 956:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 957:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 958:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if the RXNE Interrupt is enabled or disabled.
 959:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_RX\n
 960:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR2          ITBUFEN       LL_I2C_IsEnabledIT_RX
 961:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 962:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
 963:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 964:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)
 965:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 966:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN | I2C_CR2_ITBUFEN) == (I2C_CR2_ITEVTEN | I2C_CR2_ITBU
 967:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 968:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 969:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 970:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable Events interrupts.
 971:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
 972:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Start Bit (SB)
 973:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Address sent, Address matched (ADDR)
 974:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         10-bit header sent (ADD10)
 975:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Stop detection  (STOPF)
 976:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Byte transfer finished (BTF)
 977:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *
 978:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt if Buffer interrupts are enabled too(using 
 979:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
 980:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
 981:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_EnableIT_EVT
 982:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
 983:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
 984:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
 985:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_EVT(I2C_TypeDef *I2Cx)
 986:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
ARM GAS  /tmp/ccAFiJUS.s 			page 21


 987:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
 988:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 989:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
 990:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
 991:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable Events interrupts.
 992:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these events will generate interrupt :
 993:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Start Bit (SB)
 994:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Address sent, Address matched (ADDR)
 995:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         10-bit header sent (ADD10)
 996:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Stop detection  (STOPF)
 997:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Byte transfer finished (BTF)
 998:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
 999:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1000:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_DisableIT_EVT
1001:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1002:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1003:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1004:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_EVT(I2C_TypeDef *I2Cx)
1005:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1006:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN);
1007:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1008:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1009:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1010:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if Events interrupts are enabled or disabled.
1011:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITEVTEN       LL_I2C_IsEnabledIT_EVT
1012:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1013:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1014:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1015:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_EVT(I2C_TypeDef *I2Cx)
1016:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1017:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITEVTEN) == (I2C_CR2_ITEVTEN));
1018:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1019:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1020:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1021:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable Buffer interrupts.
1022:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these Buffer events will generate interrupt if Events interrupts are enabled too
1023:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
1024:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1025:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITBUFEN       LL_I2C_EnableIT_BUF
1026:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1027:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1028:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1029:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_BUF(I2C_TypeDef *I2Cx)
1030:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1031:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
1032:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1033:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1034:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1035:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable Buffer interrupts.
1036:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these Buffer events will generate interrupt :
1037:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Receive buffer not empty (RXNE)
1038:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Transmit buffer empty (TXE)
1039:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITBUFEN       LL_I2C_DisableIT_BUF
1040:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1041:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1042:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1043:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_BUF(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccAFiJUS.s 			page 22


1044:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1045:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN);
1046:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1047:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1048:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1049:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if Buffer interrupts are enabled or disabled.
1050:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITBUFEN       LL_I2C_IsEnabledIT_BUF
1051:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1052:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1053:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1054:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_BUF(I2C_TypeDef *I2Cx)
1055:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1056:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITBUFEN) == (I2C_CR2_ITBUFEN));
1057:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1058:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1059:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1060:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable Error interrupts.
1061:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1062:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1063:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1064:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1065:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1066:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Acknowledge Failure(AF)
1067:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1068:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1069:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1070:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus Alert pin event detection (SMBALERT)
1071:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITERREN       LL_I2C_EnableIT_ERR
1072:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1073:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1074:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1075:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)
1076:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1077:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
1078:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1079:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1080:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1081:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable Error interrupts.
1082:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1083:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1084:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Any of these errors will generate interrupt :
1085:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Bus Error detection (BERR)
1086:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Arbitration Loss (ARLO)
1087:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Acknowledge Failure(AF)
1088:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         Overrun/Underrun (OVR)
1089:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus Timeout detection (TIMEOUT)
1090:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus PEC error detection (PECERR)
1091:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus Alert pin event detection (SMBALERT)
1092:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITERREN       LL_I2C_DisableIT_ERR
1093:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1094:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1095:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1096:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)
1097:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1098:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_ITERREN);
1099:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
ARM GAS  /tmp/ccAFiJUS.s 			page 23


1101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if Error interrupts are enabled or disabled.
1103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          ITERREN       LL_I2C_IsEnabledIT_ERR
1104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)
1108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_ITERREN) == (I2C_CR2_ITERREN));
1110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
1114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_FLAG_management FLAG_management
1117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
1118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Transmit data register empty flag.
1122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: When next data is written in Transmit data register.
1123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When Transmit data register is empty.
1124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          TXE           LL_I2C_IsActiveFlag_TXE
1125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)
1129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_TXE) == (I2C_SR1_TXE));
1131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Byte Transfer Finished flag.
1135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         RESET: When Data byte transfer not done.
1136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When Data byte transfer succeeded.
1137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          BTF           LL_I2C_IsActiveFlag_BTF
1138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BTF(I2C_TypeDef *I2Cx)
1142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_BTF) == (I2C_SR1_BTF));
1144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Receive data register not empty flag.
1148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: When Receive data register is read.
1149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When the received data is copied in Receive data register.
1150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          RXNE          LL_I2C_IsActiveFlag_RXNE
1151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)
1155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_RXNE) == (I2C_SR1_RXNE));
1157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
ARM GAS  /tmp/ccAFiJUS.s 			page 24


1158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Start Bit (master mode).
1161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: When No Start condition.
1162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When Start condition is generated.
1163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          SB            LL_I2C_IsActiveFlag_SB
1164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_SB(I2C_TypeDef *I2Cx)
1168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_SB) == (I2C_SR1_SB));
1170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Address sent (master mode) or Address matched flag (slave mode).
1174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When the address is fully sent (master mode) or when the received slave address ma
1176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          ADDR          LL_I2C_IsActiveFlag_ADDR
1177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)
1181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_ADDR) == (I2C_SR1_ADDR));
1183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of 10-bit header sent (master mode).
1187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: When no ADD10 event occurred.
1188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When the master has sent the first address byte (header).
1189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          ADD10         LL_I2C_IsActiveFlag_ADD10
1190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADD10(I2C_TypeDef *I2Cx)
1194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_ADD10) == (I2C_SR1_ADD10));
1196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Acknowledge failure flag.
1200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: No acknowledge failure.
1201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When an acknowledge failure is received after a byte transmission.
1202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          AF            LL_I2C_IsActiveFlag_AF
1203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_AF(I2C_TypeDef *I2Cx)
1207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_AF) == (I2C_SR1_AF));
1209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Stop detection flag (slave mode).
1213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When a Stop condition is detected.
ARM GAS  /tmp/ccAFiJUS.s 			page 25


1215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          STOPF         LL_I2C_IsActiveFlag_STOP
1216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)
1220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_STOPF) == (I2C_SR1_STOPF));
1222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Bus error flag.
1226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When a misplaced Start or Stop condition is detected.
1228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          BERR          LL_I2C_IsActiveFlag_BERR
1229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)
1233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_BERR) == (I2C_SR1_BERR));
1235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Arbitration lost flag.
1239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When arbitration lost.
1241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          ARLO          LL_I2C_IsActiveFlag_ARLO
1242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)
1246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_ARLO) == (I2C_SR1_ARLO));
1248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Overrun/Underrun flag.
1252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When an overrun/underrun error occurs (Clock Stretching Disabled).
1254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          OVR           LL_I2C_IsActiveFlag_OVR
1255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)
1259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_OVR) == (I2C_SR1_OVR));
1261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus PEC error flag in reception.
1265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          PECERR        LL_I2C_IsActiveSMBusFlag_PECERR
1268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccAFiJUS.s 			page 26


1272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_PECERR) == (I2C_SR1_PECERR));
1274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Timeout detection flag.
1278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          TIMEOUT       LL_I2C_IsActiveSMBusFlag_TIMEOUT
1281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_TIMEOUT) == (I2C_SR1_TIMEOUT));
1287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus alert flag.
1291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          SMBALERT      LL_I2C_IsActiveSMBusFlag_ALERT
1294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR1, I2C_SR1_SMBALERT) == (I2C_SR1_SMBALERT));
1300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Bus Busy flag.
1304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Clear default value.
1305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: When a Start condition is detected.
1306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          BUSY          LL_I2C_IsActiveFlag_BUSY
1307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)
  51              		.loc 2 1310 26 view .LVU5
  52              	.LBB89:
1311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_BUSY) == (I2C_SR2_BUSY));
  53              		.loc 2 1312 3 view .LVU6
  54              		.loc 2 1312 11 is_stmt 0 view .LVU7
  55 000a 2C4A     		ldr	r2, .L13+4
  56 000c 9469     		ldr	r4, [r2, #24]
  57              		.loc 2 1312 45 view .LVU8
  58 000e C4F34004 		ubfx	r4, r4, #1, #1
  59              	.LVL2:
  60              		.loc 2 1312 45 view .LVU9
  61              	.LBE89:
  62              	.LBE88:
  63              		.loc 1 105 17 view .LVU10
  64 0012 1C70     		strb	r4, [r3]
  65              		.loc 1 105 5 view .LVU11
  66 0014 CCB9     		cbnz	r4, .L2
ARM GAS  /tmp/ccAFiJUS.s 			page 27


  67 0016 0546     		mov	r5, r0
 106:Core/Src/i2c.c ****   { return I2Cstatus; }
 107:Core/Src/i2c.c **** 
 108:Core/Src/i2c.c ****   LL_I2C_DisableBitPOS(RTC_I2C); //Disable Pos
  68              		.loc 1 108 3 is_stmt 1 view .LVU12
  69              	.LVL3:
  70              	.LBB90:
  71              	.LBI90:
1313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Dual flag.
1317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Received address matched with OAR1.
1318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: Received address matched with OAR2.
1319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          DUALF         LL_I2C_IsActiveFlag_DUAL
1320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_DUAL(I2C_TypeDef *I2Cx)
1324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_DUALF) == (I2C_SR2_DUALF));
1326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Host address reception (Slave mode).
1330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: No SMBus Host address
1333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: SMBus Host address received.
1334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
1335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          SMBHOST       LL_I2C_IsActiveSMBusFlag_SMBHOST
1336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_SMBHOST(I2C_TypeDef *I2Cx)
1340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_SMBHOST) == (I2C_SR2_SMBHOST));
1342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of SMBus Device default address reception (Slave mode).
1346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: No SMBus Device default address
1349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: SMBus Device default address received.
1350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
1351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          SMBDEFAULT    LL_I2C_IsActiveSMBusFlag_SMBDEFAULT
1352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_SMBDEFAULT(I2C_TypeDef *I2Cx)
1356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_SMBDEFAULT) == (I2C_SR2_SMBDEFAULT));
1358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of General call address reception (Slave mode).
ARM GAS  /tmp/ccAFiJUS.s 			page 28


1362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: No General call address
1363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: General call address received.
1364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This status is cleared by hardware after a STOP condition or repeated START condition.
1365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          GENCALL       LL_I2C_IsActiveFlag_GENCALL
1366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_GENCALL(I2C_TypeDef *I2Cx)
1370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_GENCALL) == (I2C_SR2_GENCALL));
1372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the status of Master/Slave flag.
1376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Slave Mode.
1377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: Master Mode.
1378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          MSL           LL_I2C_IsActiveFlag_MSL
1379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_MSL(I2C_TypeDef *I2Cx)
1383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->SR2, I2C_SR2_MSL) == (I2C_SR2_MSL));
1385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear Address Matched flag.
1389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Clearing this flag is done by a read access to the I2Cx_SR1
1390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         register followed by a read access to the I2Cx_SR2 register.
1391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          ADDR          LL_I2C_ClearFlag_ADDR
1392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)
1396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   __IO uint32_t tmpreg;
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
1399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR2;
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
1402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear Acknowledge failure flag.
1406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          AF            LL_I2C_ClearFlag_AF
1407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_AF(I2C_TypeDef *I2Cx)
1411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_AF);
1413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear Stop detection flag.
1417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Clearing this flag is done by a read access to the I2Cx_SR1
1418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         register followed by a write access to I2Cx_CR1 register.
ARM GAS  /tmp/ccAFiJUS.s 			page 29


1419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          STOPF         LL_I2C_ClearFlag_STOP\n
1420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         CR1          PE            LL_I2C_ClearFlag_STOP
1421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)
1425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   __IO uint32_t tmpreg;
1427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
1428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
1429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PE);
1430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear Bus error flag.
1434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          BERR          LL_I2C_ClearFlag_BERR
1435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)
1439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_BERR);
1441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear Arbitration lost flag.
1445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          ARLO          LL_I2C_ClearFlag_ARLO
1446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)
1450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_ARLO);
1452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear Overrun/Underrun flag.
1456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          OVR           LL_I2C_ClearFlag_OVR
1457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)
1461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_OVR);
1463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear SMBus PEC error flag.
1467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          PECERR        LL_I2C_ClearSMBusFlag_PECERR
1468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)
1472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_PECERR);
1474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
ARM GAS  /tmp/ccAFiJUS.s 			page 30


1476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear SMBus Timeout detection flag.
1478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          TIMEOUT       LL_I2C_ClearSMBusFlag_TIMEOUT
1481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)
1485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_TIMEOUT);
1487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Clear SMBus Alert flag.
1491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR1          SMBALERT      LL_I2C_ClearSMBusFlag_ALERT
1494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)
1498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->SR1, I2C_SR1_SMBALERT);
1500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @}
1504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /** @defgroup I2C_LL_EF_Data_Management Data_Management
1507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @{
1508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable Reset of I2C peripheral.
1512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          SWRST         LL_I2C_EnableReset
1513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableReset(I2C_TypeDef *I2Cx)
1517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_SWRST);
1519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable Reset of I2C peripheral.
1523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          SWRST         LL_I2C_DisableReset
1524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableReset(I2C_TypeDef *I2Cx)
1528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_SWRST);
1530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
ARM GAS  /tmp/ccAFiJUS.s 			page 31


1533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if the I2C peripheral is under reset state or not.
1534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          SWRST         LL_I2C_IsResetEnabled
1535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1536:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1537:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1538:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsResetEnabled(I2C_TypeDef *I2Cx)
1539:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1540:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_SWRST) == (I2C_CR1_SWRST));
1541:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1542:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1543:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1544:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address 
1545:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Usage in Slave or Master mode.
1546:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          ACK           LL_I2C_AcknowledgeNextData
1547:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1548:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  TypeAcknowledge This parameter can be one of the following values:
1549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_ACK
1550:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_NACK
1551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1552:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
1554:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
1556:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1557:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1558:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1559:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Generate a START or RESTART condition
1560:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   The START bit can be set even if bus is BUSY or I2C is in slave mode.
1561:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         This action has no effect when RELOAD is set.
1562:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          START         LL_I2C_GenerateStartCondition
1563:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1564:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1565:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)
1567:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_START);
1569:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1570:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1572:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Generate a STOP condition after the current byte transfer (master mode).
1573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          STOP          LL_I2C_GenerateStopCondition
1574:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1575:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1576:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)
1578:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_STOP);
1580:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1581:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1582:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1583:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable bit POS (master/host mode).
1584:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   In that case, the ACK bit controls the (N)ACK of the next byte received or the PEC bit 
1585:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          POS           LL_I2C_EnableBitPOS
1586:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1587:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1588:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1589:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableBitPOS(I2C_TypeDef *I2Cx)
ARM GAS  /tmp/ccAFiJUS.s 			page 32


1590:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1591:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_POS);
1592:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1593:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1594:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1595:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable bit POS (master/host mode).
1596:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   In that case, the ACK bit controls the (N)ACK of the current byte received or the PEC b
1597:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          POS           LL_I2C_DisableBitPOS
1598:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1599:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1600:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1601:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableBitPOS(I2C_TypeDef *I2Cx)
  72              		.loc 2 1601 22 view .LVU13
  73              	.LBB91:
1602:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1603:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_POS);
  74              		.loc 2 1603 3 view .LVU14
  75 0018 1346     		mov	r3, r2
  76 001a 1268     		ldr	r2, [r2]
  77 001c 22F40062 		bic	r2, r2, #2048
  78 0020 1A60     		str	r2, [r3]
  79              	.LVL4:
  80              		.loc 2 1603 3 is_stmt 0 view .LVU15
  81              	.LBE91:
  82              	.LBE90:
 109:Core/Src/i2c.c ****   LL_I2C_AcknowledgeNextData(RTC_I2C, LL_I2C_ACK); //Prepare the generation of a ACKnowledge condit
  83              		.loc 1 109 3 is_stmt 1 view .LVU16
  84              	.LBB92:
  85              	.LBI92:
1553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
  86              		.loc 2 1553 22 view .LVU17
  87              	.LBB93:
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
  88              		.loc 2 1555 3 view .LVU18
  89 0022 1A68     		ldr	r2, [r3]
  90 0024 42F48062 		orr	r2, r2, #1024
  91 0028 1A60     		str	r2, [r3]
  92              	.LVL5:
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
  93              		.loc 2 1555 3 is_stmt 0 view .LVU19
  94              	.LBE93:
  95              	.LBE92:
 110:Core/Src/i2c.c ****   LL_I2C_GenerateStartCondition(RTC_I2C); //Generate a START condition
  96              		.loc 1 110 3 is_stmt 1 view .LVU20
  97              	.LBB94:
  98              	.LBI94:
1566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
  99              		.loc 2 1566 22 view .LVU21
 100              	.LBB95:
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 101              		.loc 2 1568 3 view .LVU22
 102 002a 1A68     		ldr	r2, [r3]
 103 002c 42F48072 		orr	r2, r2, #256
 104 0030 1A60     		str	r2, [r3]
 105              	.LVL6:
 106              	.L3:
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
ARM GAS  /tmp/ccAFiJUS.s 			page 33


 107              		.loc 2 1568 3 is_stmt 0 view .LVU23
 108              	.LBE95:
 109              	.LBE94:
 111:Core/Src/i2c.c ****   
 112:Core/Src/i2c.c ****   //timeout_delay = delay + Get_SysTick(); //  
 113:Core/Src/i2c.c **** 	while(!LL_I2C_IsActiveFlag_SB(RTC_I2C))  //Indicate the I2Cstatus of Start Bit (master mode)
 110              		.loc 1 113 7 is_stmt 1 view .LVU24
 111              	.LBB96:
 112              	.LBI96:
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 113              		.loc 2 1167 26 view .LVU25
 114              	.LBB97:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 115              		.loc 2 1169 3 view .LVU26
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 116              		.loc 2 1169 11 is_stmt 0 view .LVU27
 117 0032 224B     		ldr	r3, .L13+4
 118 0034 5B69     		ldr	r3, [r3, #20]
 119              	.LVL7:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 120              		.loc 2 1169 11 view .LVU28
 121              	.LBE97:
 122              	.LBE96:
 123              		.loc 1 113 7 view .LVU29
 124 0036 13F0010F 		tst	r3, #1
 125 003a 09D1     		bne	.L10
 114:Core/Src/i2c.c ****   {
 115:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 126              		.loc 1 115 5 is_stmt 1 view .LVU30
 127              		.loc 1 115 9 is_stmt 0 view .LVU31
 128 003c FFF7FEFF 		bl	return_flag_timeout
 129              	.LVL8:
 130              		.loc 1 115 8 view .LVU32
 131 0040 0128     		cmp	r0, #1
 132 0042 F6D1     		bne	.L3
 116:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 133              		.loc 1 116 8 is_stmt 1 view .LVU33
 134              		.loc 1 116 26 is_stmt 0 view .LVU34
 135 0044 0224     		movs	r4, #2
 136 0046 1C4B     		ldr	r3, .L13
 137 0048 1C70     		strb	r4, [r3]
 138              	.L2:
 117:Core/Src/i2c.c ****   }
 118:Core/Src/i2c.c ****   (void) RTC_I2C->SR1;   //  SR1   
 119:Core/Src/i2c.c **** 		
 120:Core/Src/i2c.c ****   LL_I2C_TransmitData8(RTC_I2C, RTC_ADDRESS | I2C_REQUEST_WRITE); //  
 121:Core/Src/i2c.c ****   while(!LL_I2C_IsActiveFlag_ADDR(RTC_I2C))
 122:Core/Src/i2c.c ****   {
 123:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 124:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 125:Core/Src/i2c.c ****   }
 126:Core/Src/i2c.c ****   LL_I2C_ClearFlag_ADDR(RTC_I2C);
 127:Core/Src/i2c.c ****   (void) RTC_I2C->SR2;   //  SR2   
 128:Core/Src/i2c.c **** 
 129:Core/Src/i2c.c ****   LL_I2C_TransmitData8(RTC_I2C, (uint8_t) reg_addr); //  
 130:Core/Src/i2c.c **** 	while(!LL_I2C_IsActiveFlag_TXE(RTC_I2C))
 131:Core/Src/i2c.c ****   {
ARM GAS  /tmp/ccAFiJUS.s 			page 34


 132:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 133:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 134:Core/Src/i2c.c ****   }
 135:Core/Src/i2c.c **** 	return I2Cstatus=I2C_OK;
 136:Core/Src/i2c.c **** }
 139              		.loc 1 136 1 view .LVU35
 140 004a 2046     		mov	r0, r4
 141 004c 03B0     		add	sp, sp, #12
 142              	.LCFI2:
 143              		.cfi_remember_state
 144              		.cfi_def_cfa_offset 12
 145              		@ sp needed
 146 004e 30BD     		pop	{r4, r5, pc}
 147              	.L10:
 148              	.LCFI3:
 149              		.cfi_restore_state
 118:Core/Src/i2c.c **** 		
 150              		.loc 1 118 3 is_stmt 1 view .LVU36
 151 0050 1A4A     		ldr	r2, .L13+4
 152 0052 5369     		ldr	r3, [r2, #20]
 120:Core/Src/i2c.c ****   while(!LL_I2C_IsActiveFlag_ADDR(RTC_I2C))
 153              		.loc 1 120 3 view .LVU37
 154              	.LVL9:
 155              	.LBB98:
 156              	.LBI98:
1604:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1605:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1606:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1607:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if bit POS  is enabled or disabled.
1608:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          POS           LL_I2C_IsEnabledBitPOS
1609:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1610:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1611:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1612:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledBitPOS(I2C_TypeDef *I2Cx)
1613:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1614:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_POS) == (I2C_CR1_POS));
1615:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1616:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1617:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1618:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Indicate the value of transfer direction.
1619:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   RESET: Bus is in read transfer (peripheral point of view).
1620:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SET: Bus is in write transfer (peripheral point of view).
1621:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          TRA           LL_I2C_GetTransferDirection
1622:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1623:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Returned value can be one of the following values:
1624:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_WRITE
1625:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         @arg @ref LL_I2C_DIRECTION_READ
1626:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1627:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx)
1628:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1629:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->SR2, I2C_SR2_TRA));
1630:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1631:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1632:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1633:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable DMA last transfer.
1634:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This action mean that next DMA EOT is the last transfer.
1635:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          LAST          LL_I2C_EnableLastDMA
ARM GAS  /tmp/ccAFiJUS.s 			page 35


1636:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1637:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1638:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1639:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableLastDMA(I2C_TypeDef *I2Cx)
1640:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1641:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR2, I2C_CR2_LAST);
1642:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1643:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1644:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1645:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable DMA last transfer.
1646:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This action mean that next DMA EOT is not the last transfer.
1647:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          LAST          LL_I2C_DisableLastDMA
1648:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1649:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1650:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1651:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableLastDMA(I2C_TypeDef *I2Cx)
1652:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1653:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR2, I2C_CR2_LAST);
1654:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1655:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1656:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1657:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if DMA last transfer is enabled or disabled.
1658:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR2          LAST          LL_I2C_IsEnabledLastDMA
1659:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1660:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1661:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1662:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledLastDMA(I2C_TypeDef *I2Cx)
1663:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1664:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR2, I2C_CR2_LAST) == (I2C_CR2_LAST));
1665:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1666:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1667:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1668:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Enable transfer or internal comparison of the SMBus Packet Error byte (transmission or 
1669:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1670:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1671:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   This feature is cleared by hardware when the PEC byte is transferred or compared,
1672:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         or by a START or STOP condition, it is also cleared by software.
1673:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          PEC           LL_I2C_EnableSMBusPECCompare
1674:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1675:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1676:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1677:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)
1678:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1679:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   SET_BIT(I2Cx->CR1, I2C_CR1_PEC);
1680:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1681:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1682:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1683:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Disable transfer or internal comparison of the SMBus Packet Error byte (transmission or
1684:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1685:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1686:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          PEC           LL_I2C_DisableSMBusPECCompare
1687:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1688:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1689:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1690:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_DisableSMBusPECCompare(I2C_TypeDef *I2Cx)
1691:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1692:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   CLEAR_BIT(I2Cx->CR1, I2C_CR1_PEC);
ARM GAS  /tmp/ccAFiJUS.s 			page 36


1693:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1694:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1695:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1696:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Check if the SMBus Packet Error byte transfer or internal comparison is requested or no
1697:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1698:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1699:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll CR1          PEC           LL_I2C_IsEnabledSMBusPECCompare
1700:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1701:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval State of bit (1 or 0).
1702:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1703:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx)
1704:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1705:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (READ_BIT(I2Cx->CR1, I2C_CR1_PEC) == (I2C_CR1_PEC));
1706:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1707:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1708:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1709:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Get the SMBus Packet Error byte calculated.
1710:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @note   Macro IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not
1711:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   *         SMBus feature is supported by the I2Cx Instance.
1712:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll SR2          PEC           LL_I2C_GetSMBusPEC
1713:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1714:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x00 and Max_Data=0xFF
1715:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1716:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx)
1717:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1718:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint32_t)(READ_BIT(I2Cx->SR2, I2C_SR2_PEC) >> I2C_SR2_PEC_Pos);
1719:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1720:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1721:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1722:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Read Receive Data register.
1723:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll DR           DR            LL_I2C_ReceiveData8
1724:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1725:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval Value between Min_Data=0x0 and Max_Data=0xFF
1726:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)
1728:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   return (uint8_t)(READ_BIT(I2Cx->DR, I2C_DR_DR));
1730:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
1731:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** 
1732:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** /**
1733:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @brief  Write in Transmit Data Register .
1734:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @rmtoll DR           DR            LL_I2C_TransmitData8
1735:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  I2Cx I2C Instance.
1736:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @param  Data Value between Min_Data=0x0 and Max_Data=0xFF
1737:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   * @retval None
1738:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   */
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** __STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
 157              		.loc 2 1739 22 view .LVU38
 158              	.LBB99:
1740:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
1741:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   MODIFY_REG(I2Cx->DR, I2C_DR_DR, Data);
 159              		.loc 2 1741 3 view .LVU39
 160 0054 1369     		ldr	r3, [r2, #16]
 161 0056 23F0FF03 		bic	r3, r3, #255
 162 005a 43F0D003 		orr	r3, r3, #208
 163 005e 1361     		str	r3, [r2, #16]
 164              	.LVL10:
ARM GAS  /tmp/ccAFiJUS.s 			page 37


 165              	.L5:
 166              		.loc 2 1741 3 is_stmt 0 view .LVU40
 167              	.LBE99:
 168              	.LBE98:
 121:Core/Src/i2c.c ****   {
 169              		.loc 1 121 8 is_stmt 1 view .LVU41
 170              	.LBB100:
 171              	.LBI100:
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 172              		.loc 2 1180 26 view .LVU42
 173              	.LBB101:
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 174              		.loc 2 1182 3 view .LVU43
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 175              		.loc 2 1182 11 is_stmt 0 view .LVU44
 176 0060 164B     		ldr	r3, .L13+4
 177 0062 5B69     		ldr	r3, [r3, #20]
 178              	.LVL11:
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 179              		.loc 2 1182 11 view .LVU45
 180              	.LBE101:
 181              	.LBE100:
 121:Core/Src/i2c.c ****   {
 182              		.loc 1 121 8 view .LVU46
 183 0064 13F0020F 		tst	r3, #2
 184 0068 07D1     		bne	.L11
 123:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 185              		.loc 1 123 5 is_stmt 1 view .LVU47
 123:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 186              		.loc 1 123 9 is_stmt 0 view .LVU48
 187 006a FFF7FEFF 		bl	return_flag_timeout
 188              	.LVL12:
 123:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 189              		.loc 1 123 8 view .LVU49
 190 006e 0128     		cmp	r0, #1
 191 0070 F6D1     		bne	.L5
 124:Core/Src/i2c.c ****   }
 192              		.loc 1 124 8 is_stmt 1 view .LVU50
 124:Core/Src/i2c.c ****   }
 193              		.loc 1 124 26 is_stmt 0 view .LVU51
 194 0072 0224     		movs	r4, #2
 195 0074 104B     		ldr	r3, .L13
 196 0076 1C70     		strb	r4, [r3]
 197 0078 E7E7     		b	.L2
 198              	.L11:
 126:Core/Src/i2c.c ****   (void) RTC_I2C->SR2;   //  SR2   
 199              		.loc 1 126 3 is_stmt 1 view .LVU52
 200              	.LVL13:
 201              	.LBB102:
 202              	.LBI102:
1395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 203              		.loc 2 1395 22 view .LVU53
 204              	.LBB103:
1397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
 205              		.loc 2 1397 3 view .LVU54
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 206              		.loc 2 1398 3 view .LVU55
ARM GAS  /tmp/ccAFiJUS.s 			page 38


1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 207              		.loc 2 1398 16 is_stmt 0 view .LVU56
 208 007a 104B     		ldr	r3, .L13+4
 209 007c 5A69     		ldr	r2, [r3, #20]
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 210              		.loc 2 1398 10 view .LVU57
 211 007e 0192     		str	r2, [sp, #4]
1399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR2;
 212              		.loc 2 1399 3 is_stmt 1 view .LVU58
 213 0080 019A     		ldr	r2, [sp, #4]
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 214              		.loc 2 1400 3 view .LVU59
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 215              		.loc 2 1400 16 is_stmt 0 view .LVU60
 216 0082 9A69     		ldr	r2, [r3, #24]
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 217              		.loc 2 1400 10 view .LVU61
 218 0084 0192     		str	r2, [sp, #4]
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 219              		.loc 2 1401 3 is_stmt 1 view .LVU62
 220 0086 019A     		ldr	r2, [sp, #4]
 221              	.LVL14:
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 222              		.loc 2 1401 3 is_stmt 0 view .LVU63
 223              	.LBE103:
 224              	.LBE102:
 127:Core/Src/i2c.c **** 
 225              		.loc 1 127 3 is_stmt 1 view .LVU64
 226 0088 9A69     		ldr	r2, [r3, #24]
 129:Core/Src/i2c.c **** 	while(!LL_I2C_IsActiveFlag_TXE(RTC_I2C))
 227              		.loc 1 129 3 view .LVU65
 228 008a EDB2     		uxtb	r5, r5
 229              	.LVL15:
 230              	.LBB104:
 231              	.LBI104:
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 232              		.loc 2 1739 22 view .LVU66
 233              	.LBB105:
 234              		.loc 2 1741 3 view .LVU67
 235 008c 1A69     		ldr	r2, [r3, #16]
 236 008e 22F0FF02 		bic	r2, r2, #255
 237 0092 1543     		orrs	r5, r5, r2
 238              	.LVL16:
 239              		.loc 2 1741 3 is_stmt 0 view .LVU68
 240 0094 1D61     		str	r5, [r3, #16]
 241              	.LVL17:
 242              	.L7:
 243              		.loc 2 1741 3 view .LVU69
 244              	.LBE105:
 245              	.LBE104:
 130:Core/Src/i2c.c ****   {
 246              		.loc 1 130 7 is_stmt 1 view .LVU70
 247              	.LBB106:
 248              	.LBI106:
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 249              		.loc 2 1128 26 view .LVU71
 250              	.LBB107:
ARM GAS  /tmp/ccAFiJUS.s 			page 39


1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 251              		.loc 2 1130 3 view .LVU72
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 252              		.loc 2 1130 11 is_stmt 0 view .LVU73
 253 0096 094B     		ldr	r3, .L13+4
 254 0098 5B69     		ldr	r3, [r3, #20]
 255              	.LVL18:
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 256              		.loc 2 1130 11 view .LVU74
 257              	.LBE107:
 258              	.LBE106:
 130:Core/Src/i2c.c ****   {
 259              		.loc 1 130 7 view .LVU75
 260 009a 13F0800F 		tst	r3, #128
 261 009e 07D1     		bne	.L12
 132:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 262              		.loc 1 132 5 is_stmt 1 view .LVU76
 132:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 263              		.loc 1 132 9 is_stmt 0 view .LVU77
 264 00a0 FFF7FEFF 		bl	return_flag_timeout
 265              	.LVL19:
 132:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 266              		.loc 1 132 8 view .LVU78
 267 00a4 0128     		cmp	r0, #1
 268 00a6 F6D1     		bne	.L7
 133:Core/Src/i2c.c ****   }
 269              		.loc 1 133 8 is_stmt 1 view .LVU79
 133:Core/Src/i2c.c ****   }
 270              		.loc 1 133 26 is_stmt 0 view .LVU80
 271 00a8 0224     		movs	r4, #2
 272 00aa 034B     		ldr	r3, .L13
 273 00ac 1C70     		strb	r4, [r3]
 274 00ae CCE7     		b	.L2
 275              	.L12:
 135:Core/Src/i2c.c **** }
 276              		.loc 1 135 2 is_stmt 1 view .LVU81
 135:Core/Src/i2c.c **** }
 277              		.loc 1 135 18 is_stmt 0 view .LVU82
 278 00b0 014B     		ldr	r3, .L13
 279 00b2 0022     		movs	r2, #0
 280 00b4 1A70     		strb	r2, [r3]
 281 00b6 C8E7     		b	.L2
 282              	.L14:
 283              		.align	2
 284              	.L13:
 285 00b8 00000000 		.word	.LANCHOR0
 286 00bc 00540040 		.word	1073763328
 287              		.cfi_endproc
 288              	.LFE818:
 290              		.section	.text.MX_I2C1_Init,"ax",%progbits
 291              		.align	1
 292              		.global	MX_I2C1_Init
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 297              	MX_I2C1_Init:
 298              	.LFB817:
ARM GAS  /tmp/ccAFiJUS.s 			page 40


  42:Core/Src/i2c.c **** 
 299              		.loc 1 42 1 is_stmt 1 view -0
 300              		.cfi_startproc
 301              		@ args = 0, pretend = 0, frame = 56
 302              		@ frame_needed = 0, uses_anonymous_args = 0
 303 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 304              	.LCFI4:
 305              		.cfi_def_cfa_offset 32
 306              		.cfi_offset 4, -32
 307              		.cfi_offset 5, -28
 308              		.cfi_offset 6, -24
 309              		.cfi_offset 7, -20
 310              		.cfi_offset 8, -16
 311              		.cfi_offset 9, -12
 312              		.cfi_offset 10, -8
 313              		.cfi_offset 14, -4
 314 0004 8EB0     		sub	sp, sp, #56
 315              	.LCFI5:
 316              		.cfi_def_cfa_offset 88
  48:Core/Src/i2c.c **** 
 317              		.loc 1 48 3 view .LVU84
  48:Core/Src/i2c.c **** 
 318              		.loc 1 48 22 is_stmt 0 view .LVU85
 319 0006 0024     		movs	r4, #0
 320 0008 0894     		str	r4, [sp, #32]
 321 000a 0994     		str	r4, [sp, #36]
 322 000c 0A94     		str	r4, [sp, #40]
 323 000e 0B94     		str	r4, [sp, #44]
 324 0010 0C94     		str	r4, [sp, #48]
 325 0012 0D94     		str	r4, [sp, #52]
  50:Core/Src/i2c.c **** 
 326              		.loc 1 50 3 is_stmt 1 view .LVU86
  50:Core/Src/i2c.c **** 
 327              		.loc 1 50 23 is_stmt 0 view .LVU87
 328 0014 0294     		str	r4, [sp, #8]
 329 0016 0394     		str	r4, [sp, #12]
 330 0018 0494     		str	r4, [sp, #16]
 331 001a 0594     		str	r4, [sp, #20]
 332 001c 0694     		str	r4, [sp, #24]
 333 001e 0794     		str	r4, [sp, #28]
  52:Core/Src/i2c.c ****   /**I2C1 GPIO Configuration
 334              		.loc 1 52 3 is_stmt 1 view .LVU88
 335              	.LVL20:
 336              	.LBB108:
 337              	.LBI108:
 338              		.file 3 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h"
   1:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
   2:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @file    stm32l1xx_ll_bus.h
   4:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
   7:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   @verbatim
   8:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ==============================================================================
  10:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****     [..]
  11:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
ARM GAS  /tmp/ccAFiJUS.s 			page 41


  12:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       from/to registers.
  14:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  17:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****     [..]
  18:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       Workarounds:
  19:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  22:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   @endverbatim
  23:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
  24:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @attention
  25:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  26:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * Copyright (c) 2017 STMicroelectronics.
  27:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * All rights reserved.
  28:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
  29:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  30:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * the root directory of this software component.
  31:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  32:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   ******************************************************************************
  33:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  34:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  35:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #ifndef __STM32L1xx_LL_BUS_H
  37:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define __STM32L1xx_LL_BUS_H
  38:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  39:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #ifdef __cplusplus
  40:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** extern "C" {
  41:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif
  42:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  43:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  44:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #include "stm32l1xx.h"
  45:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  46:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @addtogroup STM32L1xx_LL_Driver
  47:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  48:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  49:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  50:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(RCC)
  51:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  52:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  54:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  55:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  56:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  57:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  58:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  59:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  60:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  61:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  62:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
  63:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  65:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  66:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  67:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  68:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
ARM GAS  /tmp/ccAFiJUS.s 			page 42


  69:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  70:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
  71:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
  72:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  73:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOA          RCC_AHBENR_GPIOAEN
  74:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOB          RCC_AHBENR_GPIOBEN
  75:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOC          RCC_AHBENR_GPIOCEN
  76:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOD          RCC_AHBENR_GPIODEN
  77:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOE)
  78:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOE          RCC_AHBENR_GPIOEEN
  79:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOE*/
  80:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOH          RCC_AHBENR_GPIOHEN
  81:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOF)
  82:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOF          RCC_AHBENR_GPIOFEN
  83:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOF*/
  84:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(GPIOG)
  85:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GPIOG          RCC_AHBENR_GPIOGEN
  86:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*GPIOG*/
  87:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM           RCC_AHBLPENR_SRAMLPEN
  88:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHBENR_CRCEN
  89:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHBENR_FLITFEN
  90:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHBENR_DMA1EN
  91:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(DMA2)
  92:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHBENR_DMA2EN
  93:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*DMA2*/
  94:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(AES)
  95:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRYP           RCC_AHBENR_AESEN
  96:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*AES*/
  97:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(FSMC_Bank1)
  98:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FSMC           RCC_AHBENR_FSMCEN
  99:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif/*FSMC_Bank1*/
 100:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 101:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 102:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 103:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 104:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 105:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 106:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 107:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 108:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
 109:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
 110:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
 111:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(TIM5)
 112:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
 113:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*TIM5*/
 114:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
 115:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
 116:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(LCD)
 117:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LCD            RCC_APB1ENR_LCDEN
 118:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*LCD*/
 119:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
 120:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
 121:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(SPI3)
 122:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
 123:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*SPI3*/
 124:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
 125:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
ARM GAS  /tmp/ccAFiJUS.s 			page 43


 126:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(UART4)
 127:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
 128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*UART4*/
 129:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(UART5)
 130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
 131:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*UART5*/
 132:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
 133:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
 134:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USB            RCC_APB1ENR_USBEN
 135:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
 136:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
 137:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_COMP           RCC_APB1ENR_COMPEN
 138:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(OPAMP)
 139:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Note: Peripherals COMP and OPAMP share the same clock domain */
 140:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          LL_APB1_GRP1_PERIPH_COMP
 141:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif
 142:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 143:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 144:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 145:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 146:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 147:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 148:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 149:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 150:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 151:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM9           RCC_APB2ENR_TIM9EN
 152:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM10          RCC_APB2ENR_TIM10EN
 153:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM11          RCC_APB2ENR_TIM11EN
 154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC1           RCC_APB2ENR_ADC1EN
 155:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #if defined(SDIO)
 156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SDIO           RCC_APB2ENR_SDIOEN
 157:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #endif /*SDIO*/
 158:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 159:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 160:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 161:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 162:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 163:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 164:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 165:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 166:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 168:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 170:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 171:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 172:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 173:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 174:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 175:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 176:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 177:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 178:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 179:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 181:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_EnableClock\n
 182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_EnableClock\n
ARM GAS  /tmp/ccAFiJUS.s 			page 44


 183:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_EnableClock\n
 184:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_EnableClock\n
 185:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_EnableClock\n
 186:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_EnableClock\n
 187:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_EnableClock\n
 188:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_EnableClock\n
 189:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_EnableClock\n
 190:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_EnableClock\n
 191:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_EnableClock\n
 192:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_EnableClock\n
 193:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_EnableClock\n
 194:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_EnableClock
 195:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 196:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 197:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 198:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 199:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 200:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 201:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 202:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 203:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 204:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 205:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 206:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 207:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 208:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 209:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 210:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 211:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 212:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 213:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 214:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 339              		.loc 3 214 22 view .LVU89
 340              	.LBB109:
 215:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 216:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 341              		.loc 3 216 3 view .LVU90
 217:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBENR, Periphs);
 342              		.loc 3 217 3 view .LVU91
 343 0020 2C4D     		ldr	r5, .L17
 344 0022 EB69     		ldr	r3, [r5, #28]
 345 0024 43F00203 		orr	r3, r3, #2
 346 0028 EB61     		str	r3, [r5, #28]
 218:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 219:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 347              		.loc 3 219 3 view .LVU92
 348              		.loc 3 219 12 is_stmt 0 view .LVU93
 349 002a EB69     		ldr	r3, [r5, #28]
 350 002c 03F00203 		and	r3, r3, #2
 351              		.loc 3 219 10 view .LVU94
 352 0030 0193     		str	r3, [sp, #4]
 220:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 353              		.loc 3 220 3 is_stmt 1 view .LVU95
 354 0032 019B     		ldr	r3, [sp, #4]
 355              	.LVL21:
 356              		.loc 3 220 3 is_stmt 0 view .LVU96
 357              	.LBE109:
ARM GAS  /tmp/ccAFiJUS.s 			page 45


 358              	.LBE108:
  57:Core/Src/i2c.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 359              		.loc 1 57 3 is_stmt 1 view .LVU97
  57:Core/Src/i2c.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 360              		.loc 1 57 23 is_stmt 0 view .LVU98
 361 0034 4023     		movs	r3, #64
 362 0036 0293     		str	r3, [sp, #8]
  58:Core/Src/i2c.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 363              		.loc 1 58 3 is_stmt 1 view .LVU99
  58:Core/Src/i2c.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 364              		.loc 1 58 24 is_stmt 0 view .LVU100
 365 0038 4FF0020A 		mov	r10, #2
 366 003c CDF80CA0 		str	r10, [sp, #12]
  59:Core/Src/i2c.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 367              		.loc 1 59 3 is_stmt 1 view .LVU101
  59:Core/Src/i2c.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 368              		.loc 1 59 25 is_stmt 0 view .LVU102
 369 0040 4FF00309 		mov	r9, #3
 370 0044 CDF81090 		str	r9, [sp, #16]
  60:Core/Src/i2c.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 371              		.loc 1 60 3 is_stmt 1 view .LVU103
  60:Core/Src/i2c.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 372              		.loc 1 60 30 is_stmt 0 view .LVU104
 373 0048 4FF00108 		mov	r8, #1
 374 004c CDF81480 		str	r8, [sp, #20]
  61:Core/Src/i2c.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 375              		.loc 1 61 3 is_stmt 1 view .LVU105
  62:Core/Src/i2c.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 376              		.loc 1 62 3 view .LVU106
  62:Core/Src/i2c.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 377              		.loc 1 62 29 is_stmt 0 view .LVU107
 378 0050 0427     		movs	r7, #4
 379 0052 0797     		str	r7, [sp, #28]
  63:Core/Src/i2c.c **** 
 380              		.loc 1 63 3 is_stmt 1 view .LVU108
 381 0054 204E     		ldr	r6, .L17+4
 382 0056 02A9     		add	r1, sp, #8
 383 0058 3046     		mov	r0, r6
 384 005a FFF7FEFF 		bl	LL_GPIO_Init
 385              	.LVL22:
  65:Core/Src/i2c.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 386              		.loc 1 65 3 view .LVU109
  65:Core/Src/i2c.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 387              		.loc 1 65 23 is_stmt 0 view .LVU110
 388 005e 8023     		movs	r3, #128
 389 0060 0293     		str	r3, [sp, #8]
  66:Core/Src/i2c.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 390              		.loc 1 66 3 is_stmt 1 view .LVU111
  66:Core/Src/i2c.c ****   GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 391              		.loc 1 66 24 is_stmt 0 view .LVU112
 392 0062 CDF80CA0 		str	r10, [sp, #12]
  67:Core/Src/i2c.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 393              		.loc 1 67 3 is_stmt 1 view .LVU113
  67:Core/Src/i2c.c ****   GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 394              		.loc 1 67 25 is_stmt 0 view .LVU114
 395 0066 CDF81090 		str	r9, [sp, #16]
  68:Core/Src/i2c.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
ARM GAS  /tmp/ccAFiJUS.s 			page 46


 396              		.loc 1 68 3 is_stmt 1 view .LVU115
  68:Core/Src/i2c.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 397              		.loc 1 68 30 is_stmt 0 view .LVU116
 398 006a CDF81480 		str	r8, [sp, #20]
  69:Core/Src/i2c.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 399              		.loc 1 69 3 is_stmt 1 view .LVU117
  69:Core/Src/i2c.c ****   GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 400              		.loc 1 69 24 is_stmt 0 view .LVU118
 401 006e 0694     		str	r4, [sp, #24]
  70:Core/Src/i2c.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 402              		.loc 1 70 3 is_stmt 1 view .LVU119
  70:Core/Src/i2c.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 403              		.loc 1 70 29 is_stmt 0 view .LVU120
 404 0070 0797     		str	r7, [sp, #28]
  71:Core/Src/i2c.c **** 
 405              		.loc 1 71 3 is_stmt 1 view .LVU121
 406 0072 02A9     		add	r1, sp, #8
 407 0074 3046     		mov	r0, r6
 408 0076 FFF7FEFF 		bl	LL_GPIO_Init
 409              	.LVL23:
  74:Core/Src/i2c.c **** 
 410              		.loc 1 74 3 view .LVU122
 411              	.LBB110:
 412              	.LBI110:
 221:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 222:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 223:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 224:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 225:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_IsEnabledClock\n
 226:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_IsEnabledClock\n
 227:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_IsEnabledClock\n
 228:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_IsEnabledClock\n
 229:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_IsEnabledClock\n
 230:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_IsEnabledClock\n
 231:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_IsEnabledClock\n
 232:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_IsEnabledClock\n
 233:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 234:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_IsEnabledClock\n
 235:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 236:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 237:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_IsEnabledClock\n
 238:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_IsEnabledClock
 239:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 240:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 241:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 242:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 243:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 244:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 245:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 246:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 247:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 248:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 249:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 250:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 251:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 252:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 253:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
ARM GAS  /tmp/ccAFiJUS.s 			page 47


 254:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 255:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 256:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 257:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 258:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 259:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 260:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   return ((READ_BIT(RCC->AHBENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 261:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 262:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 263:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 264:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 265:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBENR       GPIOAEN       LL_AHB1_GRP1_DisableClock\n
 266:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOBEN       LL_AHB1_GRP1_DisableClock\n
 267:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOCEN       LL_AHB1_GRP1_DisableClock\n
 268:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIODEN       LL_AHB1_GRP1_DisableClock\n
 269:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOEEN       LL_AHB1_GRP1_DisableClock\n
 270:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOHEN       LL_AHB1_GRP1_DisableClock\n
 271:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOFEN       LL_AHB1_GRP1_DisableClock\n
 272:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       GPIOGEN       LL_AHB1_GRP1_DisableClock\n
 273:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       CRCEN         LL_AHB1_GRP1_DisableClock\n
 274:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FLITFEN       LL_AHB1_GRP1_DisableClock\n
 275:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA1EN        LL_AHB1_GRP1_DisableClock\n
 276:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       DMA2EN        LL_AHB1_GRP1_DisableClock\n
 277:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       AESEN         LL_AHB1_GRP1_DisableClock\n
 278:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBENR       FSMCEN        LL_AHB1_GRP1_DisableClock
 279:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 280:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 281:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 282:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 283:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 284:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 285:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 286:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 287:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 288:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 289:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 290:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 291:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 292:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 293:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 294:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 295:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 296:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 297:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 298:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 299:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 300:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBENR, Periphs);
 301:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 302:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 303:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 304:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 305:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBRSTR      GPIOARST      LL_AHB1_GRP1_ForceReset\n
 306:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ForceReset\n
 307:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ForceReset\n
 308:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ForceReset\n
 309:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ForceReset\n
 310:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ForceReset\n
ARM GAS  /tmp/ccAFiJUS.s 			page 48


 311:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ForceReset\n
 312:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ForceReset\n
 313:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ForceReset\n
 314:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FLITFRST      LL_AHB1_GRP1_ForceReset\n
 315:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA1RST       LL_AHB1_GRP1_ForceReset\n
 316:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA2RST       LL_AHB1_GRP1_ForceReset\n
 317:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ForceReset\n
 318:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FSMCRST       LL_AHB1_GRP1_ForceReset
 319:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 320:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 321:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 322:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 323:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 324:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 325:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 326:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 327:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 328:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 329:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 330:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 331:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 332:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 333:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 334:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 335:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 336:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 337:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 338:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 339:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 340:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 341:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBRSTR, Periphs);
 342:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 343:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 344:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 345:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 346:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBRSTR      GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
 347:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
 348:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
 349:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
 350:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
 351:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
 352:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
 353:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FLITFRST      LL_AHB1_GRP1_ReleaseReset\n
 356:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 358:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      AESRST        LL_AHB1_GRP1_ReleaseReset\n
 359:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBRSTR      FSMCRST       LL_AHB1_GRP1_ReleaseReset
 360:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 361:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 362:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 363:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 364:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 365:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 366:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 367:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
ARM GAS  /tmp/ccAFiJUS.s 			page 49


 368:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 369:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 370:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 371:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 372:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 373:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 374:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 375:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 376:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 377:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 378:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 379:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 380:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 381:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 382:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBRSTR, Periphs);
 383:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 384:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 385:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 386:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 387:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBLPENR     GPIOALPEN     LL_AHB1_GRP1_EnableClockSleep\n
 388:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOBLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 389:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOCLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 390:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIODLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 391:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOELPEN     LL_AHB1_GRP1_EnableClockSleep\n
 392:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOHLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 393:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOFLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 394:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOGLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     CRCLPEN       LL_AHB1_GRP1_EnableClockSleep\n
 396:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FLITFLPEN     LL_AHB1_GRP1_EnableClockSleep\n
 397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     SRAMLPEN      LL_AHB1_GRP1_EnableClockSleep\n
 398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA1LPEN      LL_AHB1_GRP1_EnableClockSleep\n
 399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA2LPEN      LL_AHB1_GRP1_EnableClockSleep\n
 400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     AESLPEN       LL_AHB1_GRP1_EnableClockSleep\n
 401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FSMCLPEN      LL_AHB1_GRP1_EnableClockSleep
 402:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 403:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 404:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 405:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 406:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 407:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 408:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 409:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 410:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 411:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 412:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 413:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 414:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 415:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 416:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 417:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 418:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 419:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 420:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 421:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 422:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 423:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 424:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
ARM GAS  /tmp/ccAFiJUS.s 			page 50


 425:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->AHBLPENR, Periphs);
 426:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 427:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHBLPENR, Periphs);
 428:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 429:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 430:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 431:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 432:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 433:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll AHBLPENR     GPIOALPEN     LL_AHB1_GRP1_DisableClockSleep\n
 434:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOBLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 435:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOCLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 436:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIODLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 437:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOELPEN     LL_AHB1_GRP1_DisableClockSleep\n
 438:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOHLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 439:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOFLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 440:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     GPIOGLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 441:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     CRCLPEN       LL_AHB1_GRP1_DisableClockSleep\n
 442:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FLITFLPEN     LL_AHB1_GRP1_DisableClockSleep\n
 443:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     SRAMLPEN      LL_AHB1_GRP1_DisableClockSleep\n
 444:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA1LPEN      LL_AHB1_GRP1_DisableClockSleep\n
 445:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     DMA2LPEN      LL_AHB1_GRP1_DisableClockSleep\n
 446:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     AESLPEN       LL_AHB1_GRP1_DisableClockSleep\n
 447:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         AHBLPENR     FSMCLPEN      LL_AHB1_GRP1_DisableClockSleep
 448:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 449:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
 450:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
 451:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
 452:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD
 453:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
 454:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH
 455:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
 456:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
 457:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 458:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 459:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 461:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 (*)
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRYP (*)
 463:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FSMC (*)
 464:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 465:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 466:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 467:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 468:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 469:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 470:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   CLEAR_BIT(RCC->AHBLPENR, Periphs);
 471:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** }
 472:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 473:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
 474:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @}
 475:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 476:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 477:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 478:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @{
 479:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   */
 480:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** 
 481:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** /**
ARM GAS  /tmp/ccAFiJUS.s 			page 51


 482:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 483:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @rmtoll APB1ENR      TIM2EN        LL_APB1_GRP1_EnableClock\n
 484:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM3EN        LL_APB1_GRP1_EnableClock\n
 485:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM4EN        LL_APB1_GRP1_EnableClock\n
 486:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM5EN        LL_APB1_GRP1_EnableClock\n
 487:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM6EN        LL_APB1_GRP1_EnableClock\n
 488:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      TIM7EN        LL_APB1_GRP1_EnableClock\n
 489:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      LCDEN         LL_APB1_GRP1_EnableClock\n
 490:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      WWDGEN        LL_APB1_GRP1_EnableClock\n
 491:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI2EN        LL_APB1_GRP1_EnableClock\n
 492:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      SPI3EN        LL_APB1_GRP1_EnableClock\n
 493:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART2EN      LL_APB1_GRP1_EnableClock\n
 494:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USART3EN      LL_APB1_GRP1_EnableClock\n
 495:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART4EN       LL_APB1_GRP1_EnableClock\n
 496:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      UART5EN       LL_APB1_GRP1_EnableClock\n
 497:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C1EN        LL_APB1_GRP1_EnableClock\n
 498:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      I2C2EN        LL_APB1_GRP1_EnableClock\n
 499:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      USBEN         LL_APB1_GRP1_EnableClock\n
 500:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      PWREN         LL_APB1_GRP1_EnableClock\n
 501:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      DACEN         LL_APB1_GRP1_EnableClock\n
 502:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         APB1ENR      COMPEN        LL_APB1_GRP1_EnableClock
 503:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 504:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 505:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 506:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5 (*)
 508:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 510:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LCD (*)
 511:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 512:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 513:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
 514:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 515:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 516:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
 517:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
 518:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 519:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 520:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USB
 521:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 522:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 523:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_COMP
 524:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP (*)
 525:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *
 526:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   *         (*) value not defined in all devices.
 527:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   * @retval None
 528:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** */
 529:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 413              		.loc 3 529 22 view .LVU123
 414              	.LBB111:
 530:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h **** {
 531:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   __IO uint32_t tmpreg;
 415              		.loc 3 531 3 view .LVU124
 532:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR, Periphs);
 416              		.loc 3 532 3 view .LVU125
 417 007a 6B6A     		ldr	r3, [r5, #36]
 418 007c 43F40013 		orr	r3, r3, #2097152
ARM GAS  /tmp/ccAFiJUS.s 			page 52


 419 0080 6B62     		str	r3, [r5, #36]
 533:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 534:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 420              		.loc 3 534 3 view .LVU126
 421              		.loc 3 534 12 is_stmt 0 view .LVU127
 422 0082 6B6A     		ldr	r3, [r5, #36]
 423 0084 03F40013 		and	r3, r3, #2097152
 424              		.loc 3 534 10 view .LVU128
 425 0088 0093     		str	r3, [sp]
 535:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_bus.h ****   (void)tmpreg;
 426              		.loc 3 535 3 is_stmt 1 view .LVU129
 427 008a 009B     		ldr	r3, [sp]
 428              	.LVL24:
 429              		.loc 3 535 3 is_stmt 0 view .LVU130
 430              	.LBE111:
 431              	.LBE110:
  82:Core/Src/i2c.c ****   LL_I2C_SetOwnAddress2(I2C1, 0);
 432              		.loc 1 82 3 is_stmt 1 view .LVU131
 433              	.LBB112:
 434              	.LBI112:
 460:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 435              		.loc 2 460 22 view .LVU132
 436              	.LBB113:
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 437              		.loc 2 462 3 view .LVU133
 438 008c A5F5F235 		sub	r5, r5, #123904
 439 0090 2B68     		ldr	r3, [r5]
 440 0092 23F08003 		bic	r3, r3, #128
 441 0096 2B60     		str	r3, [r5]
 442              	.LVL25:
 462:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 443              		.loc 2 462 3 is_stmt 0 view .LVU134
 444              	.LBE113:
 445              	.LBE112:
  83:Core/Src/i2c.c ****   I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 446              		.loc 1 83 3 is_stmt 1 view .LVU135
 447              	.LBB114:
 448              	.LBI114:
 549:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 449              		.loc 2 549 22 view .LVU136
 450              	.LBB115:
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 451              		.loc 2 551 3 view .LVU137
 452 0098 EB68     		ldr	r3, [r5, #12]
 453 009a 23F0FE03 		bic	r3, r3, #254
 454 009e EB60     		str	r3, [r5, #12]
 455              	.LVL26:
 551:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 456              		.loc 2 551 3 is_stmt 0 view .LVU138
 457              	.LBE115:
 458              	.LBE114:
  84:Core/Src/i2c.c ****   I2C_InitStruct.ClockSpeed = 400000;
 459              		.loc 1 84 3 is_stmt 1 view .LVU139
  84:Core/Src/i2c.c ****   I2C_InitStruct.ClockSpeed = 400000;
 460              		.loc 1 84 33 is_stmt 0 view .LVU140
 461 00a0 0894     		str	r4, [sp, #32]
  85:Core/Src/i2c.c ****   I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
ARM GAS  /tmp/ccAFiJUS.s 			page 53


 462              		.loc 1 85 3 is_stmt 1 view .LVU141
  85:Core/Src/i2c.c ****   I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 463              		.loc 1 85 29 is_stmt 0 view .LVU142
 464 00a2 0E4B     		ldr	r3, .L17+8
 465 00a4 0993     		str	r3, [sp, #36]
  86:Core/Src/i2c.c ****   I2C_InitStruct.OwnAddress1 = 0;
 466              		.loc 1 86 3 is_stmt 1 view .LVU143
  86:Core/Src/i2c.c ****   I2C_InitStruct.OwnAddress1 = 0;
 467              		.loc 1 86 28 is_stmt 0 view .LVU144
 468 00a6 0A94     		str	r4, [sp, #40]
  87:Core/Src/i2c.c ****   I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 469              		.loc 1 87 3 is_stmt 1 view .LVU145
  87:Core/Src/i2c.c ****   I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 470              		.loc 1 87 30 is_stmt 0 view .LVU146
 471 00a8 0B94     		str	r4, [sp, #44]
  88:Core/Src/i2c.c ****   I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 472              		.loc 1 88 3 is_stmt 1 view .LVU147
  88:Core/Src/i2c.c ****   I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 473              		.loc 1 88 34 is_stmt 0 view .LVU148
 474 00aa 4FF48063 		mov	r3, #1024
 475 00ae 0C93     		str	r3, [sp, #48]
  89:Core/Src/i2c.c ****   LL_I2C_Init(I2C1, &I2C_InitStruct);
 476              		.loc 1 89 3 is_stmt 1 view .LVU149
  89:Core/Src/i2c.c ****   LL_I2C_Init(I2C1, &I2C_InitStruct);
 477              		.loc 1 89 30 is_stmt 0 view .LVU150
 478 00b0 4FF48043 		mov	r3, #16384
 479 00b4 0D93     		str	r3, [sp, #52]
  90:Core/Src/i2c.c ****   LL_I2C_DisableOwnAddress2(I2C1);
 480              		.loc 1 90 3 is_stmt 1 view .LVU151
 481 00b6 08A9     		add	r1, sp, #32
 482 00b8 2846     		mov	r0, r5
 483 00ba FFF7FEFF 		bl	LL_I2C_Init
 484              	.LVL27:
  91:Core/Src/i2c.c ****   LL_I2C_DisableGeneralCall(I2C1);
 485              		.loc 1 91 3 view .LVU152
 486              	.LBB116:
 487              	.LBI116:
 571:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 488              		.loc 2 571 22 view .LVU153
 489              	.LBB117:
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 490              		.loc 2 573 3 view .LVU154
 491 00be EB68     		ldr	r3, [r5, #12]
 492 00c0 23F00103 		bic	r3, r3, #1
 493 00c4 EB60     		str	r3, [r5, #12]
 494              	.LVL28:
 573:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 495              		.loc 2 573 3 is_stmt 0 view .LVU155
 496              	.LBE117:
 497              	.LBE116:
  92:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 498              		.loc 1 92 3 is_stmt 1 view .LVU156
 499              	.LBB118:
 500              	.LBI118:
 507:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 501              		.loc 2 507 22 view .LVU157
 502              	.LBB119:
ARM GAS  /tmp/ccAFiJUS.s 			page 54


 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 503              		.loc 2 509 3 view .LVU158
 504 00c6 2B68     		ldr	r3, [r5]
 505 00c8 23F04003 		bic	r3, r3, #64
 506 00cc 2B60     		str	r3, [r5]
 507              	.LVL29:
 509:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 508              		.loc 2 509 3 is_stmt 0 view .LVU159
 509              	.LBE119:
 510              	.LBE118:
  97:Core/Src/i2c.c **** 
 511              		.loc 1 97 1 view .LVU160
 512 00ce 0EB0     		add	sp, sp, #56
 513              	.LCFI6:
 514              		.cfi_def_cfa_offset 32
 515              		@ sp needed
 516 00d0 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 517              	.L18:
 518              		.align	2
 519              	.L17:
 520 00d4 00380240 		.word	1073887232
 521 00d8 00040240 		.word	1073873920
 522 00dc 801A0600 		.word	400000
 523              		.cfi_endproc
 524              	.LFE817:
 526              		.section	.text.I2C_WriteBuffer,"ax",%progbits
 527              		.align	1
 528              		.global	I2C_WriteBuffer
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 533              	I2C_WriteBuffer:
 534              	.LVL30:
 535              	.LFB819:
 137:Core/Src/i2c.c **** 
 138:Core/Src/i2c.c **** //------------------------------------------------------------------------------//
 139:Core/Src/i2c.c **** uint8_t I2C_WriteBuffer (uint16_t reg_addr, uint8_t *buf, uint16_t bytes_count)
 140:Core/Src/i2c.c **** {
 536              		.loc 1 140 1 is_stmt 1 view -0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540              		.loc 1 140 1 is_stmt 0 view .LVU162
 541 0000 70B5     		push	{r4, r5, r6, lr}
 542              	.LCFI7:
 543              		.cfi_def_cfa_offset 16
 544              		.cfi_offset 4, -16
 545              		.cfi_offset 5, -12
 546              		.cfi_offset 6, -8
 547              		.cfi_offset 14, -4
 548 0002 0E46     		mov	r6, r1
 549 0004 1546     		mov	r5, r2
 141:Core/Src/i2c.c ****   I2Cstatus = I2C_OK;
 550              		.loc 1 141 3 is_stmt 1 view .LVU163
 551              		.loc 1 141 13 is_stmt 0 view .LVU164
 552 0006 154C     		ldr	r4, .L28
 553 0008 0023     		movs	r3, #0
ARM GAS  /tmp/ccAFiJUS.s 			page 55


 554 000a 2370     		strb	r3, [r4]
 142:Core/Src/i2c.c ****   //static uint64_t timeout_delay = 0;
 143:Core/Src/i2c.c **** 	if ((I2Cstatus = I2C_WriteAdress (reg_addr, I2C_DELAY)) != I2C_OK)
 555              		.loc 1 143 2 is_stmt 1 view .LVU165
 556              		.loc 1 143 19 is_stmt 0 view .LVU166
 557 000c 6421     		movs	r1, #100
 558              	.LVL31:
 559              		.loc 1 143 19 view .LVU167
 560 000e FFF7FEFF 		bl	I2C_WriteAdress
 561              	.LVL32:
 562              		.loc 1 143 17 view .LVU168
 563 0012 2070     		strb	r0, [r4]
 564              		.loc 1 143 5 view .LVU169
 565 0014 A8B9     		cbnz	r0, .L20
 566              	.LBB120:
 144:Core/Src/i2c.c **** 	{	return I2Cstatus;	}
 145:Core/Src/i2c.c **** 
 146:Core/Src/i2c.c ****  // timeout_delay = I2C_DELAY + Get_SysTick(); //  
 147:Core/Src/i2c.c ****   for(uint16_t i=0; i<bytes_count; i++)
 567              		.loc 1 147 16 view .LVU170
 568 0016 0024     		movs	r4, #0
 569              	.L21:
 570              	.LVL33:
 571              		.loc 1 147 21 is_stmt 1 discriminator 1 view .LVU171
 572              		.loc 1 147 3 is_stmt 0 discriminator 1 view .LVU172
 573 0018 AC42     		cmp	r4, r5
 574 001a 16D2     		bcs	.L26
 148:Core/Src/i2c.c ****   {
 149:Core/Src/i2c.c ****     LL_I2C_TransmitData8(RTC_I2C, buf[i]);
 575              		.loc 1 149 5 is_stmt 1 view .LVU173
 576 001c 335D     		ldrb	r3, [r6, r4]	@ zero_extendqisi2
 577              	.LVL34:
 578              	.LBB121:
 579              	.LBI121:
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 580              		.loc 2 1739 22 view .LVU174
 581              	.LBB122:
 582              		.loc 2 1741 3 view .LVU175
 583 001e 1049     		ldr	r1, .L28+4
 584 0020 0A69     		ldr	r2, [r1, #16]
 585 0022 22F0FF02 		bic	r2, r2, #255
 586 0026 1343     		orrs	r3, r3, r2
 587              	.LVL35:
 588              		.loc 2 1741 3 is_stmt 0 view .LVU176
 589 0028 0B61     		str	r3, [r1, #16]
 590              	.LVL36:
 591              	.L22:
 592              		.loc 2 1741 3 view .LVU177
 593              	.LBE122:
 594              	.LBE121:
 150:Core/Src/i2c.c ****     while(!LL_I2C_IsActiveFlag_TXE(RTC_I2C))
 595              		.loc 1 150 10 is_stmt 1 view .LVU178
 596              	.LBB123:
 597              	.LBI123:
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 598              		.loc 2 1128 26 view .LVU179
 599              	.LBB124:
ARM GAS  /tmp/ccAFiJUS.s 			page 56


1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 600              		.loc 2 1130 3 view .LVU180
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 601              		.loc 2 1130 11 is_stmt 0 view .LVU181
 602 002a 0D4B     		ldr	r3, .L28+4
 603 002c 5B69     		ldr	r3, [r3, #20]
 604              	.LVL37:
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 605              		.loc 2 1130 11 view .LVU182
 606              	.LBE124:
 607              	.LBE123:
 608              		.loc 1 150 10 view .LVU183
 609 002e 13F0800F 		tst	r3, #128
 610 0032 07D1     		bne	.L27
 151:Core/Src/i2c.c ****     {
 152:Core/Src/i2c.c ****       if (return_flag_timeout() == ON) //     
 611              		.loc 1 152 7 is_stmt 1 view .LVU184
 612              		.loc 1 152 11 is_stmt 0 view .LVU185
 613 0034 FFF7FEFF 		bl	return_flag_timeout
 614              	.LVL38:
 615              		.loc 1 152 10 view .LVU186
 616 0038 0128     		cmp	r0, #1
 617 003a F6D1     		bne	.L22
 153:Core/Src/i2c.c ****       {  return (I2Cstatus = I2C_TIMEOUT);  }
 618              		.loc 1 153 10 is_stmt 1 view .LVU187
 619              		.loc 1 153 28 is_stmt 0 view .LVU188
 620 003c 0220     		movs	r0, #2
 621 003e 074B     		ldr	r3, .L28
 622 0040 1870     		strb	r0, [r3]
 623              	.LVL39:
 624              	.L20:
 625              		.loc 1 153 28 view .LVU189
 626              	.LBE120:
 154:Core/Src/i2c.c ****     }
 155:Core/Src/i2c.c ****   }
 156:Core/Src/i2c.c ****   LL_I2C_GenerateStopCondition(RTC_I2C);
 157:Core/Src/i2c.c **** 
 158:Core/Src/i2c.c **** 	return I2Cstatus;
 159:Core/Src/i2c.c **** }
 627              		.loc 1 159 1 view .LVU190
 628 0042 70BD     		pop	{r4, r5, r6, pc}
 629              	.LVL40:
 630              	.L27:
 631              	.LBB125:
 147:Core/Src/i2c.c ****   {
 632              		.loc 1 147 36 is_stmt 1 discriminator 2 view .LVU191
 147:Core/Src/i2c.c ****   {
 633              		.loc 1 147 37 is_stmt 0 discriminator 2 view .LVU192
 634 0044 0134     		adds	r4, r4, #1
 635              	.LVL41:
 147:Core/Src/i2c.c ****   {
 636              		.loc 1 147 37 discriminator 2 view .LVU193
 637 0046 A4B2     		uxth	r4, r4
 638              	.LVL42:
 147:Core/Src/i2c.c ****   {
 639              		.loc 1 147 37 discriminator 2 view .LVU194
 640 0048 E6E7     		b	.L21
ARM GAS  /tmp/ccAFiJUS.s 			page 57


 641              	.L26:
 147:Core/Src/i2c.c ****   {
 642              		.loc 1 147 37 discriminator 2 view .LVU195
 643              	.LBE125:
 156:Core/Src/i2c.c **** 
 644              		.loc 1 156 3 is_stmt 1 view .LVU196
 645              	.LVL43:
 646              	.LBB126:
 647              	.LBI126:
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 648              		.loc 2 1577 22 view .LVU197
 649              	.LBB127:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 650              		.loc 2 1579 3 view .LVU198
 651 004a 054A     		ldr	r2, .L28+4
 652 004c 1368     		ldr	r3, [r2]
 653 004e 43F40073 		orr	r3, r3, #512
 654 0052 1360     		str	r3, [r2]
 655              	.LVL44:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 656              		.loc 2 1579 3 is_stmt 0 view .LVU199
 657              	.LBE127:
 658              	.LBE126:
 158:Core/Src/i2c.c **** }
 659              		.loc 1 158 2 is_stmt 1 view .LVU200
 158:Core/Src/i2c.c **** }
 660              		.loc 1 158 9 is_stmt 0 view .LVU201
 661 0054 014B     		ldr	r3, .L28
 662 0056 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 663 0058 F3E7     		b	.L20
 664              	.L29:
 665 005a 00BF     		.align	2
 666              	.L28:
 667 005c 00000000 		.word	.LANCHOR0
 668 0060 00540040 		.word	1073763328
 669              		.cfi_endproc
 670              	.LFE819:
 672              		.section	.text.I2C_WriteByte,"ax",%progbits
 673              		.align	1
 674              		.global	I2C_WriteByte
 675              		.syntax unified
 676              		.thumb
 677              		.thumb_func
 679              	I2C_WriteByte:
 680              	.LVL45:
 681              	.LFB820:
 160:Core/Src/i2c.c **** 
 161:Core/Src/i2c.c **** //------------------------------------------------------------------------------//
 162:Core/Src/i2c.c **** uint8_t I2C_WriteByte (uint8_t byte, uint16_t reg_addr)
 163:Core/Src/i2c.c **** {
 682              		.loc 1 163 1 is_stmt 1 view -0
 683              		.cfi_startproc
 684              		@ args = 0, pretend = 0, frame = 0
 685              		@ frame_needed = 0, uses_anonymous_args = 0
 686              		.loc 1 163 1 is_stmt 0 view .LVU203
 687 0000 38B5     		push	{r3, r4, r5, lr}
 688              	.LCFI8:
ARM GAS  /tmp/ccAFiJUS.s 			page 58


 689              		.cfi_def_cfa_offset 16
 690              		.cfi_offset 3, -16
 691              		.cfi_offset 4, -12
 692              		.cfi_offset 5, -8
 693              		.cfi_offset 14, -4
 694 0002 0546     		mov	r5, r0
 695 0004 0846     		mov	r0, r1
 696              	.LVL46:
 164:Core/Src/i2c.c ****   I2Cstatus = I2C_OK;
 697              		.loc 1 164 3 is_stmt 1 view .LVU204
 698              		.loc 1 164 13 is_stmt 0 view .LVU205
 699 0006 114C     		ldr	r4, .L36
 700 0008 0023     		movs	r3, #0
 701 000a 2370     		strb	r3, [r4]
 165:Core/Src/i2c.c ****  // static uint64_t timeout_delay = 0;
 166:Core/Src/i2c.c ****   if ((I2Cstatus = I2C_WriteAdress (reg_addr, I2C_DELAY)) != I2C_OK)
 702              		.loc 1 166 3 is_stmt 1 view .LVU206
 703              		.loc 1 166 20 is_stmt 0 view .LVU207
 704 000c 6421     		movs	r1, #100
 705              	.LVL47:
 706              		.loc 1 166 20 view .LVU208
 707 000e FFF7FEFF 		bl	I2C_WriteAdress
 708              	.LVL48:
 709              		.loc 1 166 18 view .LVU209
 710 0012 2070     		strb	r0, [r4]
 711              		.loc 1 166 6 view .LVU210
 712 0014 C8B9     		cbnz	r0, .L31
 167:Core/Src/i2c.c **** 	{	return I2Cstatus;	}
 168:Core/Src/i2c.c **** 
 169:Core/Src/i2c.c ****   //timeout_delay = I2C_DELAY + Get_SysTick(); //  
 170:Core/Src/i2c.c ****   LL_I2C_TransmitData8(RTC_I2C, byte);
 713              		.loc 1 170 3 is_stmt 1 view .LVU211
 714              	.LVL49:
 715              	.LBB128:
 716              	.LBI128:
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 717              		.loc 2 1739 22 view .LVU212
 718              	.LBB129:
 719              		.loc 2 1741 3 view .LVU213
 720 0016 0E4A     		ldr	r2, .L36+4
 721 0018 1369     		ldr	r3, [r2, #16]
 722 001a 23F0FF03 		bic	r3, r3, #255
 723 001e 2B43     		orrs	r3, r3, r5
 724 0020 1361     		str	r3, [r2, #16]
 725              	.LVL50:
 726              	.L32:
 727              		.loc 2 1741 3 is_stmt 0 view .LVU214
 728              	.LBE129:
 729              	.LBE128:
 171:Core/Src/i2c.c ****   while(!LL_I2C_IsActiveFlag_TXE(RTC_I2C))
 730              		.loc 1 171 8 is_stmt 1 view .LVU215
 731              	.LBB130:
 732              	.LBI130:
1128:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 733              		.loc 2 1128 26 view .LVU216
 734              	.LBB131:
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
ARM GAS  /tmp/ccAFiJUS.s 			page 59


 735              		.loc 2 1130 3 view .LVU217
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 736              		.loc 2 1130 11 is_stmt 0 view .LVU218
 737 0022 0B4B     		ldr	r3, .L36+4
 738 0024 5B69     		ldr	r3, [r3, #20]
 739              	.LVL51:
1130:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 740              		.loc 2 1130 11 view .LVU219
 741              	.LBE131:
 742              	.LBE130:
 743              		.loc 1 171 8 view .LVU220
 744 0026 13F0800F 		tst	r3, #128
 745 002a 07D1     		bne	.L35
 172:Core/Src/i2c.c ****   {
 173:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 746              		.loc 1 173 5 is_stmt 1 view .LVU221
 747              		.loc 1 173 9 is_stmt 0 view .LVU222
 748 002c FFF7FEFF 		bl	return_flag_timeout
 749              	.LVL52:
 750              		.loc 1 173 8 view .LVU223
 751 0030 0128     		cmp	r0, #1
 752 0032 F6D1     		bne	.L32
 174:Core/Src/i2c.c ****     {  return (I2Cstatus = I2C_TIMEOUT);  }
 753              		.loc 1 174 8 is_stmt 1 view .LVU224
 754              		.loc 1 174 26 is_stmt 0 view .LVU225
 755 0034 0220     		movs	r0, #2
 756 0036 054B     		ldr	r3, .L36
 757 0038 1870     		strb	r0, [r3]
 758 003a 06E0     		b	.L31
 759              	.L35:
 175:Core/Src/i2c.c ****   };
 760              		.loc 1 175 4 is_stmt 1 view .LVU226
 176:Core/Src/i2c.c ****   LL_I2C_GenerateStopCondition(RTC_I2C);
 761              		.loc 1 176 3 view .LVU227
 762              	.LVL53:
 763              	.LBB132:
 764              	.LBI132:
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 765              		.loc 2 1577 22 view .LVU228
 766              	.LBB133:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 767              		.loc 2 1579 3 view .LVU229
 768 003c 044A     		ldr	r2, .L36+4
 769 003e 1368     		ldr	r3, [r2]
 770 0040 43F40073 		orr	r3, r3, #512
 771 0044 1360     		str	r3, [r2]
 772              	.LVL54:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 773              		.loc 2 1579 3 is_stmt 0 view .LVU230
 774              	.LBE133:
 775              	.LBE132:
 177:Core/Src/i2c.c **** 		
 178:Core/Src/i2c.c **** 	return I2Cstatus;
 776              		.loc 1 178 2 is_stmt 1 view .LVU231
 777              		.loc 1 178 9 is_stmt 0 view .LVU232
 778 0046 014B     		ldr	r3, .L36
 779 0048 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccAFiJUS.s 			page 60


 780              	.L31:
 179:Core/Src/i2c.c **** }
 781              		.loc 1 179 1 view .LVU233
 782 004a 38BD     		pop	{r3, r4, r5, pc}
 783              	.L37:
 784              		.align	2
 785              	.L36:
 786 004c 00000000 		.word	.LANCHOR0
 787 0050 00540040 		.word	1073763328
 788              		.cfi_endproc
 789              	.LFE820:
 791              		.section	.text.I2C_ReadBuffer,"ax",%progbits
 792              		.align	1
 793              		.global	I2C_ReadBuffer
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 798              	I2C_ReadBuffer:
 799              	.LVL55:
 800              	.LFB821:
 180:Core/Src/i2c.c **** 
 181:Core/Src/i2c.c **** //------------------------------------------------------------------------------//
 182:Core/Src/i2c.c **** uint8_t I2C_ReadBuffer (uint16_t reg_addr, uint8_t *buf, uint16_t bytes_count)
 183:Core/Src/i2c.c **** {
 801              		.loc 1 183 1 is_stmt 1 view -0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 8
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 805              		.loc 1 183 1 is_stmt 0 view .LVU235
 806 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 807              	.LCFI9:
 808              		.cfi_def_cfa_offset 20
 809              		.cfi_offset 4, -20
 810              		.cfi_offset 5, -16
 811              		.cfi_offset 6, -12
 812              		.cfi_offset 7, -8
 813              		.cfi_offset 14, -4
 814 0002 83B0     		sub	sp, sp, #12
 815              	.LCFI10:
 816              		.cfi_def_cfa_offset 32
 817 0004 0D46     		mov	r5, r1
 818 0006 1446     		mov	r4, r2
 184:Core/Src/i2c.c ****   uint8_t I2Cstatus = I2C_OK;
 819              		.loc 1 184 3 is_stmt 1 view .LVU236
 820              	.LVL56:
 185:Core/Src/i2c.c ****   //static uint64_t timeout_delay = 0;
 186:Core/Src/i2c.c ****   if ((I2Cstatus = I2C_WriteAdress (reg_addr, I2C_DELAY)) != I2C_OK)
 821              		.loc 1 186 3 view .LVU237
 822              		.loc 1 186 20 is_stmt 0 view .LVU238
 823 0008 6421     		movs	r1, #100
 824              	.LVL57:
 825              		.loc 1 186 20 view .LVU239
 826 000a FFF7FEFF 		bl	I2C_WriteAdress
 827              	.LVL58:
 828              		.loc 1 186 6 view .LVU240
 829 000e 0646     		mov	r6, r0
 830 0010 70B9     		cbnz	r0, .L39
ARM GAS  /tmp/ccAFiJUS.s 			page 61


 187:Core/Src/i2c.c **** 	{	return I2Cstatus;	}
 188:Core/Src/i2c.c **** 	
 189:Core/Src/i2c.c ****   LL_I2C_GenerateStartCondition(RTC_I2C); // Start
 831              		.loc 1 189 3 is_stmt 1 view .LVU241
 832              	.LVL59:
 833              	.LBB134:
 834              	.LBI134:
1566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 835              		.loc 2 1566 22 view .LVU242
 836              	.LBB135:
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 837              		.loc 2 1568 3 view .LVU243
 838 0012 2D4A     		ldr	r2, .L62
 839 0014 1368     		ldr	r3, [r2]
 840 0016 43F48073 		orr	r3, r3, #256
 841 001a 1360     		str	r3, [r2]
 842              	.LVL60:
 843              	.L40:
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 844              		.loc 2 1568 3 is_stmt 0 view .LVU244
 845              	.LBE135:
 846              	.LBE134:
 190:Core/Src/i2c.c ****  // timeout_delay = I2C_DELAY + Get_SysTick(); //  
 191:Core/Src/i2c.c ****   while(!LL_I2C_IsActiveFlag_SB(RTC_I2C))
 847              		.loc 1 191 8 is_stmt 1 view .LVU245
 848              	.LBB136:
 849              	.LBI136:
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 850              		.loc 2 1167 26 view .LVU246
 851              	.LBB137:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 852              		.loc 2 1169 3 view .LVU247
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 853              		.loc 2 1169 11 is_stmt 0 view .LVU248
 854 001c 2A4B     		ldr	r3, .L62
 855 001e 5B69     		ldr	r3, [r3, #20]
 856              	.LVL61:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 857              		.loc 2 1169 11 view .LVU249
 858              	.LBE137:
 859              	.LBE136:
 860              		.loc 1 191 8 view .LVU250
 861 0020 13F0010F 		tst	r3, #1
 862 0024 07D1     		bne	.L58
 192:Core/Src/i2c.c ****   {
 193:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 863              		.loc 1 193 5 is_stmt 1 view .LVU251
 864              		.loc 1 193 9 is_stmt 0 view .LVU252
 865 0026 FFF7FEFF 		bl	return_flag_timeout
 866              	.LVL62:
 867              		.loc 1 193 8 view .LVU253
 868 002a 0128     		cmp	r0, #1
 869 002c F6D1     		bne	.L40
 194:Core/Src/i2c.c ****     {  return I2Cstatus = I2C_TIMEOUT;  }
 870              		.loc 1 194 25 view .LVU254
 871 002e 0226     		movs	r6, #2
 872              	.L39:
ARM GAS  /tmp/ccAFiJUS.s 			page 62


 195:Core/Src/i2c.c ****   }
 196:Core/Src/i2c.c ****   (void) RTC_I2C->SR1;
 197:Core/Src/i2c.c **** 
 198:Core/Src/i2c.c ****   LL_I2C_TransmitData8(RTC_I2C, RTC_ADDRESS | I2C_REQUEST_READ); //  
 199:Core/Src/i2c.c ****   while (!LL_I2C_IsActiveFlag_ADDR(RTC_I2C))
 200:Core/Src/i2c.c ****   {
 201:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 202:Core/Src/i2c.c ****     {  return I2Cstatus = I2C_TIMEOUT;  }
 203:Core/Src/i2c.c ****   }
 204:Core/Src/i2c.c ****   LL_I2C_ClearFlag_ADDR(RTC_I2C);
 205:Core/Src/i2c.c **** 		
 206:Core/Src/i2c.c ****   for(uint16_t i=0; i<bytes_count; i++)
 207:Core/Src/i2c.c ****   {
 208:Core/Src/i2c.c ****     if(i<(bytes_count-1))
 209:Core/Src/i2c.c ****     {
 210:Core/Src/i2c.c ****       while(!LL_I2C_IsActiveFlag_RXNE(RTC_I2C))
 211:Core/Src/i2c.c ****       {
 212:Core/Src/i2c.c ****         if (return_flag_timeout() == ON) //     
 213:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 214:Core/Src/i2c.c ****       }
 215:Core/Src/i2c.c ****       buf[i] = LL_I2C_ReceiveData8(RTC_I2C);
 216:Core/Src/i2c.c ****     }
 217:Core/Src/i2c.c ****     else //   
 218:Core/Src/i2c.c ****     {
 219:Core/Src/i2c.c ****       LL_I2C_AcknowledgeNextData(RTC_I2C, LL_I2C_NACK);
 220:Core/Src/i2c.c ****       LL_I2C_GenerateStopCondition(RTC_I2C); // Stop   
 221:Core/Src/i2c.c ****       while(!LL_I2C_IsActiveFlag_RXNE(RTC_I2C))
 222:Core/Src/i2c.c ****       {
 223:Core/Src/i2c.c ****         if (return_flag_timeout() == ON) //     
 224:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 225:Core/Src/i2c.c ****       };
 226:Core/Src/i2c.c ****       buf[i] = LL_I2C_ReceiveData8(RTC_I2C);
 227:Core/Src/i2c.c ****     }
 228:Core/Src/i2c.c ****   }	
 229:Core/Src/i2c.c **** 	return I2Cstatus;
 230:Core/Src/i2c.c **** }
 873              		.loc 1 230 1 view .LVU255
 874 0030 3046     		mov	r0, r6
 875 0032 03B0     		add	sp, sp, #12
 876              	.LCFI11:
 877              		.cfi_remember_state
 878              		.cfi_def_cfa_offset 20
 879              		@ sp needed
 880 0034 F0BD     		pop	{r4, r5, r6, r7, pc}
 881              	.LVL63:
 882              	.L58:
 883              	.LCFI12:
 884              		.cfi_restore_state
 196:Core/Src/i2c.c **** 
 885              		.loc 1 196 3 is_stmt 1 view .LVU256
 886 0036 244A     		ldr	r2, .L62
 887 0038 5369     		ldr	r3, [r2, #20]
 198:Core/Src/i2c.c ****   while (!LL_I2C_IsActiveFlag_ADDR(RTC_I2C))
 888              		.loc 1 198 3 view .LVU257
 889              	.LVL64:
 890              	.LBB138:
 891              	.LBI138:
ARM GAS  /tmp/ccAFiJUS.s 			page 63


1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 892              		.loc 2 1739 22 view .LVU258
 893              	.LBB139:
 894              		.loc 2 1741 3 view .LVU259
 895 003a 1369     		ldr	r3, [r2, #16]
 896 003c 23F0FF03 		bic	r3, r3, #255
 897 0040 43F0D103 		orr	r3, r3, #209
 898 0044 1361     		str	r3, [r2, #16]
 899              	.LVL65:
 900              	.L42:
 901              		.loc 2 1741 3 is_stmt 0 view .LVU260
 902              	.LBE139:
 903              	.LBE138:
 199:Core/Src/i2c.c ****   {
 904              		.loc 1 199 9 is_stmt 1 view .LVU261
 905              	.LBB140:
 906              	.LBI140:
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 907              		.loc 2 1180 26 view .LVU262
 908              	.LBB141:
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 909              		.loc 2 1182 3 view .LVU263
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 910              		.loc 2 1182 11 is_stmt 0 view .LVU264
 911 0046 204B     		ldr	r3, .L62
 912 0048 5B69     		ldr	r3, [r3, #20]
 913              	.LVL66:
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 914              		.loc 2 1182 11 view .LVU265
 915              	.LBE141:
 916              	.LBE140:
 199:Core/Src/i2c.c ****   {
 917              		.loc 1 199 9 view .LVU266
 918 004a 13F0020F 		tst	r3, #2
 919 004e 05D1     		bne	.L59
 201:Core/Src/i2c.c ****     {  return I2Cstatus = I2C_TIMEOUT;  }
 920              		.loc 1 201 5 is_stmt 1 view .LVU267
 201:Core/Src/i2c.c ****     {  return I2Cstatus = I2C_TIMEOUT;  }
 921              		.loc 1 201 9 is_stmt 0 view .LVU268
 922 0050 FFF7FEFF 		bl	return_flag_timeout
 923              	.LVL67:
 201:Core/Src/i2c.c ****     {  return I2Cstatus = I2C_TIMEOUT;  }
 924              		.loc 1 201 8 view .LVU269
 925 0054 0128     		cmp	r0, #1
 926 0056 F6D1     		bne	.L42
 202:Core/Src/i2c.c ****   }
 927              		.loc 1 202 25 view .LVU270
 928 0058 0226     		movs	r6, #2
 929 005a E9E7     		b	.L39
 930              	.L59:
 204:Core/Src/i2c.c **** 		
 931              		.loc 1 204 3 is_stmt 1 view .LVU271
 932              	.LVL68:
 933              	.LBB142:
 934              	.LBI142:
1395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 935              		.loc 2 1395 22 view .LVU272
ARM GAS  /tmp/ccAFiJUS.s 			page 64


 936              	.LBB143:
1397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
 937              		.loc 2 1397 3 view .LVU273
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 938              		.loc 2 1398 3 view .LVU274
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 939              		.loc 2 1398 16 is_stmt 0 view .LVU275
 940 005c 1A4B     		ldr	r3, .L62
 941 005e 5A69     		ldr	r2, [r3, #20]
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 942              		.loc 2 1398 10 view .LVU276
 943 0060 0192     		str	r2, [sp, #4]
1399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR2;
 944              		.loc 2 1399 3 is_stmt 1 view .LVU277
 945 0062 019A     		ldr	r2, [sp, #4]
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 946              		.loc 2 1400 3 view .LVU278
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 947              		.loc 2 1400 16 is_stmt 0 view .LVU279
 948 0064 9B69     		ldr	r3, [r3, #24]
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 949              		.loc 2 1400 10 view .LVU280
 950 0066 0193     		str	r3, [sp, #4]
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 951              		.loc 2 1401 3 is_stmt 1 view .LVU281
 952 0068 019B     		ldr	r3, [sp, #4]
 953              	.LVL69:
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 954              		.loc 2 1401 3 is_stmt 0 view .LVU282
 955              	.LBE143:
 956              	.LBE142:
 206:Core/Src/i2c.c ****   {
 957              		.loc 1 206 3 is_stmt 1 view .LVU283
 958              	.LBB144:
 206:Core/Src/i2c.c ****   {
 959              		.loc 1 206 7 view .LVU284
 206:Core/Src/i2c.c ****   {
 960              		.loc 1 206 16 is_stmt 0 view .LVU285
 961 006a 0027     		movs	r7, #0
 962              	.LVL70:
 963              	.L44:
 206:Core/Src/i2c.c ****   {
 964              		.loc 1 206 21 is_stmt 1 discriminator 1 view .LVU286
 206:Core/Src/i2c.c ****   {
 965              		.loc 1 206 3 is_stmt 0 discriminator 1 view .LVU287
 966 006c A742     		cmp	r7, r4
 967 006e DFD2     		bcs	.L39
 208:Core/Src/i2c.c ****     {
 968              		.loc 1 208 5 is_stmt 1 view .LVU288
 208:Core/Src/i2c.c ****     {
 969              		.loc 1 208 22 is_stmt 0 view .LVU289
 970 0070 631E     		subs	r3, r4, #1
 208:Core/Src/i2c.c ****     {
 971              		.loc 1 208 7 view .LVU290
 972 0072 9F42     		cmp	r7, r3
 973 0074 13DB     		blt	.L45
 219:Core/Src/i2c.c ****       LL_I2C_GenerateStopCondition(RTC_I2C); // Stop   
ARM GAS  /tmp/ccAFiJUS.s 			page 65


 974              		.loc 1 219 7 is_stmt 1 view .LVU291
 975              	.LVL71:
 976              	.LBB145:
 977              	.LBI145:
1553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 978              		.loc 2 1553 22 view .LVU292
 979              	.LBB146:
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 980              		.loc 2 1555 3 view .LVU293
 981 0076 144B     		ldr	r3, .L62
 982 0078 1A68     		ldr	r2, [r3]
 983 007a 22F48062 		bic	r2, r2, #1024
 984 007e 1A60     		str	r2, [r3]
 985              	.LVL72:
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 986              		.loc 2 1555 3 is_stmt 0 view .LVU294
 987              	.LBE146:
 988              	.LBE145:
 220:Core/Src/i2c.c ****       while(!LL_I2C_IsActiveFlag_RXNE(RTC_I2C))
 989              		.loc 1 220 7 is_stmt 1 view .LVU295
 990              	.LBB147:
 991              	.LBI147:
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 992              		.loc 2 1577 22 view .LVU296
 993              	.LBB148:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 994              		.loc 2 1579 3 view .LVU297
 995 0080 1A68     		ldr	r2, [r3]
 996 0082 42F40072 		orr	r2, r2, #512
 997 0086 1A60     		str	r2, [r3]
 998              	.LVL73:
 999              	.L49:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1000              		.loc 2 1579 3 is_stmt 0 view .LVU298
 1001              	.LBE148:
 1002              	.LBE147:
 221:Core/Src/i2c.c ****       {
 1003              		.loc 1 221 12 is_stmt 1 view .LVU299
 1004              	.LBB149:
 1005              	.LBI149:
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1006              		.loc 2 1154 26 view .LVU300
 1007              	.LBB150:
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1008              		.loc 2 1156 3 view .LVU301
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1009              		.loc 2 1156 11 is_stmt 0 view .LVU302
 1010 0088 0F4B     		ldr	r3, .L62
 1011 008a 5B69     		ldr	r3, [r3, #20]
 1012              	.LVL74:
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1013              		.loc 2 1156 11 view .LVU303
 1014              	.LBE150:
 1015              	.LBE149:
 221:Core/Src/i2c.c ****       {
 1016              		.loc 1 221 12 view .LVU304
 1017 008c 13F0400F 		tst	r3, #64
ARM GAS  /tmp/ccAFiJUS.s 			page 66


 1018 0090 16D1     		bne	.L60
 223:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 1019              		.loc 1 223 9 is_stmt 1 view .LVU305
 223:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 1020              		.loc 1 223 13 is_stmt 0 view .LVU306
 1021 0092 FFF7FEFF 		bl	return_flag_timeout
 1022              	.LVL75:
 223:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 1023              		.loc 1 223 12 view .LVU307
 1024 0096 0128     		cmp	r0, #1
 1025 0098 F6D1     		bne	.L49
 224:Core/Src/i2c.c ****       };
 1026              		.loc 1 224 28 view .LVU308
 1027 009a 0226     		movs	r6, #2
 1028 009c C8E7     		b	.L39
 1029              	.L45:
 210:Core/Src/i2c.c ****       {
 1030              		.loc 1 210 12 is_stmt 1 view .LVU309
 1031              	.LVL76:
 1032              	.LBB151:
 1033              	.LBI151:
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1034              		.loc 2 1154 26 view .LVU310
 1035              	.LBB152:
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1036              		.loc 2 1156 3 view .LVU311
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1037              		.loc 2 1156 11 is_stmt 0 view .LVU312
 1038 009e 0A4B     		ldr	r3, .L62
 1039 00a0 5B69     		ldr	r3, [r3, #20]
 1040              	.LVL77:
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1041              		.loc 2 1156 11 view .LVU313
 1042              	.LBE152:
 1043              	.LBE151:
 210:Core/Src/i2c.c ****       {
 1044              		.loc 1 210 12 view .LVU314
 1045 00a2 13F0400F 		tst	r3, #64
 1046 00a6 05D1     		bne	.L61
 212:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 1047              		.loc 1 212 9 is_stmt 1 view .LVU315
 212:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 1048              		.loc 1 212 13 is_stmt 0 view .LVU316
 1049 00a8 FFF7FEFF 		bl	return_flag_timeout
 1050              	.LVL78:
 212:Core/Src/i2c.c ****         { return I2Cstatus = I2C_TIMEOUT;  }
 1051              		.loc 1 212 12 view .LVU317
 1052 00ac 0128     		cmp	r0, #1
 1053 00ae F6D1     		bne	.L45
 213:Core/Src/i2c.c ****       }
 1054              		.loc 1 213 28 view .LVU318
 1055 00b0 0226     		movs	r6, #2
 1056 00b2 BDE7     		b	.L39
 1057              	.L61:
 215:Core/Src/i2c.c ****     }
 1058              		.loc 1 215 7 is_stmt 1 view .LVU319
 1059              	.LVL79:
ARM GAS  /tmp/ccAFiJUS.s 			page 67


 1060              	.LBB153:
 1061              	.LBI153:
1727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1062              		.loc 2 1727 25 view .LVU320
 1063              	.LBB154:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1064              		.loc 2 1729 3 view .LVU321
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1065              		.loc 2 1729 20 is_stmt 0 view .LVU322
 1066 00b4 044B     		ldr	r3, .L62
 1067 00b6 1B69     		ldr	r3, [r3, #16]
 1068              	.LVL80:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1069              		.loc 2 1729 20 view .LVU323
 1070              	.LBE154:
 1071              	.LBE153:
 215:Core/Src/i2c.c ****     }
 1072              		.loc 1 215 14 view .LVU324
 1073 00b8 EB55     		strb	r3, [r5, r7]
 1074              	.L48:
 206:Core/Src/i2c.c ****   {
 1075              		.loc 1 206 36 is_stmt 1 discriminator 2 view .LVU325
 206:Core/Src/i2c.c ****   {
 1076              		.loc 1 206 37 is_stmt 0 discriminator 2 view .LVU326
 1077 00ba 0137     		adds	r7, r7, #1
 1078              	.LVL81:
 206:Core/Src/i2c.c ****   {
 1079              		.loc 1 206 37 discriminator 2 view .LVU327
 1080 00bc BFB2     		uxth	r7, r7
 1081              	.LVL82:
 206:Core/Src/i2c.c ****   {
 1082              		.loc 1 206 37 discriminator 2 view .LVU328
 1083 00be D5E7     		b	.L44
 1084              	.L60:
 225:Core/Src/i2c.c ****       buf[i] = LL_I2C_ReceiveData8(RTC_I2C);
 1085              		.loc 1 225 8 is_stmt 1 view .LVU329
 226:Core/Src/i2c.c ****     }
 1086              		.loc 1 226 7 view .LVU330
 1087              	.LVL83:
 1088              	.LBB155:
 1089              	.LBI155:
1727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1090              		.loc 2 1727 25 view .LVU331
 1091              	.LBB156:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1092              		.loc 2 1729 3 view .LVU332
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1093              		.loc 2 1729 20 is_stmt 0 view .LVU333
 1094 00c0 014B     		ldr	r3, .L62
 1095 00c2 1B69     		ldr	r3, [r3, #16]
 1096              	.LVL84:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1097              		.loc 2 1729 20 view .LVU334
 1098              	.LBE156:
 1099              	.LBE155:
 226:Core/Src/i2c.c ****     }
 1100              		.loc 1 226 14 view .LVU335
ARM GAS  /tmp/ccAFiJUS.s 			page 68


 1101 00c4 EB55     		strb	r3, [r5, r7]
 1102 00c6 F8E7     		b	.L48
 1103              	.L63:
 1104              		.align	2
 1105              	.L62:
 1106 00c8 00540040 		.word	1073763328
 1107              	.LBE144:
 1108              		.cfi_endproc
 1109              	.LFE821:
 1111              		.section	.text.I2C_ReadByte,"ax",%progbits
 1112              		.align	1
 1113              		.global	I2C_ReadByte
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	I2C_ReadByte:
 1119              	.LVL85:
 1120              	.LFB822:
 231:Core/Src/i2c.c **** 
 232:Core/Src/i2c.c **** //------------------------------------------------------------------------------//
 233:Core/Src/i2c.c **** uint8_t I2C_ReadByte (uint16_t reg_addr, uint8_t * byte)
 234:Core/Src/i2c.c **** {
 1121              		.loc 1 234 1 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 8
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 1125              		.loc 1 234 1 is_stmt 0 view .LVU337
 1126 0000 30B5     		push	{r4, r5, lr}
 1127              	.LCFI13:
 1128              		.cfi_def_cfa_offset 12
 1129              		.cfi_offset 4, -12
 1130              		.cfi_offset 5, -8
 1131              		.cfi_offset 14, -4
 1132 0002 83B0     		sub	sp, sp, #12
 1133              	.LCFI14:
 1134              		.cfi_def_cfa_offset 24
 1135 0004 0C46     		mov	r4, r1
 235:Core/Src/i2c.c **** 	I2Cstatus = I2C_OK;
 1136              		.loc 1 235 2 is_stmt 1 view .LVU338
 1137              		.loc 1 235 12 is_stmt 0 view .LVU339
 1138 0006 294D     		ldr	r5, .L76
 1139 0008 0023     		movs	r3, #0
 1140 000a 2B70     		strb	r3, [r5]
 236:Core/Src/i2c.c ****   //static uint64_t timeout_delay = 0;
 237:Core/Src/i2c.c ****   if ((I2Cstatus = I2C_WriteAdress (reg_addr, I2C_DELAY)) != I2C_OK)
 1141              		.loc 1 237 3 is_stmt 1 view .LVU340
 1142              		.loc 1 237 20 is_stmt 0 view .LVU341
 1143 000c 6421     		movs	r1, #100
 1144              	.LVL86:
 1145              		.loc 1 237 20 view .LVU342
 1146 000e FFF7FEFF 		bl	I2C_WriteAdress
 1147              	.LVL87:
 1148              		.loc 1 237 18 view .LVU343
 1149 0012 2870     		strb	r0, [r5]
 1150              		.loc 1 237 6 view .LVU344
 1151 0014 80B9     		cbnz	r0, .L65
 238:Core/Src/i2c.c **** 	{	return I2Cstatus;	}
ARM GAS  /tmp/ccAFiJUS.s 			page 69


 239:Core/Src/i2c.c **** 	
 240:Core/Src/i2c.c ****   LL_I2C_GenerateStartCondition(RTC_I2C); // Start
 1152              		.loc 1 240 3 is_stmt 1 view .LVU345
 1153              	.LVL88:
 1154              	.LBB157:
 1155              	.LBI157:
1566:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1156              		.loc 2 1566 22 view .LVU346
 1157              	.LBB158:
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1158              		.loc 2 1568 3 view .LVU347
 1159 0016 264A     		ldr	r2, .L76+4
 1160 0018 1368     		ldr	r3, [r2]
 1161 001a 43F48073 		orr	r3, r3, #256
 1162 001e 1360     		str	r3, [r2]
 1163              	.LVL89:
 1164              	.L66:
1568:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1165              		.loc 2 1568 3 is_stmt 0 view .LVU348
 1166              	.LBE158:
 1167              	.LBE157:
 241:Core/Src/i2c.c ****    // timeout_delay = I2C_DELAY + Get_SysTick(); //  
 242:Core/Src/i2c.c ****   while(!LL_I2C_IsActiveFlag_SB(RTC_I2C))
 1168              		.loc 1 242 8 is_stmt 1 view .LVU349
 1169              	.LBB159:
 1170              	.LBI159:
1167:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1171              		.loc 2 1167 26 view .LVU350
 1172              	.LBB160:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1173              		.loc 2 1169 3 view .LVU351
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1174              		.loc 2 1169 11 is_stmt 0 view .LVU352
 1175 0020 234B     		ldr	r3, .L76+4
 1176 0022 5B69     		ldr	r3, [r3, #20]
 1177              	.LVL90:
1169:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1178              		.loc 2 1169 11 view .LVU353
 1179              	.LBE160:
 1180              	.LBE159:
 1181              		.loc 1 242 8 view .LVU354
 1182 0024 13F0010F 		tst	r3, #1
 1183 0028 08D1     		bne	.L73
 243:Core/Src/i2c.c ****   {
 244:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 1184              		.loc 1 244 5 is_stmt 1 view .LVU355
 1185              		.loc 1 244 9 is_stmt 0 view .LVU356
 1186 002a FFF7FEFF 		bl	return_flag_timeout
 1187              	.LVL91:
 1188              		.loc 1 244 8 view .LVU357
 1189 002e 0128     		cmp	r0, #1
 1190 0030 F6D1     		bne	.L66
 245:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1191              		.loc 1 245 7 is_stmt 1 view .LVU358
 1192              		.loc 1 245 24 is_stmt 0 view .LVU359
 1193 0032 0220     		movs	r0, #2
 1194 0034 1D4B     		ldr	r3, .L76
ARM GAS  /tmp/ccAFiJUS.s 			page 70


 1195 0036 1870     		strb	r0, [r3]
 1196              	.L65:
 246:Core/Src/i2c.c ****   }
 247:Core/Src/i2c.c ****   (void) RTC_I2C->SR1;
 248:Core/Src/i2c.c ****   LL_I2C_TransmitData8(RTC_I2C, RTC_ADDRESS | I2C_REQUEST_READ); //  
 249:Core/Src/i2c.c ****   while (!LL_I2C_IsActiveFlag_ADDR(RTC_I2C))
 250:Core/Src/i2c.c ****   {
 251:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 252:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 253:Core/Src/i2c.c ****   }
 254:Core/Src/i2c.c **** 	LL_I2C_ClearFlag_ADDR(RTC_I2C);
 255:Core/Src/i2c.c **** 		
 256:Core/Src/i2c.c **** 	LL_I2C_AcknowledgeNextData(RTC_I2C, LL_I2C_NACK);
 257:Core/Src/i2c.c **** 	LL_I2C_GenerateStopCondition(RTC_I2C); // Stop   
 258:Core/Src/i2c.c **** 	while(!LL_I2C_IsActiveFlag_RXNE(RTC_I2C))
 259:Core/Src/i2c.c ****   {
 260:Core/Src/i2c.c ****     if (return_flag_timeout() == ON) //     
 261:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 262:Core/Src/i2c.c ****   }
 263:Core/Src/i2c.c **** 	*byte = LL_I2C_ReceiveData8(RTC_I2C);	
 264:Core/Src/i2c.c **** 		
 265:Core/Src/i2c.c **** 	return I2Cstatus;
 266:Core/Src/i2c.c **** }
 1197              		.loc 1 266 1 view .LVU360
 1198 0038 03B0     		add	sp, sp, #12
 1199              	.LCFI15:
 1200              		.cfi_remember_state
 1201              		.cfi_def_cfa_offset 12
 1202              		@ sp needed
 1203 003a 30BD     		pop	{r4, r5, pc}
 1204              	.LVL92:
 1205              	.L73:
 1206              	.LCFI16:
 1207              		.cfi_restore_state
 247:Core/Src/i2c.c ****   LL_I2C_TransmitData8(RTC_I2C, RTC_ADDRESS | I2C_REQUEST_READ); //  
 1208              		.loc 1 247 3 is_stmt 1 view .LVU361
 1209 003c 1C4A     		ldr	r2, .L76+4
 1210 003e 5369     		ldr	r3, [r2, #20]
 248:Core/Src/i2c.c ****   while (!LL_I2C_IsActiveFlag_ADDR(RTC_I2C))
 1211              		.loc 1 248 3 view .LVU362
 1212              	.LVL93:
 1213              	.LBB161:
 1214              	.LBI161:
1739:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1215              		.loc 2 1739 22 view .LVU363
 1216              	.LBB162:
 1217              		.loc 2 1741 3 view .LVU364
 1218 0040 1369     		ldr	r3, [r2, #16]
 1219 0042 23F0FF03 		bic	r3, r3, #255
 1220 0046 43F0D103 		orr	r3, r3, #209
 1221 004a 1361     		str	r3, [r2, #16]
 1222              	.LVL94:
 1223              	.L68:
 1224              		.loc 2 1741 3 is_stmt 0 view .LVU365
 1225              	.LBE162:
 1226              	.LBE161:
 249:Core/Src/i2c.c ****   {
ARM GAS  /tmp/ccAFiJUS.s 			page 71


 1227              		.loc 1 249 9 is_stmt 1 view .LVU366
 1228              	.LBB163:
 1229              	.LBI163:
1180:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1230              		.loc 2 1180 26 view .LVU367
 1231              	.LBB164:
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1232              		.loc 2 1182 3 view .LVU368
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1233              		.loc 2 1182 11 is_stmt 0 view .LVU369
 1234 004c 184B     		ldr	r3, .L76+4
 1235 004e 5B69     		ldr	r3, [r3, #20]
 1236              	.LVL95:
1182:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1237              		.loc 2 1182 11 view .LVU370
 1238              	.LBE164:
 1239              	.LBE163:
 249:Core/Src/i2c.c ****   {
 1240              		.loc 1 249 9 view .LVU371
 1241 0050 13F0020F 		tst	r3, #2
 1242 0054 07D1     		bne	.L74
 251:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1243              		.loc 1 251 5 is_stmt 1 view .LVU372
 251:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1244              		.loc 1 251 9 is_stmt 0 view .LVU373
 1245 0056 FFF7FEFF 		bl	return_flag_timeout
 1246              	.LVL96:
 251:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1247              		.loc 1 251 8 view .LVU374
 1248 005a 0128     		cmp	r0, #1
 1249 005c F6D1     		bne	.L68
 252:Core/Src/i2c.c ****   }
 1250              		.loc 1 252 7 is_stmt 1 view .LVU375
 252:Core/Src/i2c.c ****   }
 1251              		.loc 1 252 24 is_stmt 0 view .LVU376
 1252 005e 0220     		movs	r0, #2
 1253 0060 124B     		ldr	r3, .L76
 1254 0062 1870     		strb	r0, [r3]
 1255 0064 E8E7     		b	.L65
 1256              	.L74:
 254:Core/Src/i2c.c **** 		
 1257              		.loc 1 254 2 is_stmt 1 view .LVU377
 1258              	.LVL97:
 1259              	.LBB165:
 1260              	.LBI165:
1395:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1261              		.loc 2 1395 22 view .LVU378
 1262              	.LBB166:
1397:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR1;
 1263              		.loc 2 1397 3 view .LVU379
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 1264              		.loc 2 1398 3 view .LVU380
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 1265              		.loc 2 1398 16 is_stmt 0 view .LVU381
 1266 0066 124B     		ldr	r3, .L76+4
 1267 0068 5A69     		ldr	r2, [r3, #20]
1398:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
ARM GAS  /tmp/ccAFiJUS.s 			page 72


 1268              		.loc 2 1398 10 view .LVU382
 1269 006a 0192     		str	r2, [sp, #4]
1399:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   tmpreg = I2Cx->SR2;
 1270              		.loc 2 1399 3 is_stmt 1 view .LVU383
 1271 006c 019A     		ldr	r2, [sp, #4]
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 1272              		.loc 2 1400 3 view .LVU384
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 1273              		.loc 2 1400 16 is_stmt 0 view .LVU385
 1274 006e 9A69     		ldr	r2, [r3, #24]
1400:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h ****   (void) tmpreg;
 1275              		.loc 2 1400 10 view .LVU386
 1276 0070 0192     		str	r2, [sp, #4]
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1277              		.loc 2 1401 3 is_stmt 1 view .LVU387
 1278 0072 019A     		ldr	r2, [sp, #4]
 1279              	.LVL98:
1401:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1280              		.loc 2 1401 3 is_stmt 0 view .LVU388
 1281              	.LBE166:
 1282              	.LBE165:
 256:Core/Src/i2c.c **** 	LL_I2C_GenerateStopCondition(RTC_I2C); // Stop   
 1283              		.loc 1 256 2 is_stmt 1 view .LVU389
 1284              	.LBB167:
 1285              	.LBI167:
1553:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1286              		.loc 2 1553 22 view .LVU390
 1287              	.LBB168:
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1288              		.loc 2 1555 3 view .LVU391
 1289 0074 1A68     		ldr	r2, [r3]
 1290 0076 22F48062 		bic	r2, r2, #1024
 1291 007a 1A60     		str	r2, [r3]
 1292              	.LVL99:
1555:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1293              		.loc 2 1555 3 is_stmt 0 view .LVU392
 1294              	.LBE168:
 1295              	.LBE167:
 257:Core/Src/i2c.c **** 	while(!LL_I2C_IsActiveFlag_RXNE(RTC_I2C))
 1296              		.loc 1 257 2 is_stmt 1 view .LVU393
 1297              	.LBB169:
 1298              	.LBI169:
1577:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1299              		.loc 2 1577 22 view .LVU394
 1300              	.LBB170:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1301              		.loc 2 1579 3 view .LVU395
 1302 007c 1A68     		ldr	r2, [r3]
 1303 007e 42F40072 		orr	r2, r2, #512
 1304 0082 1A60     		str	r2, [r3]
 1305              	.LVL100:
 1306              	.L70:
1579:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1307              		.loc 2 1579 3 is_stmt 0 view .LVU396
 1308              	.LBE170:
 1309              	.LBE169:
 258:Core/Src/i2c.c ****   {
ARM GAS  /tmp/ccAFiJUS.s 			page 73


 1310              		.loc 1 258 7 is_stmt 1 view .LVU397
 1311              	.LBB171:
 1312              	.LBI171:
1154:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1313              		.loc 2 1154 26 view .LVU398
 1314              	.LBB172:
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1315              		.loc 2 1156 3 view .LVU399
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1316              		.loc 2 1156 11 is_stmt 0 view .LVU400
 1317 0084 0A4B     		ldr	r3, .L76+4
 1318 0086 5B69     		ldr	r3, [r3, #20]
 1319              	.LVL101:
1156:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1320              		.loc 2 1156 11 view .LVU401
 1321              	.LBE172:
 1322              	.LBE171:
 258:Core/Src/i2c.c ****   {
 1323              		.loc 1 258 7 view .LVU402
 1324 0088 13F0400F 		tst	r3, #64
 1325 008c 07D1     		bne	.L75
 260:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1326              		.loc 1 260 5 is_stmt 1 view .LVU403
 260:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1327              		.loc 1 260 9 is_stmt 0 view .LVU404
 1328 008e FFF7FEFF 		bl	return_flag_timeout
 1329              	.LVL102:
 260:Core/Src/i2c.c ****     { return I2Cstatus = I2C_TIMEOUT;  }
 1330              		.loc 1 260 8 view .LVU405
 1331 0092 0128     		cmp	r0, #1
 1332 0094 F6D1     		bne	.L70
 261:Core/Src/i2c.c ****   }
 1333              		.loc 1 261 7 is_stmt 1 view .LVU406
 261:Core/Src/i2c.c ****   }
 1334              		.loc 1 261 24 is_stmt 0 view .LVU407
 1335 0096 0220     		movs	r0, #2
 1336 0098 044B     		ldr	r3, .L76
 1337 009a 1870     		strb	r0, [r3]
 1338 009c CCE7     		b	.L65
 1339              	.L75:
 263:Core/Src/i2c.c **** 		
 1340              		.loc 1 263 2 is_stmt 1 view .LVU408
 1341              	.LVL103:
 1342              	.LBB173:
 1343              	.LBI173:
1727:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** {
 1344              		.loc 2 1727 25 view .LVU409
 1345              	.LBB174:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1346              		.loc 2 1729 3 view .LVU410
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1347              		.loc 2 1729 20 is_stmt 0 view .LVU411
 1348 009e 044B     		ldr	r3, .L76+4
 1349 00a0 1B69     		ldr	r3, [r3, #16]
 1350              	.LVL104:
1729:Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_i2c.h **** }
 1351              		.loc 2 1729 20 view .LVU412
ARM GAS  /tmp/ccAFiJUS.s 			page 74


 1352              	.LBE174:
 1353              	.LBE173:
 263:Core/Src/i2c.c **** 		
 1354              		.loc 1 263 8 view .LVU413
 1355 00a2 2370     		strb	r3, [r4]
 265:Core/Src/i2c.c **** }
 1356              		.loc 1 265 2 is_stmt 1 view .LVU414
 265:Core/Src/i2c.c **** }
 1357              		.loc 1 265 9 is_stmt 0 view .LVU415
 1358 00a4 014B     		ldr	r3, .L76
 1359 00a6 1878     		ldrb	r0, [r3]	@ zero_extendqisi2
 1360 00a8 C6E7     		b	.L65
 1361              	.L77:
 1362 00aa 00BF     		.align	2
 1363              	.L76:
 1364 00ac 00000000 		.word	.LANCHOR0
 1365 00b0 00540040 		.word	1073763328
 1366              		.cfi_endproc
 1367              	.LFE822:
 1369              		.global	I2Cstatus
 1370              		.section	.bss.I2Cstatus,"aw",%nobits
 1371              		.set	.LANCHOR0,. + 0
 1374              	I2Cstatus:
 1375 0000 00       		.space	1
 1376              		.text
 1377              	.Letext0:
 1378              		.file 4 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/m
 1379              		.file 5 "/home/arashamf/soft/ARM_toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/s
 1380              		.file 6 "Drivers/CMSIS/Device/ST/STM32L1xx/Include/stm32l151xb.h"
 1381              		.file 7 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_dma.h"
 1382              		.file 8 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_tim.h"
 1383              		.file 9 "Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_ll_gpio.h"
 1384              		.file 10 "Core/Inc/i2c.h"
 1385              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccAFiJUS.s 			page 75


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
     /tmp/ccAFiJUS.s:18     .text.I2C_WriteAdress:0000000000000000 $t
     /tmp/ccAFiJUS.s:23     .text.I2C_WriteAdress:0000000000000000 I2C_WriteAdress
     /tmp/ccAFiJUS.s:285    .text.I2C_WriteAdress:00000000000000b8 $d
     /tmp/ccAFiJUS.s:291    .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/ccAFiJUS.s:297    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/ccAFiJUS.s:520    .text.MX_I2C1_Init:00000000000000d4 $d
     /tmp/ccAFiJUS.s:527    .text.I2C_WriteBuffer:0000000000000000 $t
     /tmp/ccAFiJUS.s:533    .text.I2C_WriteBuffer:0000000000000000 I2C_WriteBuffer
     /tmp/ccAFiJUS.s:667    .text.I2C_WriteBuffer:000000000000005c $d
     /tmp/ccAFiJUS.s:673    .text.I2C_WriteByte:0000000000000000 $t
     /tmp/ccAFiJUS.s:679    .text.I2C_WriteByte:0000000000000000 I2C_WriteByte
     /tmp/ccAFiJUS.s:786    .text.I2C_WriteByte:000000000000004c $d
     /tmp/ccAFiJUS.s:792    .text.I2C_ReadBuffer:0000000000000000 $t
     /tmp/ccAFiJUS.s:798    .text.I2C_ReadBuffer:0000000000000000 I2C_ReadBuffer
     /tmp/ccAFiJUS.s:1106   .text.I2C_ReadBuffer:00000000000000c8 $d
     /tmp/ccAFiJUS.s:1112   .text.I2C_ReadByte:0000000000000000 $t
     /tmp/ccAFiJUS.s:1118   .text.I2C_ReadByte:0000000000000000 I2C_ReadByte
     /tmp/ccAFiJUS.s:1364   .text.I2C_ReadByte:00000000000000ac $d
     /tmp/ccAFiJUS.s:1374   .bss.I2Cstatus:0000000000000000 I2Cstatus
     /tmp/ccAFiJUS.s:1375   .bss.I2Cstatus:0000000000000000 $d

UNDEFINED SYMBOLS
return_flag_timeout
LL_GPIO_Init
LL_I2C_Init
