// Seed: 4150430799
module module_0 (
    input uwire id_0,
    input tri0  id_1
);
endmodule
module module_1 (
    input  uwire id_0,
    output tri0  id_1
);
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2;
  pmos (1);
  always id_1 = id_1;
  tri0 id_3 = -1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  parameter id_4 = 1;
  always if (1 + id_1.id_2) @(posedge id_4) $display(-1'b0, 1 - id_3);
  assign id_1 = -1'd0;
  module_2 modCall_1 (id_4);
endmodule
