V 51
K 7468887480 tst1
Y 0
D 0 0 1700 1100
Z 1
i 5156
N 4769
J 925 1045 2
J 890 1045 2
S 2 1
L 880 1045 10 0 3 0 1 0 SOFT_RST
N 5033
J 995 1045 2
J 1040 1045 1
S 1 2
L 985 1045 10 0 3 0 1 1 SOFT_RST
N 5154
J 1560 580 1
J 1600 580 2
S 1 2
L 1570 580 14 0 3 0 1 0 RHL5
N 4797
J 1465 735 2
J 1450 735 5
J 1455 785 2
J 1450 785 3
J 1385 705 2
J 1450 705 3
S 5 6
L 1370 705 14 0 3 0 1 0 MEM1ERROR
S 4 3
S 2 4
S 6 2
S 2 1
N 4789
J 1305 745 2
J 1250 745 1
S 2 1
L 1255 745 14 0 3 0 1 0 FF_F4
N 4786
J 1250 725 1
J 1305 725 2
S 1 2
L 1255 725 14 0 3 0 1 0 FF_F5
N 4787
J 1250 705 1
J 1305 705 2
S 1 2
L 1255 705 14 0 3 0 1 0 FFF6
N 4788
J 1305 685 2
J 1250 685 1
S 2 1
L 1255 685 14 0 3 0 1 0 FFF7
N 4821
J 1250 665 1
J 1305 665 2
S 1 2
L 1255 665 14 0 3 0 1 0 L1A1FF
N 4927
J 1565 735 1
J 1535 735 2
S 2 1
L 1525 735 12 0 3 0 1 0 LD0B7
N 5151
J 1160 760 8
J 1225 760 7
B 1 2
L 1150 765 12 0 3 0 1 0 F3_DIAG[15:0]
N 5150
J 1225 785 7
J 1160 785 8
B 2 1
L 1150 790 12 0 3 0 1 0 F2_DIAG[15:0]
N 5149
J 1160 810 8
J 1225 810 7
B 1 2
L 1150 815 12 0 3 0 1 0 F1_DIAG[15:0]
N 5148
J 1225 835 7
J 1160 835 8
B 2 1
L 1150 840 12 0 3 0 1 0 F0_DIAG[15:0]
N 4813
J 1475 925 3
J 1490 925 2
J 1475 940 5
J 1420 940 2
J 1475 980 3
J 1480 980 2
S 4 3
L 1405 940 12 0 3 0 1 0 RXERROR1
S 1 3
S 3 5
S 5 6
S 1 2
N 4812
J 1475 1050 3
J 1475 1020 5
J 1490 1050 2
J 1420 1020 2
J 1475 1000 3
J 1480 1000 2
S 4 2
L 1405 1020 12 0 3 0 1 0 RXERROR0
S 5 6
S 5 2
S 1 3
S 2 1
N 4865
J 1340 1050 2
J 1340 1030 2
J 1340 1010 2
J 1340 990 2
J 1340 970 2
J 1340 950 2
J 1265 950 9
J 1265 970 11
J 1265 990 11
J 1265 1010 11
J 1265 1030 11
J 1265 1050 11
J 1200 1065 7
J 1265 1065 9
B 13 14
L 1200 1070 14 0 3 0 1 0 RXERR[7:0]
B 12 14
B 11 12
B 10 11
B 9 10
B 8 9
B 7 8
S 7 6
L 1270 950 14 0 3 0 1 0 RXERR5
S 8 5
L 1270 970 14 0 3 0 1 0 RXERR4
S 9 4
L 1270 990 14 0 3 0 1 0 RXERR3
S 10 3
L 1270 1010 14 0 3 0 1 0 RXERR2
S 11 2
L 1270 1030 14 0 3 0 1 0 RXERR1
S 12 1
L 1270 1050 14 0 3 0 1 0 RXERR0
N 4802
J 1265 930 1
J 1340 930 2
S 1 2
L 1270 930 14 0 3 0 1 0 RXERR_F6
N 4866
J 1265 910 1
J 1340 910 2
S 1 2
L 1270 910 14 0 3 0 1 0 RXERR_F7
N 4917
J 1560 925 2
J 1590 925 1
S 1 2
L 1550 925 12 0 3 0 1 0 LD0B5
N 4918
J 1590 1050 1
J 1560 1050 2
S 2 1
L 1550 1050 12 0 3 0 1 0 LD0B4
N 4631
J 1560 990 2
J 1580 990 2
S 1 2
L 1555 990 14 0 3 0 1 0 RXERR
N 4921
J 1535 855 2
J 1565 855 1
S 1 2
L 1525 855 12 0 3 0 1 0 LD0B6
N 5053
J 1430 670 1
J 1375 670 1
S 2 1
L 1385 670 10 0 3 0 1 0 NONE_FREE0
N 5054
J 1430 635 1
J 1375 635 1
S 2 1
L 1385 635 10 0 3 0 1 0 NONE_FREE1
N 4632
J 1535 795 2
J 1580 795 2
S 1 2
L 1520 795 14 0 3 0 1 0 MEM_ERROR
N 5128
J 1430 650 1
J 1375 650 1
S 2 1
L 1385 650 14 0 3 0 1 0 FF_F11
N 5127
J 1375 685 1
J 1430 685 1
S 1 2
L 1385 685 14 0 3 0 1 0 FF_F10
N 4694
J 1250 885 1
J 1305 885 2
S 1 2
L 1255 885 14 0 3 0 1 0 FF_F0
N 4695
J 1305 865 2
J 1250 865 1
S 2 1
L 1255 865 14 0 3 0 1 0 FF_F1
N 4696
J 1305 845 2
J 1250 845 1
S 2 1
L 1255 845 14 0 3 0 1 0 FF_F2
N 4697
J 1250 825 1
J 1305 825 2
S 1 2
L 1255 825 14 0 3 0 1 0 FF_F3
N 4818
J 1305 805 2
J 1250 805 1
S 2 1
L 1255 805 14 0 3 0 1 0 L1A0FF
N 4920
J 1680 795 1
J 1650 795 2
S 2 1
L 1640 795 12 0 3 0 1 0 LD0B3
N 4919
J 1650 990 2
J 1680 990 1
S 1 2
L 1640 990 12 0 3 0 1 0 LD0B2
N 4984
J 930 120 7
J 860 140 9
J 850 140 9
J 780 185 8
J 860 185 9
J 850 120 9
J 860 150 11
J 780 150 8
B 6 3
B 8 7
L 770 155 14 0 3 0 1 0 STATB[15:8]
B 7 5
B 4 5
L 770 190 14 0 3 0 1 0 STATB[7:0]
B 3 2
B 2 7
B 6 1
L 870 125 14 0 3 0 1 0 STATB[15:0]
N 5134
J 40 975 1
J 95 975 2
S 1 2
L 45 975 14 0 3 0 1 0 FPGA_ID
N 5135
J 95 955 2
J 40 955 1
S 2 1
L 45 955 12 0 3 0 1 0 F7-SYNC
N 5136
J 40 935 1
J 95 935 2
S 1 2
L 45 935 12 0 3 0 1 0 F6-SYNC
N 5137
J 95 915 2
J 40 915 1
S 2 1
L 45 915 14 0 3 0 1 0 FPGA_ID
N 5138
J 40 890 1
J 95 890 2
S 1 2
L 45 890 12 0 3 0 1 0 F7-SYNC
N 5139
J 40 870 1
J 95 870 2
S 1 2
L 45 870 14 0 3 0 1 0 FPGA_ID
N 5141
J 215 880 1
J 175 880 2
S 2 1
L 160 880 12 0 3 0 1 0 F7FULL
N 4978
J 1500 435 2
J 1515 435 2
S 1 2
L 1495 435 14 0 3 0 1 0 RHS
N 4976
J 1585 435 2
J 1610 435 1
S 1 2
L 1575 435 14 0 3 0 1 1 RHS
N 4903
J 590 895 7
J 640 895 8
B 1 2
L 595 900 12 0 3 0 1 0 LFOK[5:0]
N 4898
J 760 895 7
J 710 895 8
B 2 1
L 700 900 12 0 3 0 1 0 LFOK_F[5:0]
N 5112
J 1160 390 8
J 1220 390 7
B 1 2
L 1145 395 12 0 3 0 1 0 EMPTY_M[31:0]
N 5113
J 1160 370 8
J 1220 370 7
B 1 2
L 1145 375 12 0 3 0 1 0 EMPTY_M[63:32]
N 5117
J 1160 410 8
J 1220 410 7
B 1 2
L 1150 415 12 0 3 0 1 0 FW7MEM[4:0]
N 5116
J 1220 430 7
J 1160 430 8
B 2 1
L 1150 435 12 0 3 0 1 0 FW6MEM[4:0]
N 5115
J 1220 450 7
J 1160 450 8
B 2 1
L 1150 455 12 0 3 0 1 0 FW5MEM[4:0]
N 5114
J 1160 470 8
J 1220 470 7
B 1 2
L 1150 475 12 0 3 0 1 0 FW4MEM[4:0]
N 5121
J 1160 490 8
J 1220 490 7
B 1 2
L 1150 495 12 0 3 0 1 0 FW3MEM[4:0]
N 5120
J 1220 510 7
J 1160 510 8
B 2 1
L 1150 515 12 0 3 0 1 0 FW2MEM[4:0]
N 5119
J 1220 530 7
J 1160 530 8
B 2 1
L 1150 535 12 0 3 0 1 0 FW1MEM[4:0]
N 5118
J 1160 550 8
J 1220 550 7
B 1 2
L 1150 555 12 0 3 0 1 0 FW0MEM[4:0]
N 5111
J 75 100 2
J 15 100 1
S 2 1
L 20 100 14 0 3 0 1 0 DLLERR_RST
I 5106 virtex2p:OBUF 1 1470 275 0 1 '
A 1500 290 5 0 3 3 IOSTANDARD=LVCMOS33
C 5104 2 2 0
C 5103 1 1 0
I 5107 virtex2p:OPAD 1 1595 275 0 1 '
C 5103 2 1 0
I 5108 virtex2p:OPAD 1 1595 300 0 1 '
C 5102 1 1 0
I 5109 virtex2p:OBUF 1 1470 300 0 1 '
A 1500 315 5 0 3 3 IOSTANDARD=LVCMOS33
C 5102 2 1 0
C 5105 1 2 0
N 5105
J 1470 310 2
J 1405 310 1
S 2 1
L 1410 310 12 0 3 0 1 1 IDMB_FULL0
N 5102
J 1595 310 2
J 1540 310 2
S 2 1
L 1525 310 12 0 3 0 1 1 IDMB_FUL0
N 5101
J 940 520 8
J 880 520 7
B 2 1
L 880 525 12 0 3 0 1 0 F[7:0]WARN
N 5088
J 700 275 2
J 740 275 2
S 1 2
L 685 275 12 0 3 0 1 0 IDMB_FUL1
I 5089 virtex2p:INV 1 740 265 0 1 '
C 5088 2 2 0
C 5087 2 1 0
I 5085 virtex2p:INV 1 740 305 0 1 '
C 5086 1 1 0
C 5084 1 2 0
N 5072
J 875 435 7
J 940 435 8
B 1 2
L 875 440 12 0 3 0 1 0 EVT1CNT[23:0]
N 4846
J 515 930 2
J 540 930 2
S 1 2
L 510 930 12 0 3 0 1 0 SLCK
N 4848
J 645 930 1
J 610 930 2
S 2 1
L 585 930 12 0 3 0 1 0 SLOWCLK
N 5069
J 375 870 2
J 335 870 1
S 2 1
L 345 870 12 0 3 0 1 1 DCMEN
N 5066
J 190 485 1
J 155 485 2
S 2 1
L 145 485 12 0 3 0 1 1 LOCK1
N 5068
J 85 485 2
J 45 485 1
S 2 1
L 55 485 12 0 3 0 1 0 LOCK1
I 5067 virtex:INV 1 85 475 0 1 '
C 5066 2 1 0
C 5068 1 2 0
N 5059
J 230 405 2
J 215 405 2
S 2 1
I 5060 virtex:GND 1 175 425 3 1 '
C 5059 2 4 0
N 5058
J 135 430 1
J 80 430 1
S 2 1
L 90 430 12 0 3 0 1 1 DCMEN
N 4890
J 565 770 1
J 620 770 2
S 1 2
L 570 770 14 0 3 0 1 0 FPGA_ID
N 4893
J 620 790 2
J 565 790 1
S 2 1
L 570 790 12 0 3 0 1 0 LFOK6
N 4892
J 565 810 1
J 620 810 2
S 1 2
L 570 810 12 0 3 0 1 0 LFOK7
N 4889
J 620 830 2
J 565 830 1
S 2 1
L 570 830 14 0 3 0 1 0 FPGA_ID
N 4894
J 780 800 1
J 740 800 2
S 2 1
L 725 800 12 0 3 0 1 0 LFOK_F6
N 4685
J 940 255 2
J 920 255 1
S 2 1
L 925 255 12 0 3 0 1 0 CLK
N 4720
J 920 275 1
J 940 275 2
S 1 2
L 925 275 12 0 3 0 1 0 CLK40
N 4691
J 1180 205 1
J 1160 205 2
S 2 1
L 1150 205 12 0 3 0 1 0 RST
N 4981
J 890 205 1
J 940 205 2
S 1 2
L 900 205 14 0 3 0 1 0 L1_RST
N 4739
J 875 905 7
J 940 905 8
B 1 2
L 880 910 12 0 3 0 1 0 XMIT_ERR[7:0]
N 4733
J 875 675 7
J 940 675 8
B 1 2
L 875 680 12 0 3 0 1 0 STUCK_ERR[7:0]
N 4723
J 940 740 8
J 860 740 7
B 2 1
L 860 745 12 0 3 0 1 0 STARTIME_ERR[7:0]
N 4731
J 875 655 7
J 940 655 8
B 1 2
L 880 660 12 0 3 0 1 0 NRDY[9:0]
N 4728
J 940 825 8
J 875 825 7
B 2 1
L 880 830 12 0 3 0 1 0 LIE_ERR[7:0]
N 4727
J 875 845 7
J 940 845 8
B 1 2
L 880 850 12 0 3 0 1 0 LID_ERR[7:0]
N 4732
J 940 865 8
J 875 865 7
B 2 1
L 880 870 12 0 3 0 1 0 L1_ERR[7:0]
N 4747
J 875 635 7
J 940 635 8
B 1 2
L 880 640 12 0 3 0 1 0 FAF[5:0]
N 4746
J 940 615 8
J 875 615 7
B 2 1
L 880 620 12 0 3 0 1 0 FF_F[11:0]
N 4738
J 940 925 8
J 875 925 7
B 2 1
L 880 930 12 0 3 0 1 0 FERR_F[7:0]
N 4724
J 860 720 7
J 940 720 8
B 1 2
L 860 725 12 0 3 0 1 0 ENDWAIT_ERR[7:0]
N 4725
J 940 700 8
J 860 700 7
B 2 1
L 860 705 12 0 3 0 1 0 ENDBUSY_ERR[7:0]
N 4729
J 875 805 7
J 940 805 8
B 1 2
L 880 810 12 0 3 0 1 0 DMB_ERR[7:0]
N 4737
J 875 945 7
J 940 945 8
B 1 2
L 880 950 12 0 3 0 1 0 LFOK_F[7:0]
N 4817
J 860 760 7
J 940 760 8
B 1 2
L 860 765 14 0 3 0 1 0 RXERR[7:0]
N 5019
J 845 570 7
J 940 570 8
B 1 2
L 845 575 12 0 3 0 1 0 MEM1AVAIL[4:0]
N 5018
J 940 590 8
J 845 590 7
B 2 1
L 845 595 12 0 3 0 1 0 MEM0AVAIL[4:0]
N 4689
J 915 230 2
J 940 230 2
S 1 2
L 905 230 20 0 3 0 1 0 NJR
A 910 220 10 0 3 1 TIG
N 4979
J 750 240 1
J 835 240 2
S 1 2
L 755 240 14 0 3 0 1 0 PWR-ON-RST
N 4980
J 835 220 2
J 765 220 1
S 2 1
L 770 220 14 0 3 0 1 0 SOFT_RST
N 4612
J 210 585 2
J 230 585 2
S 1 2
L 205 585 12 0 3 0 1 0 BREF
N 5026
J 370 505 2
J 380 505 2
S 1 2
L 360 505 12 0 3 0 1 0 CK160
N 4611
J 205 565 1
J 230 565 2
S 1 2
L 215 565 12 0 3 0 1 0 CLK
N 4880
J 565 595 1
J 620 595 2
S 1 2
L 570 595 14 0 3 0 1 0 FPGA_ID
N 4960
J 1265 560 2
J 1230 560 1
S 2 1
L 1235 560 14 0 3 0 1 1 RHL
N 4966
J 1265 540 2
J 1230 540 1
S 2 1
L 1235 540 14 0 3 0 1 0 CLK
N 4961
J 1230 510 1
J 1265 510 2
S 1 2
L 1235 510 14 0 3 0 1 0 RST
N 4589
J 275 1050 2
J 260 1050 2
S 2 1
L 245 1050 12 0 3 0 1 0 CLKIN40
N 4478
J 1225 285 2
J 1235 285 2
S 1 2
N 4989
J 640 150 7
J 710 150 8
B 1 2
L 640 155 14 0 3 0 1 0 WEN_F[7:0]
N 4996
J 640 105 7
J 710 105 8
B 1 2
L 640 110 14 0 3 0 1 0 RELEASE[7:0]
N 4994
J 710 70 8
J 640 70 7
B 2 1
L 640 75 14 0 3 0 1 0 FREE_F[7:0]
N 4772
J 770 1045 2
J 820 1045 2
S 1 2
L 765 1045 10 0 3 0 1 1 SOFTRST
N 4973
J 1380 405 2
J 1345 405 1
S 2 1
L 1350 405 14 0 3 0 1 0 RST
N 4974
J 1345 435 1
J 1380 435 2
S 1 2
L 1350 435 14 0 3 0 1 0 CLK
N 4909
J 1570 895 2
J 1475 895 1
S 2 1
L 1485 895 18 0 3 0 1 0 NEARFULL
N 4912
J 1640 895 2
J 1670 895 1
S 1 2
L 1630 895 12 0 3 0 1 0 LD0B1
N 4855
J 495 390 2
J 440 390 1
S 2 1
L 445 390 14 0 3 0 1 0 FPGA_ID
N 4851
J 440 410 1
J 495 410 2
S 1 2
L 445 410 12 0 3 0 1 0 RXERR_F6
N 4852
J 495 430 2
J 440 430 1
S 2 1
L 445 430 12 0 3 0 1 0 RXERR_F7
N 4856
J 440 450 1
J 495 450 2
S 1 2
L 445 450 14 0 3 0 1 0 FPGA_ID
N 4751
J 1540 385 2
J 1595 385 2
S 1 2
L 1540 385 14 0 3 0 1 1 ACTOUT0
N 4931
J 105 590 2
J 140 590 2
S 1 2
L 85 590 12 0 3 0 1 0 CK80P_T
I 4923 virtex2p:BUF 1 1465 845 0 1 '
C 4796 3 2 0
C 4921 1 1 0
N 4756
J 1595 360 2
J 1540 360 2
S 2 1
L 1540 360 14 0 3 0 1 1 ACTOUT1
N 4588
J 515 1050 2
J 545 1050 2
S 1 2
L 515 1050 12 0 3 0 1 0 CK40
N 4587
J 645 1050 1
J 615 1050 2
S 2 1
L 605 1050 12 0 3 0 1 0 CLK40
N 4888
J 620 725 2
J 565 725 1
S 2 1
L 570 725 14 0 3 0 1 0 FPGA_ID
N 4891
J 620 745 2
J 565 745 1
S 2 1
L 570 745 12 0 3 0 1 0 LFOK7
N 4879
J 740 605 1
J 700 605 2
S 2 1
L 685 605 12 0 3 0 1 0 FERR_F7
N 4881
J 565 700 1
J 620 700 2
S 1 2
L 570 700 14 0 3 0 1 0 FPGA_ID
N 4882
J 620 640 2
J 565 640 1
S 2 1
L 570 640 14 0 3 0 1 0 FPGA_ID
N 4883
J 565 615 1
J 620 615 2
S 1 2
L 570 615 12 0 3 0 1 0 FERR7
N 4884
J 620 680 2
J 565 680 1
S 2 1
L 570 680 12 0 3 0 1 0 FERR7
N 4885
J 565 660 1
J 620 660 2
S 1 2
L 570 660 12 0 3 0 1 0 FERR6
N 4886
J 740 670 2
J 780 670 1
S 1 2
L 725 670 12 0 3 0 1 0 FERR_F6
N 4869
J 625 480 2
J 665 480 1
S 1 2
L 610 480 12 0 3 0 1 0 FF_F7
N 4870
J 545 470 2
J 490 470 1
S 2 1
L 495 470 14 0 3 0 1 0 FPGA_ID
N 4871
J 545 575 2
J 490 575 1
S 2 1
L 495 575 14 0 3 0 1 0 FPGA_ID
N 4872
J 490 515 1
J 545 515 2
S 1 2
L 495 515 14 0 3 0 1 0 FPGA_ID
N 4873
J 545 490 2
J 490 490 1
S 2 1
L 495 490 12 0 3 0 1 0 FFF7
N 4874
J 490 555 1
J 545 555 2
S 1 2
L 495 555 12 0 3 0 1 0 FFF7
N 4875
J 545 535 2
J 490 535 1
S 2 1
L 495 535 12 0 3 0 1 0 FFF6
N 4853
J 440 365 1
J 495 365 2
S 1 2
L 445 365 12 0 3 0 1 0 RXERR_F7
N 4857
J 440 345 1
J 495 345 2
S 1 2
L 445 345 14 0 3 0 1 0 FPGA_ID
N 4861
J 615 355 1
J 575 355 2
S 2 1
L 560 355 12 0 3 0 1 0 RXERR7
N 4503
J 1490 225 2
J 1570 225 1
S 1 2
L 1480 225 14 0 3 0 1 0 PWR-ON-RST
N 4472
J 1205 245 1
J 1235 245 2
S 1 2
L 1210 245 14 0 3 0 1 0 LOCK2
N 4477
J 1230 195 2
J 1235 195 2
S 1 2
N 4475
J 1205 225 1
J 1235 225 2
S 1 2
L 1210 225 14 0 3 0 1 0 CLK
N 4771
J 820 1070 2
J 770 1070 2
S 2 1
L 765 1070 10 0 3 0 1 1 L1RST
N 4712
J 80 280 2
J 50 280 2
S 2 1
N 4627
J 345 1030 1
J 375 1030 2
S 1 2
L 350 1030 12 0 3 0 1 0 CLK40
N 4582
J 50 695 2
J 65 695 2
S 1 2
N 4590
J 375 1050 2
J 345 1050 2
S 2 1
L 345 1050 12 0 3 0 1 0 CKIN40
I 111 PAGE 1 0 0 0 1 '
N 4584
J 60 785 2
J 65 785 2
S 1 2
N 4709
J 45 170 2
J 75 170 2
S 1 2
I 4711 virtex:VCC 1 50 260 1 1 '
C 4712 2 2 0
I 4705 virtex2p:FDC_1 1 80 200 0 1 '
C 5110 2 6 0
C 4712 1 1 0
C 4715 1 4 0
C 4706 2 8 0
I 4710 virtex:VCC 1 45 150 1 1 '
C 4709 1 2 0
I 4707 virtex2p:FDC_1 1 75 90 0 1 '
C 4708 1 8 0
C 4716 4 4 0
C 4709 2 1 0
C 5111 1 6 0
N 4748
J 1295 170 1
J 1375 170 2
S 1 2
L 1305 170 14 0 3 0 1 0 RDCTRL0RDY
N 4759
J 1375 150 2
J 1295 150 1
S 2 1
L 1305 150 14 0 3 0 1 0 RDCTRL1RDY
I 4671 virtex2p:OPAD 1 1595 140 0 1 '
C 4670 2 1 0
I 4810 virtex2p:OR2 1 1480 960 0 1 '
C 4813 6 7 0
C 4812 6 9 0
C 4631 1 10 0
I 4811 virtex2p:OR4 1 1340 970 0 1 '
C 4865 4 5 0
C 4865 3 7 0
C 4865 2 6 0
C 4865 1 1 0
C 4812 4 8 0
N 4770
J 890 1070 2
J 940 1070 1
S 1 2
L 885 1070 10 0 3 0 1 0 L1_RST
N 4887
J 700 735 2
J 740 735 1
S 1 2
L 685 735 12 0 3 0 1 0 LFOK_F7
N 4901
J 710 855 8
J 760 855 7
B 1 2
L 700 860 12 0 3 0 1 0 FERR_F[5:0]
N 4902
J 640 855 8
J 590 855 7
B 2 1
L 595 860 12 0 3 0 1 0 FERR[5:0]
I 4895 virtex2p:AND2B1 1 620 705 0 1 '
C 4887 1 20 0
C 4891 1 18 0
C 4888 1 19 0
I 4878 virtex2p:SOP4B1 1 620 620 0 1 '
C 4882 1 5 0
C 4885 2 4 0
C 4884 1 3 0
C 4881 2 1 0
C 4886 1 6 0
I 4877 virtex2p:AND2B1 1 620 575 0 1 '
C 4880 2 19 0
C 4883 2 18 0
C 4879 2 20 0
I 4899 BUF6 1 640 845 0 1 '
C 4902 1 2 0
C 4901 1 1 0
I 4593 virtex:BUFG 1 545 1040 0 1 '
C 4587 2 1 0
C 4588 2 2 0
N 4910
J 1475 875 1
J 1570 875 2
S 1 2
L 1480 875 14 0 3 0 1 0 SOMETHING_BAD
I 4908 virtex2p:BUF 1 1570 865 0 1 '
C 4910 2 2 0
C 4911 2 1 0
I 4798 virtex2p:OR2 1 1455 765 0 1 '
C 4632 1 10 0
C 4796 1 9 0
C 4797 3 7 0
N 4715
J 200 280 2
J 315 280 2
S 1 2
L 195 280 18 0 3 0 1 1 DLL_LOCK1
N 4716
J 315 260 2
J 300 260 3
J 300 170 3
J 195 170 2
S 3 2
S 2 1
S 4 3
L 190 170 18 0 3 0 1 1 DLL_LOCK2
N 4842
J 140 580 2
J 135 580 3
J 105 565 2
J 135 565 3
S 2 1
S 4 2
S 3 4
L 85 565 12 0 3 0 1 0 CK80N_T
I 4591 virtex:BUFG 1 380 575 0 1 '
C 4567 1 2 0
C 4568 1 1 0
I 4935 virtex2p:IBUFGDS 1 140 575 0 1 '
C 4612 1 1 0
C 4842 1 2 0
C 4931 2 5 0
I 4841 virtex:IPAD 1 15 555 0 1 '
C 4842 3 1 0
I 4930 virtex:IPAD 1 15 580 0 1 '
C 4931 1 1 0
N 4764
J 1325 130 1
J 1375 130 2
S 1 2
L 1335 130 12 0 3 0 1 0 LOCK1
N 4765
J 1375 110 2
J 1325 110 1
S 2 1
L 1335 110 12 0 3 0 1 0 LOCK2
N 4670
J 1580 150 2
J 1595 150 2
S 1 2
L 1565 150 14 0 3 0 1 1 RDYOUT
N 4911
J 1670 875 1
J 1640 875 2
S 2 1
L 1630 875 12 0 3 0 1 0 LD0B0
I 4907 virtex2p:BUF 1 1570 885 0 1 '
C 4912 1 1 0
C 4909 1 2 0
I 4913 virtex2p:BUF 1 1490 1040 0 1 '
C 4918 2 1 0
C 4812 3 2 0
I 4914 virtex2p:BUF 1 1490 915 0 1 '
C 4813 2 2 0
C 4917 1 1 0
I 4610 virtex:IPAD 1 170 1040 0 1 '
C 4589 2 1 0
I 4801 virtex2p:OR4 1 1340 890 0 1 '
C 4813 4 8 0
C 4865 5 1 0
C 4865 6 6 0
C 4802 2 7 0
C 4866 2 5 0
I 5027 virtex:BUFG 1 380 495 0 1 '
C 5028 1 1 0
C 5026 2 2 0
N 5028
J 450 505 2
J 475 505 1
S 1 2
L 440 505 12 0 3 0 1 0 FCK
I 4614 virtex2p:IBUFG 1 275 1040 0 1 '
A 305 1055 5 0 3 3 IOSTANDARD=LVCMOS33
C 4590 2 1 0
C 4589 1 2 0
I 4959 IPAD1PU 1 680 1035 0 1 '
C 4772 1 1 0
I 4940 IBUF_INV 1 820 1035 0 1 '
C 4772 2 2 0
C 4769 2 1 0
I 4958 IPAD1PU 1 680 1060 0 1 '
C 4771 2 1 0
I 4939 IBUF_INV 1 820 1060 0 1 '
C 4770 1 1 0
C 4771 1 2 0
N 5034
J 65 745 2
J 25 745 1
S 2 1
L 35 745 10 0 3 0 1 1 SOFT_RST
N 4583
J 25 725 1
J 65 725 2
S 1 2
L 35 725 12 0 3 0 1 0 CKIN40
N 4990
J 710 185 8
J 640 185 7
B 2 1
L 640 190 14 0 3 0 1 0 NEXT_F[7:0]
I 4609 virtex:DCM 1 230 285 0 1 '
C 4612 2 16 0
C 5059 1 3 0
X 29 0
X 28 0
X 27 0
C 4567 2 21 0
X 20 0
X 19 0
X 4 0
C 5026 1 10 0
X 18 0
X 11 0
X 12 0
X 24 0
C 4613 1 25 0
X 26 0
X 30 0
C 4611 2 17 0
X 32 0
I 4717 virtex:OR2 1 315 240 0 1 '
C 4704 2 10 0
C 4715 2 9 0
C 4716 1 7 0
I 4972 virtex2p:CB2CE 1 1380 395 0 1 '
C 4978 1 13 0
C 4973 1 14 0
C 4974 2 3 0
C 4975 2 15 0
X 10 0
X 4 0
X 17 0
I 5031 virtex2p:OBUF 1 1510 140 0 1 '
A 1540 155 5 0 3 3 IOSTANDARD=LVCMOS33
C 4498 2 2 0
C 4670 1 1 0
N 4505
J 1355 225 2
J 1375 190 2
J 1370 190 3
J 1420 225 2
J 1370 225 5
S 1 5
L 1345 225 14 0 3 0 1 1 PWR-ON-RST
S 3 2
S 5 4
S 3 5
I 4473 virtex:VCC 1 1225 265 1 1 '
C 4478 1 2 0
I 4673 SR4CE_RPM 1 1235 185 0 1 '
A 1250 185 10 0 3 1 RLOC_ORIGIN=X87Y220
A 1295 195 10 0 3 1 RPM_GRID=GRID
C 4472 2 16 0
C 4505 1 12 0
X 11 0
X 10 0
X 4 0
C 4475 2 3 0
C 4477 2 14 0
C 4478 2 15 0
I 4991 BUF8 1 710 175 0 1 '
C 4984 4 1 0
C 4990 1 2 0
I 4992 BUF8 1 710 140 0 1 '
C 4989 2 2 0
C 4984 8 1 0
I 4998 BUF8 1 710 95 0 1 '
C 4996 2 2 0
C 4985 6 1 0
I 4997 BUF8 1 710 60 0 1 '
C 4985 3 1 0
C 4994 1 2 0
I 4868 virtex2p:SOP4B1 1 545 495 0 1 '
C 4872 2 5 0
C 4875 1 4 0
C 4874 2 3 0
C 4871 1 1 0
C 4876 2 6 0
I 4867 virtex2p:AND2B1 1 545 450 0 1 '
C 4870 1 19 0
C 4873 1 18 0
C 4869 1 20 0
I 4864 virtex2p:SOP4B1 1 495 370 0 1 '
C 4850 1 6 0
C 4856 2 1 0
C 4852 1 3 0
C 4851 2 4 0
C 4855 1 5 0
I 4863 virtex2p:AND2B1 1 495 325 0 1 '
C 4861 2 20 0
C 4853 2 18 0
C 4857 2 19 0
N 4876
J 690 545 1
J 665 545 2
S 2 1
L 650 545 12 0 3 0 1 0 FF_F6
N 4938
J 1470 360 2
J 1355 360 1
S 2 1
L 1360 360 14 0 3 0 1 0 NO_LIVE_FIBER1
N 4498
J 1455 150 2
J 1510 150 2
S 1 2
L 1440 150 14 0 3 0 1 1 IN_CTRL_RDY
I 4504 virtex:INV 1 1420 215 0 1 '
C 4505 4 2 0
C 4503 1 1 0
N 4957
J 895 310 1
J 940 310 2
S 1 2
L 910 310 10 0 3 0 1 0 MODE7
N 5057
J 940 545 8
J 740 545 7
B 2 1
L 740 550 20 0 3 0 1 0 STAT[31:0]
I 4896 virtex2p:SOP4B1 1 620 750 0 1 '
C 4894 2 6 0
C 4889 1 1 0
C 4892 2 3 0
C 4893 1 4 0
C 4890 2 5 0
N 4613
J 370 405 2
J 420 405 1
S 1 2
L 365 405 12 0 3 0 1 0 LOCK2
I 4594 virtex:DCM 1 375 750 0 1 '
A 375 730 10 0 3 1 CLKDV_DIVIDE=16.0
A 375 640 10 0 3 1 STARTUP_WAIT=TRUE
X 32 0
C 4627 2 17 0
X 30 0
X 26 0
C 4602 2 25 0
X 24 0
X 12 0
C 4846 1 11 0
X 18 0
X 10 0
X 4 0
X 19 0
X 20 0
C 4588 1 21 0
X 27 0
X 28 0
X 29 0
C 5069 1 3 0
C 4590 1 16 0
N 5035
J 225 725 2
J 185 725 2
S 2 1
L 175 725 12 0 3 0 1 0 DCMEN
N 4602
J 565 870 1
J 515 870 2
S 2 1
L 505 870 12 0 3 0 1 0 LOCK1
N 5041
J 295 725 2
J 335 725 1
S 1 2
L 285 725 12 0 3 0 1 1 DCMEN
I 4573 virtex:VCC 1 60 765 1 1 '
C 4584 1 2 0
I 4581 virtex:GND 1 10 715 3 1 '
C 4582 1 4 0
I 4674 SR4CE_RPM 1 65 685 0 1 '
A 130 695 10 0 3 1 RPM_GRID=GRID
A 130 685 10 0 3 1 RLOC_ORIGIN=X90Y220
C 4584 2 15 0
C 4582 2 14 0
C 4583 2 3 0
X 4 0
X 10 0
X 11 0
C 5035 2 12 0
C 5034 1 16 0
I 5040 virtex:INV 1 225 715 0 1 '
C 5035 1 2 0
C 5041 1 1 0
N 5071
J 940 335 8
J 845 335 7
B 2 1
L 845 340 12 0 3 0 1 0 C-CODE-STAT[15:0]
I 4847 virtex:BUFG 1 540 920 0 1 '
C 4846 2 2 0
C 4848 2 1 0
N 4982
J 875 455 7
J 940 455 8
B 1 2
L 875 460 12 0 3 0 1 0 EVT_CNT[23:0]
N 4937
J 1355 385 1
J 1470 385 2
S 1 2
L 1360 385 14 0 3 0 1 0 NO_LIVE_FIBER0
I 5022 CC10CE_G 1 1265 500 0 1 '
A 1330 510 10 0 3 1 RPM_GRID=GRID
A 1285 500 10 0 3 1 RLOC_ORIGIN=X69Y108
C 4967 7 4 0
X 16 0
X 13 0
C 4961 2 14 0
C 4966 1 3 0
C 4960 1 15 0
N 4850
J 615 420 2
J 655 420 1
S 1 2
L 600 420 12 0 3 0 1 0 RXERR6
I 5082 OR4_BUS 1 620 285 0 1 '
C 5084 2 10 0
C 5080 1 9 0
N 5084
J 740 315 2
J 700 315 2
S 2 1
L 685 315 12 0 3 0 1 0 IDMB_FUL0
I 5083 OR4_BUS 1 620 245 0 1 '
C 5081 2 9 0
C 5088 1 10 0
N 5099
J 680 410 7
J 740 410 8
B 1 2
L 680 415 12 0 3 0 1 0 F[3:0]WARN
N 5098
J 740 365 8
J 680 365 7
B 2 1
L 680 370 12 0 3 0 1 0 F[7:4]WARN
N 5100
J 890 365 1
J 820 365 2
S 2 1
L 805 365 12 0 3 0 1 0 IDMB_WARN1
N 5096
J 820 410 2
J 890 410 1
S 1 2
L 805 410 12 0 3 0 1 0 IDMB_WARN0
I 5097 OR4_BUS 1 740 380 0 1 '
C 5099 2 9 0
C 5096 1 10 0
I 5095 OR4_BUS 1 740 335 0 1 '
C 5100 2 10 0
C 5098 1 9 0
N 5086
J 810 315 2
J 865 315 1
S 1 2
L 795 315 12 0 3 0 1 1 IDMB_FULL0
N 5087
J 865 275 1
J 810 275 2
S 2 1
L 795 275 12 0 3 0 1 1 IDMB_FULL1
I 5029 virtex2p:OBUF 1 1470 375 0 1 '
A 1500 390 5 0 3 3 IOSTANDARD=LVCMOS33
C 4937 2 2 0
C 4751 1 1 0
I 4750 virtex2p:OPAD 1 1595 375 0 1 '
C 4751 2 1 0
I 4757 virtex2p:OPAD 1 1595 350 0 1 '
C 4756 1 1 0
I 5030 virtex2p:OBUF 1 1470 350 0 1 '
A 1500 365 5 0 3 3 IOSTANDARD=LVCMOS33
C 4756 2 1 0
C 4938 1 2 0
N 5103
J 1540 285 2
J 1595 285 2
S 1 2
L 1525 285 12 0 3 0 1 1 IDMB_FUL1
N 5104
J 1405 285 1
J 1470 285 2
S 1 2
L 1410 285 12 0 3 0 1 1 IDMB_FULL1
N 4704
J 485 270 1
J 395 270 2
S 2 1
L 380 270 18 0 3 0 1 0 DLL_ERROR
N 4706
J 30 240 1
J 80 240 2
S 1 2
L 40 240 12 0 3 0 1 0 LOCK1
N 4708
J 75 130 2
J 25 130 1
S 2 1
L 40 130 12 0 3 0 1 0 LOCK2
N 5110
J 20 210 1
J 80 210 2
S 1 2
L 25 210 14 0 3 0 1 0 DLLERR_RST
I 4936 virtex2p:NAND5 1 1375 90 0 1 '
C 4498 1 6 0
C 4505 2 7 0
C 4748 2 1 0
C 4759 1 3 0
C 4764 2 4 0
C 4765 1 5 0
I 4474 virtex:GND 1 1190 215 3 1 '
C 4477 1 4 0
I 4897 BUF6 1 640 885 0 1 '
C 4898 2 1 0
C 4903 2 2 0
N 5126
J 890 180 1
J 940 180 2
S 1 2
L 900 180 14 0 3 0 1 1 RHL
I 4688 virtex:OR2 1 835 200 0 1 '
C 4980 1 7 0
C 4979 2 9 0
C 4689 1 10 0
N 4975
J 1345 455 1
J 1380 455 2
S 1 2
L 1350 455 14 0 3 0 1 1 RHS
I 4977 virtex2p:INV 1 1515 425 0 1 '
C 4978 2 2 0
C 4976 1 1 0
I 5129 virtex2p:OR5 1 1305 785 0 1 '
C 4796 5 8 0
C 4694 2 1 0
C 4695 1 6 0
C 4696 1 7 0
C 4697 2 5 0
C 4818 1 9 0
N 5080
J 620 315 8
J 560 315 7
B 2 1
L 560 320 12 0 3 0 1 0 F[3:0]-SYNC
N 5081
J 560 275 7
J 620 275 8
B 1 2
L 560 280 12 0 3 0 1 0 F[7:4]-SYNC
N 5079
J 880 495 7
J 940 495 8
B 1 2
L 880 500 12 0 3 0 1 0 F[7:0]FULL
N 5144
J 230 995 7
J 170 995 8
B 2 1
L 170 1000 12 0 3 0 1 0 F[5:0]FULL
N 5133
J 215 945 2
J 255 945 1
S 1 2
L 200 945 12 0 3 0 1 0 F6FULL
I 5142 virtex2p:SOP4B1 1 95 895 0 1 '
C 5137 1 5 0
C 5136 2 4 0
C 5135 1 3 0
C 5134 2 1 0
C 5133 1 6 0
I 5140 virtex2p:AND2B1 1 95 850 0 1 '
C 5139 2 19 0
C 5138 2 18 0
C 5141 2 20 0
I 5143 BUF6 1 100 985 0 1 '
C 5144 2 1 0
C 5132 2 2 0
N 5132
J 35 995 7
J 100 995 8
B 1 2
L 35 1000 12 0 3 0 1 0 F[5:0]-SYNC
N 4985
J 930 95 7
J 850 95 11
J 780 70 8
J 850 70 9
J 850 105 9
J 780 105 8
B 2 1
L 870 100 14 0 3 0 1 0 STATC[15:0]
B 4 2
B 3 4
L 770 75 14 0 3 0 1 0 STATC[15:8]
B 6 5
L 770 110 14 0 3 0 1 0 STATC[7:0]
B 2 5
N 5145
J 870 155 7
J 940 155 7
B 1 2
L 870 160 14 0 3 0 1 0 STATA[15:0]
I 4906 virtex2p:BUF 1 1580 785 0 1 '
C 4632 2 2 0
C 4920 2 1 0
I 4904 virtex2p:BUF 1 1580 980 0 1 '
C 4919 1 1 0
C 4631 2 2 0
N 5122
J 1160 170 8
J 1225 170 7
B 1 2
L 1150 175 12 0 3 0 1 0 F4_DIAG[15:0]
N 5123
J 1225 145 7
J 1160 145 8
B 2 1
L 1150 150 12 0 3 0 1 0 F5_DIAG[15:0]
N 5124
J 1160 120 8
J 1225 120 7
B 1 2
L 1150 125 12 0 3 0 1 0 F6_DIAG[15:0]
N 5125
J 1225 95 7
J 1160 95 8
B 2 1
L 1150 100 12 0 3 0 1 0 F7_DIAG[15:0]
I 4683 JTAG 1 940 85 0 1 '
C 5148 2 394 0
C 5149 1 393 0
C 5150 2 392 0
C 5151 1 391 0
C 5126 2 390 0
C 5122 1 385 0
C 5123 2 387 0
C 5124 1 388 0
C 5125 2 389 0
C 5113 1 384 0
C 5112 1 383 0
C 5079 2 382 0
C 5101 1 381 0
C 5072 2 380 0
C 5018 1 378 0
C 5019 2 379 0
C 5121 1 373 0
C 5120 2 372 0
C 5119 2 370 0
C 5114 1 377 0
C 5115 2 376 0
C 5116 2 375 0
C 5117 1 374 0
C 5118 1 369 0
C 4982 2 368 0
C 4957 2 367 0
C 5057 1 366 0
C 4817 2 363 0
C 4737 2 357 0
C 5071 1 347 0
C 4729 2 353 0
C 4725 1 356 0
C 4724 2 355 0
C 4738 1 358 0
C 4746 1 362 0
C 4747 2 361 0
C 4732 1 348 0
C 4727 2 349 0
C 4728 1 350 0
C 4731 2 351 0
C 4723 1 215 0
C 4733 2 360 0
C 4739 2 359 0
C 4981 2 330 0
C 4689 2 283 0
C 4691 2 222 0
X 309 0
X 300 0
X 301 0
C 4720 2 317 0
C 4685 1 190 0
I 4928 virtex2p:BUF 1 1465 725 0 1 '
C 4927 2 1 0
C 4797 1 2 0
N 4796
J 1455 805 2
J 1450 805 3
J 1465 855 2
J 1450 855 3
J 1385 845 2
J 1450 845 5
S 2 1
S 2 6
S 4 3
S 6 4
S 5 6
L 1370 845 14 0 3 0 1 0 MEM0ERROR
N 4968
J 1590 555 1
J 1555 555 2
S 2 1
L 1555 555 14 0 3 0 1 1 RHL
I 5130 virtex2p:OR5 1 1305 645 0 1 '
C 4821 2 9 0
C 4788 1 5 0
C 4787 2 7 0
C 4786 2 6 0
C 4789 1 1 0
C 4797 5 8 0
I 5153 virtex2p:INV 1 1600 570 0 1 '
C 5154 2 2 0
X 1 0
I 5152 virtex2p:NAND2 1 1475 525 0 1 '
C 4968 2 20 0
C 4967 2 18 0
C 4967 1 19 0
N 4967
J 1475 545 2
J 1475 565 2
J 1405 565 3
J 1395 545 3
J 1395 580 11
J 1405 580 9
J 1385 580 8
S 4 1
A 1395 535 10 0 3 1 MAXDELAY=2.0NS
L 1435 545 14 0 3 0 1 0 RHL5
S 3 2
A 1435 580 10 0 3 1 MAXDELAY=2.0NS
L 1435 565 14 0 3 0 1 0 RHL6
S 3 6
S 4 5
B 5 6
B 7 5
L 1370 585 14 0 3 0 1 0 RHL[9:0]
N 4567
J 380 585 2
J 370 585 2
S 2 1
L 360 585 12 0 3 0 1 0 CK80
N 4568
J 450 585 2
J 475 585 1
S 1 2
L 440 585 12 0 3 0 1 0 CLK
T 1285 575 24 0 6 Page 13
Q 14 0 0
T 1325 840 20 0 3 h
Q 13 0 0
T 1325 820 20 0 3 h
Q 13 0 0
T 650 1015 18 0 3 JTAG Reset is like SyncRst
Q 11 0 0
T 445 120 20 0 3 1: MemCtrl1
Q 13 0 0
T 445 105 20 0 3 2: RdCtrl0
Q 13 0 0
T 445 90 20 0 3 3: RdCtrl1
Q 13 0 0
T 445 75 20 0 3 4: ExtFIFO 0
Q 13 0 0
T 445 60 20 0 3 5: ExtFIFO 1
Q 13 0 0
T 616 38 20 0 3 Input Control
Q 11 0 0
T 616 18 20 0 3 DDU Input Controller Logic
Q 11 0 0
T 1530 30 25 0 3 D785D
Q 11 0 0
T 1144 30 25 0 3 JRG
Q 11 0 0
T 1290 35 25 0 3 1
Q 11 0 0
T 616 -2 20 0 3 CMS CSC Electronics
Q 11 0 0
T 530 195 20 0 3 9: RdCtrl1
Q 13 0 0
T 530 180 20 0 3 10: ExtFIFO 0
Q 13 0 0
T 530 165 20 0 3 11: ExtFIFO 1
Q 13 0 0
T 525 225 20 0 3 7-0: InCtrl_F[7:0]
Q 13 0 0
T 530 210 20 0 3 8: RdCtrl0
Q 13 0 0
T 445 135 20 0 3 0: MemCtrl0
Q 13 0 0
T 505 240 30 0 3 FF_F List
Q 13 0 0
T 650 995 18 0 3 ARST is like SoftRst
Q 11 0 0
T 525 975 20 0 3 SlowClk = CLK40/16 = 2.5 MHz
Q 11 0 0
T 1325 800 20 0 3 h
Q 13 0 0
T 1325 880 20 0 3 h
Q 13 0 0
T 1325 860 20 0 3 h
Q 13 0 0
T 1632 1 25 0 3 2A
Q 11 0 0
T 950 1065 18 0 3 syncrst
Q 11 0 0
T 180 105 30 0 3 NRDY (Empty) List
Q 13 0 0
T 200 90 20 0 3 7-0: InCtrl_F[7:0]
Q 13 0 0
T 1185 325 24 0 3 Add LoadConst & BUSY logic for DMB/TMB/etc. later....
Q 13 0 0
T 420 150 30 0 3 FAF List
Q 13 0 0
T 205 75 20 0 3 8: RdCtrl0 L1A FIFO
Q 13 0 0
T 205 60 20 0 3 9: RdCtrl1 L1A FIFO
Q 13 0 0
T 1095 930 24 0 6 Page26
Q 14 0 0
T 1445 665 20 0 3 t
Q 13 0 0
T 1300 775 20 0 3 h
Q 13 0 0
T 1450 635 12 0 3 <<---Wait for Overwrite
Q 11 0 0
T 1455 665 12 0 3 <<---Wait for Overwrite
Q 11 0 0
T 1685 815 14 0 9 MemErr==InFPGA FIFO Overflow Error
Q 11 0 0
T 1510 450 20 0 3 RHS=RST+37.5ns
Q 11 0 0
T 1680 595 30 0 9 ResetHold: Long & Short
Q 14 0 0
T 1685 470 20 0 9 =1200ns=96*12.5ns
Q 11 0 0
T 1685 485 20 0 9 +600ns TTC Fiber lag?
Q 11 0 0
T 1685 500 20 0 9 RHL=600ns DMB Fiber lag?
Q 11 0 0
T 1685 515 20 0 9 min=RST+400ns (32*12.5ns)
Q 11 0 0
U 1550 0 20 0 3 3 @SHEET=2
U 1510 0 20 0 9 3 @NAME=INCNTRL
U 1310 5 20 0 9 3 @DATETIME=11-15-2006_15:57
I 5032 virtex:INV 1 925 1035 0 1 '
C 5033 1 1 0
C 4769 1 2 0
E
