--- verilog_synth
+++ uhdm_synth
@@ -1,5 +1,6 @@
 /* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */
 (* top =  1  *)
+(* dynports =  1  *)
 (* src = "dut.sv:2.1-65.10" *)
 module simple_fsm(clk, reset, start, done, busy, state);
 wire _0_;
@@ -14,6 +15,7 @@
 (* src = "dut.sv:6.17-6.21" *)
 input done;
 wire done;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:17.11-17.21" *)
 wire [1:0] next_state;
 (* src = "dut.sv:4.17-4.22" *)
@@ -51,6 +53,7 @@
 .B(state[0]),
 .Y(busy)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:20.1-25.4" *)
 \$_DFF_PP0_  \state_reg[0]  /* _8_ */ (
@@ -59,6 +62,7 @@
 .Q(state[0]),
 .R(reset)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:20.1-25.4" *)
 \$_DFF_PP0_  \state_reg[1]  /* _9_ */ (
