<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Nut/OS: Serial Synchronous Controller</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="nutos_logo.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Nut/OS
   &#160;<span id="projectnumber">4.10.3</span>
   </div>
   <div id="projectbrief">API Reference</div>
  </td>
  
  
  
   
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
   
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.5.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('group__xg_nut_arch_arm_at91_ssc.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">Serial Synchronous Controller</div>  </div>
<div class="ingroups"><a class="el" href="group__xg_nut_arch_arm_at91.html">AT91 Support</a></div></div>
<div class="contents">

<p>Serial synchronous controller registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for Serial Synchronous Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__xg_nut_arch_arm_at91_ssc.png" border="0" alt="" usemap="#group____xg__nut__arch__arm__at91__ssc"/>
<map name="group____xg__nut__arch__arm__at91__ssc" id="group____xg__nut__arch__arm__at91__ssc">
<area shape="rect" id="node2" href="group__xg_nut_arch_arm_at91.html" title="AT91 peripheral registers." alt="" coords="5,5,101,30"/></map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Control Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6aacf35e5d6f3efab170f10a5d531a7e">SSC_CR_OFF</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register offset.  <a href="#ga6aacf35e5d6f3efab170f10a5d531a7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8333a0d563246b070743867d7ee973be">SSC_CR</a>&#160;&#160;&#160;(SSC_BASE + SSC_CR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address.  <a href="#ga8333a0d563246b070743867d7ee973be"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0aaa14e1ef1ae878da79db18a78d3b8d">SSC_RXEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable.  <a href="#ga0aaa14e1ef1ae878da79db18a78d3b8d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga570d1e6135bb8d91e04391bc574b4b5b">SSC_RXDIS</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive disable.  <a href="#ga570d1e6135bb8d91e04391bc574b4b5b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga52971a900b884e14ec1b05b9db293a9e">SSC_TXEN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable.  <a href="#ga52971a900b884e14ec1b05b9db293a9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9a8d978d3ed119f0ccd8961a1b6266dd">SSC_TXDIS</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit disable.  <a href="#ga9a8d978d3ed119f0ccd8961a1b6266dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa73f76a4cffadbedc4a637a34aa14b26">SSC_SWRST</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset.  <a href="#gaa73f76a4cffadbedc4a637a34aa14b26"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Clock Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8215bb4aad3c82618e879b2266ae9f8f">SSC_CMR_OFF</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock mode register offset.  <a href="#ga8215bb4aad3c82618e879b2266ae9f8f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad3108df745eed38dbacdf7af537e1e8b">SSC_CMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_CMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock mode register address.  <a href="#gad3108df745eed38dbacdf7af537e1e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gab0ec0b1c7ac67fafa1c7506c85b1e7ab">SSC_DIV_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of clock divider.  <a href="#gab0ec0b1c7ac67fafa1c7506c85b1e7ab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga74bae5cea5d06b28a9079c7771073631">SSC_DIV</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider.  <a href="#ga74bae5cea5d06b28a9079c7771073631"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive/Transmit Clock Mode Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga79860da6d4db8ce3108a11b52e618b51">SSC_RCMR_OFF</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock mode register offset.  <a href="#ga79860da6d4db8ce3108a11b52e618b51"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga340d3b36fc4244bf799b45439e66c995">SSC_RCMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RCMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock mode register address.  <a href="#ga340d3b36fc4244bf799b45439e66c995"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga58d93a433657d26c133adf3397f50a2c">SSC_TCMR_OFF</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock mode register offset.  <a href="#ga58d93a433657d26c133adf3397f50a2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga3ee6649e3943ba66a740c5210e81c40a">SSC_TCMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_TCMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit clock mode register address.  <a href="#ga3ee6649e3943ba66a740c5210e81c40a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gac479f243f391f005748c327e8c27d6d8">SSC_CKS</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock selection.  <a href="#gac479f243f391f005748c327e8c27d6d8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5e4731a2181099d48e440e5289eac33b">SSC_CKS_DIV</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Divided clock.  <a href="#ga5e4731a2181099d48e440e5289eac33b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gadc110505897fbd3e9936888cb737fcd2">SSC_CKS_CLK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">RK/TK clock signal.  <a href="#gadc110505897fbd3e9936888cb737fcd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga29173072383f4b056671fff7179c4000">SSC_CKS_PIN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TK/RK pin.  <a href="#ga29173072383f4b056671fff7179c4000"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga2d6e1bc6fb01740797458d4755febf7a">SSC_CKO</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock output mode selection.  <a href="#ga2d6e1bc6fb01740797458d4755febf7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gafc0f2c099a9fcf9fa4123ee68388c6c5">SSC_CKO_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None.  <a href="#gafc0f2c099a9fcf9fa4123ee68388c6c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaed78a72d80324bbf3284b858e0955ba3">SSC_CKO_CONT</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continous receive clock.  <a href="#gaed78a72d80324bbf3284b858e0955ba3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf3da4d734311e451325d232895ff5bd6">SSC_CKO_TRAN</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock only during data transfers.  <a href="#gaf3da4d734311e451325d232895ff5bd6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf5aaf1688e3bf2708ff1f4a66e32b06e">SSC_CKI</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock inversion.  <a href="#gaf5aaf1688e3bf2708ff1f4a66e32b06e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5f57af541aca23bb80a1142559b4b31f">SSC_CKG</a>&#160;&#160;&#160;0x000000C0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock gating selection.  <a href="#ga5f57af541aca23bb80a1142559b4b31f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga75a7d42e7e9cf9f932ec86f428d21723">SSC_CKG_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">None, continous clock.  <a href="#ga75a7d42e7e9cf9f932ec86f428d21723"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga95b0640ed4073c37bd6c6b841bdd5ecd">SSC_CKG_RFL</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Continous receive clock.  <a href="#ga95b0640ed4073c37bd6c6b841bdd5ecd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga315914e755359eeeb96666ee8671cc3b">SSC_CKG_RFH</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive clock only during data transfers.  <a href="#ga315914e755359eeeb96666ee8671cc3b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf80f53afb4068ae98a80e7b3511a1c2f">SSC_START</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start selection.  <a href="#gaf80f53afb4068ae98a80e7b3511a1c2f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad01c9d1ec238621a04f962ddd622ced5">SSC_START_CONT</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start as soon as enabled.  <a href="#gad01c9d1ec238621a04f962ddd622ced5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gacbda0bd9f70d932b74c4b528fc96f113">SSC_START_TX</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on transmit start.  <a href="#gacbda0bd9f70d932b74c4b528fc96f113"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga87bb6a6a7dd4ebe683027424bfa3a97b">SSC_START_LOW_RF</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on low level RF.  <a href="#ga87bb6a6a7dd4ebe683027424bfa3a97b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gabb4864b06958fb24b92555890c7d26e4">SSC_START_HIGH_RF</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on high level RF.  <a href="#gabb4864b06958fb24b92555890c7d26e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga58b5e49b1e36d2dcc05681130b328c12">SSC_START_FALL_RF</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on falling edge RF.  <a href="#ga58b5e49b1e36d2dcc05681130b328c12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad1834ca0035c9e3940e004e5058b1b1f">SSC_START_RISE_RF</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on rising edge RF.  <a href="#gad1834ca0035c9e3940e004e5058b1b1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga57ce4f0446c2c6f988eea3d5232d6a7d">SSC_START_LEVEL_RF</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on any RF level change.  <a href="#ga57ce4f0446c2c6f988eea3d5232d6a7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga66337136ab755cc0e1d93e9402c11429">SSC_START_EDGE_RF</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start on any RF edge.  <a href="#ga66337136ab755cc0e1d93e9402c11429"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5187494b1c4c3c71d7f44c1b6b39226e">SSC_START_COMP0</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive on compare 0.  <a href="#ga5187494b1c4c3c71d7f44c1b6b39226e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga668efa00200c6abe449132f40d05cc0c">SSC_STOP</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive stop selection.  <a href="#ga668efa00200c6abe449132f40d05cc0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga1d388cf9327452038fe3c91cf57d0db8">SSC_STTDLY</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive start delay.  <a href="#ga1d388cf9327452038fe3c91cf57d0db8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga4a3868e6472a007177e0c1a5cb9e4a00">SSC_STTDLY_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive start delay.  <a href="#ga4a3868e6472a007177e0c1a5cb9e4a00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa27478c2cab83f48f0ce0c62a4652008">SSC_PERIOD</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive period divider selection.  <a href="#gaa27478c2cab83f48f0ce0c62a4652008"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga845d575ed9353973559cbaf14b0b9b63">SSC_PERIOD_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive period divider selection.  <a href="#ga845d575ed9353973559cbaf14b0b9b63"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive/Transmit Frame Mode Registers</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga19ee82176a13c868184f8b413d4a6497">SSC_RFMR_OFF</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame mode register offset.  <a href="#ga19ee82176a13c868184f8b413d4a6497"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga3fb128790d1d6b4e9be45f80e8b201e7">SSC_RFMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RFMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame mode register address.  <a href="#ga3fb128790d1d6b4e9be45f80e8b201e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gae68c712617521aee7562c189ab091f98">SSC_TFMR_OFF</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame mode register offset.  <a href="#gae68c712617521aee7562c189ab091f98"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa862d4063504db595007b721590dd8a2">SSC_TFMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_TFMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit frame mode register address.  <a href="#gaa862d4063504db595007b721590dd8a2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gacbd7e58697e0f15802a86043770fe55d">SSC_DATLEN</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data length.  <a href="#gacbd7e58697e0f15802a86043770fe55d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0e1059eb41dfc1ee4ad527a32f5d3bd2">SSC_DATLEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of data length.  <a href="#ga0e1059eb41dfc1ee4ad527a32f5d3bd2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gabb4e9af44b414c8d166961056e042631">SSC_LOOP</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver loop mode.  <a href="#gabb4e9af44b414c8d166961056e042631"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6ca7d91cb2fffd52c376e401e3c77a34">SSC_DATDEF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit default value.  <a href="#ga6ca7d91cb2fffd52c376e401e3c77a34"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga4b1513ef77f139e9ca9550c1180e54e5">SSC_MSBF</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Most significant bit first.  <a href="#ga4b1513ef77f139e9ca9550c1180e54e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa337129678e50d71f409ff7be373ced3">SSC_DATNB</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data number per frame.  <a href="#gaa337129678e50d71f409ff7be373ced3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga4fb978e5ac00dd492d1b6901aa46a7cc">SSC_DATNB_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of data number per frame.  <a href="#ga4fb978e5ac00dd492d1b6901aa46a7cc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga7e9509bfa0e4cd433afd1478cc8a5192">SSC_FSLEN</a>&#160;&#160;&#160;0x000F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. length.  <a href="#ga7e9509bfa0e4cd433afd1478cc8a5192"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga18222685aee302ebfda0fa7e299edd1c">SSC_FSLEN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Least significant bit of receive frame sync. length.  <a href="#ga18222685aee302ebfda0fa7e299edd1c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga3e269aa6a51e4c7f4c823318c8925a61">SSC_FSOS</a>&#160;&#160;&#160;0x00700000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive frame sync. output selection.  <a href="#ga3e269aa6a51e4c7f4c823318c8925a61"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5e6c04499b3306980c78baefb04fc3c8">SSC_FSOS_NONE</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No frame sync. Line set to input.  <a href="#ga5e6c04499b3306980c78baefb04fc3c8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9b3f2bc75d759f4779adaa67b6893bbf">SSC_FSOS_NEGATIVE</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Negative pulse.  <a href="#ga9b3f2bc75d759f4779adaa67b6893bbf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8da7bc47a9d9e5131961ca5034c6ed2c">SSC_FSOS_POSITIVE</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Positive pulse.  <a href="#ga8da7bc47a9d9e5131961ca5034c6ed2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad9631a52af3051a8953311b5d502baa7">SSC_FSOS_LOW</a>&#160;&#160;&#160;0x00300000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Low during transfer.  <a href="#gad9631a52af3051a8953311b5d502baa7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5e4ddbffd672e392c495078e199d3e50">SSC_FSOS_HIGH</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">High during transfer.  <a href="#ga5e4ddbffd672e392c495078e199d3e50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga062cb2f6780c9d3c01e2f900ccc03e5f">SSC_FSOS_TOGGLE</a>&#160;&#160;&#160;0x00500000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggling at each start.  <a href="#ga062cb2f6780c9d3c01e2f900ccc03e5f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9febbc7f8ed4e1886f7e68bff7bf66d6">SSC_FSDEN</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame sync. data enable.  <a href="#ga9febbc7f8ed4e1886f7e68bff7bf66d6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5f8285f0f3107a59f88b2f649dc30e38">SSC_FSEDGE</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame sync. edge detection.  <a href="#ga5f8285f0f3107a59f88b2f649dc30e38"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9186e64ace4a829ebbe7851a34da15f2">SSC_RHR_OFF</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register offset.  <a href="#ga9186e64ace4a829ebbe7851a34da15f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga475d96e9865411e21d337f1dfd56b059">SSC_RHR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RHR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive holding register address.  <a href="#ga475d96e9865411e21d337f1dfd56b059"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Transmit Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8d029edc335fb271cb2d1f518e0d2b69">SSC_THR_OFF</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register offset.  <a href="#ga8d029edc335fb271cb2d1f518e0d2b69"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga5c51880f2cfda70338156a555eed1e16">SSC_THR</a>&#160;&#160;&#160;(SSC_BASE + SSC_THR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit holding register address.  <a href="#ga5c51880f2cfda70338156a555eed1e16"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Sync. Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8614e27b24a78ea9c1b42c99b2aaff10">SSC_RSHR_OFF</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync. holding register offset.  <a href="#ga8614e27b24a78ea9c1b42c99b2aaff10"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga631c19db5d36a13277cc8ba4b757e3e3">SSC_RSHR</a>&#160;&#160;&#160;(SSC_BASE + SSC_RSHR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync. holding register address.  <a href="#ga631c19db5d36a13277cc8ba4b757e3e3"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Transmit Sync. Holding Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga8f280bab4f43ddc8dc509338dc418214">SSC_TSHR_OFF</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync. holding register offset.  <a href="#ga8f280bab4f43ddc8dc509338dc418214"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga48081c1fa5413fd00f11f627fc97eb64">SSC_TSHR</a>&#160;&#160;&#160;(SSC_BASE + SSC_TSHR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync. holding register address.  <a href="#ga48081c1fa5413fd00f11f627fc97eb64"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Compare 0 Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga905cc8104fc9eae6cca32bd42f4cd55d">SSC_RC0R_OFF</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 0 register offset.  <a href="#ga905cc8104fc9eae6cca32bd42f4cd55d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga11e477004e4dc8f8d3dcec399fc1a05b">SSC_RC0R</a>&#160;&#160;&#160;(SSC_BASE + SSC_RC0R_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 0 register address.  <a href="#ga11e477004e4dc8f8d3dcec399fc1a05b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Receive Compare 1 Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad7a6967237022f39d46c86210092f479">SSC_RC1R_OFF</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 1 register offset.  <a href="#gad7a6967237022f39d46c86210092f479"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga692eff5becda7034b185f1edc62f670f">SSC_RC1R</a>&#160;&#160;&#160;(SSC_BASE + SSC_RC1R_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive compare 1 register address.  <a href="#ga692eff5becda7034b185f1edc62f670f"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Status Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gada71618740c141381f4b3b60f48ba07a">SSC_SR_OFF</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register offset.  <a href="#gada71618740c141381f4b3b60f48ba07a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga90a127c193bd864152a396f6b71218ae">SSC_SR</a>&#160;&#160;&#160;(SSC_BASE + SSC_SR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address.  <a href="#ga90a127c193bd864152a396f6b71218ae"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gadd11b7405f12280b809d371ff26aa562">SSC_TXRDY</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit ready.  <a href="#gadd11b7405f12280b809d371ff26aa562"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gad53ad83d87bae56877d7b86503f9c709">SSC_TXEMPTY</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit empty.  <a href="#gad53ad83d87bae56877d7b86503f9c709"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga009be0cb90377d74c0ff17bb918396f6">SSC_ENDTX</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of transmission.  <a href="#ga009be0cb90377d74c0ff17bb918396f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga08cadb85da7ab9081686aa86a4a0d7de">SSC_TXBUFE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty.  <a href="#ga08cadb85da7ab9081686aa86a4a0d7de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6b85b99746e616d1e2b0552fbd86f229">SSC_RXRDY</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive ready.  <a href="#ga6b85b99746e616d1e2b0552fbd86f229"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaa8de75989b8d4b2af01ef87b45109f49">SSC_OVRUN</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive overrun.  <a href="#gaa8de75989b8d4b2af01ef87b45109f49"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gac2507ee4feca56dea888a2fa08935802">SSC_ENDRX</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">End of receiption.  <a href="#gac2507ee4feca56dea888a2fa08935802"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga1f58318d5073aded24db1f74488959ac">SSC_RXBUFF</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer full.  <a href="#ga1f58318d5073aded24db1f74488959ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0fd7b51c4c3ec4d998c41669fa706271">SSC_CP0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 0.  <a href="#ga0fd7b51c4c3ec4d998c41669fa706271"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga27f716f7c680a5e2cccff49092a60152">SSC_CP1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare 1.  <a href="#ga27f716f7c680a5e2cccff49092a60152"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga68ec31d33e0ca50707ae12b1f576e231">SSC_TXSYN</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit sync.  <a href="#ga68ec31d33e0ca50707ae12b1f576e231"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga79ff5e7db825bec924c7b905ad813419">SSC_RXSYN</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive sync.  <a href="#ga79ff5e7db825bec924c7b905ad813419"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga549d2fb3efab6bc07721315aec9eafb3">SSC_TXENA</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit enable.  <a href="#ga549d2fb3efab6bc07721315aec9eafb3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gab95bfdfbb1dcf4062e8cad042d759a3b">SSC_RXENA</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive enable.  <a href="#gab95bfdfbb1dcf4062e8cad042d759a3b"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Interrupt Enable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga0a440a9e8eee74ebd00bc5320458bbfa">SSC_IER_OFF</a>&#160;&#160;&#160;0x00000044</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register offset.  <a href="#ga0a440a9e8eee74ebd00bc5320458bbfa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga9c4f7e1ade47bc88ab797dd56d863075">SSC_IER</a>&#160;&#160;&#160;(SSC_BASE + SSC_IER_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register address.  <a href="#ga9c4f7e1ade47bc88ab797dd56d863075"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Interrupt Disable Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6a4d83ecb255ee8736d90c13f03fc4c4">SSC_IDR_OFF</a>&#160;&#160;&#160;0x00000048</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register offset.  <a href="#ga6a4d83ecb255ee8736d90c13f03fc4c4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga808b994115af005bf8529aae4cc4b3fd">SSC_IDR</a>&#160;&#160;&#160;(SSC_BASE + SSC_IDR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register address.  <a href="#ga808b994115af005bf8529aae4cc4b3fd"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="member-group"></a>
SSC Interrupt Mask Register</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#gaf33ee3add1d99ad2acf85e442e2831d2">SSC_IMR_OFF</a>&#160;&#160;&#160;0x0000004C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register offset.  <a href="#gaf33ee3add1d99ad2acf85e442e2831d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_ssc.html#ga6b93450dd7362357ec0043f85c9cc56c">SSC_IMR</a>&#160;&#160;&#160;(SSC_BASE + SSC_IMR_OFF)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register address.  <a href="#ga6b93450dd7362357ec0043f85c9cc56c"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<p>Serial synchronous controller registers. </p>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="ga6aacf35e5d6f3efab170f10a5d531a7e"></a><!-- doxytag: member="at91_ssc.h::SSC_CR_OFF" ref="ga6aacf35e5d6f3efab170f10a5d531a7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR_OFF&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00070">70</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8333a0d563246b070743867d7ee973be"></a><!-- doxytag: member="at91_ssc.h::SSC_CR" ref="ga8333a0d563246b070743867d7ee973be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CR&#160;&#160;&#160;(SSC_BASE + SSC_CR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Control register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00071">71</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0aaa14e1ef1ae878da79db18a78d3b8d"></a><!-- doxytag: member="at91_ssc.h::SSC_RXEN" ref="ga0aaa14e1ef1ae878da79db18a78d3b8d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RXEN&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive enable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00072">72</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga570d1e6135bb8d91e04391bc574b4b5b"></a><!-- doxytag: member="at91_ssc.h::SSC_RXDIS" ref="ga570d1e6135bb8d91e04391bc574b4b5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RXDIS&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive disable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00073">73</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga52971a900b884e14ec1b05b9db293a9e"></a><!-- doxytag: member="at91_ssc.h::SSC_TXEN" ref="ga52971a900b884e14ec1b05b9db293a9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXEN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit enable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00074">74</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9a8d978d3ed119f0ccd8961a1b6266dd"></a><!-- doxytag: member="at91_ssc.h::SSC_TXDIS" ref="ga9a8d978d3ed119f0ccd8961a1b6266dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXDIS&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit disable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00075">75</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa73f76a4cffadbedc4a637a34aa14b26"></a><!-- doxytag: member="at91_ssc.h::SSC_SWRST" ref="gaa73f76a4cffadbedc4a637a34aa14b26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SWRST&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Software reset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00076">76</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8215bb4aad3c82618e879b2266ae9f8f"></a><!-- doxytag: member="at91_ssc.h::SSC_CMR_OFF" ref="ga8215bb4aad3c82618e879b2266ae9f8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR_OFF&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00081">81</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad3108df745eed38dbacdf7af537e1e8b"></a><!-- doxytag: member="at91_ssc.h::SSC_CMR" ref="gad3108df745eed38dbacdf7af537e1e8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CMR&#160;&#160;&#160;(SSC_BASE + SSC_CMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock mode register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00082">82</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab0ec0b1c7ac67fafa1c7506c85b1e7ab"></a><!-- doxytag: member="at91_ssc.h::SSC_DIV_LSB" ref="gab0ec0b1c7ac67fafa1c7506c85b1e7ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DIV_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Least significant bit of clock divider. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00083">83</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga74bae5cea5d06b28a9079c7771073631"></a><!-- doxytag: member="at91_ssc.h::SSC_DIV" ref="ga74bae5cea5d06b28a9079c7771073631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DIV&#160;&#160;&#160;0x00000FFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Clock divider. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00084">84</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79860da6d4db8ce3108a11b52e618b51"></a><!-- doxytag: member="at91_ssc.h::SSC_RCMR_OFF" ref="ga79860da6d4db8ce3108a11b52e618b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR_OFF&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00089">89</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga340d3b36fc4244bf799b45439e66c995"></a><!-- doxytag: member="at91_ssc.h::SSC_RCMR" ref="ga340d3b36fc4244bf799b45439e66c995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RCMR&#160;&#160;&#160;(SSC_BASE + SSC_RCMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock mode register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00090">90</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58d93a433657d26c133adf3397f50a2c"></a><!-- doxytag: member="at91_ssc.h::SSC_TCMR_OFF" ref="ga58d93a433657d26c133adf3397f50a2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR_OFF&#160;&#160;&#160;0x00000018</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit clock mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00091">91</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3ee6649e3943ba66a740c5210e81c40a"></a><!-- doxytag: member="at91_ssc.h::SSC_TCMR" ref="ga3ee6649e3943ba66a740c5210e81c40a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TCMR&#160;&#160;&#160;(SSC_BASE + SSC_TCMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit clock mode register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00092">92</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac479f243f391f005748c327e8c27d6d8"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS" ref="gac479f243f391f005748c327e8c27d6d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKS&#160;&#160;&#160;0x00000003</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00094">94</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e4731a2181099d48e440e5289eac33b"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_DIV" ref="ga5e4731a2181099d48e440e5289eac33b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKS_DIV&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Divided clock. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00095">95</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadc110505897fbd3e9936888cb737fcd2"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_CLK" ref="gadc110505897fbd3e9936888cb737fcd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKS_CLK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>RK/TK clock signal. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00096">96</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga29173072383f4b056671fff7179c4000"></a><!-- doxytag: member="at91_ssc.h::SSC_CKS_PIN" ref="ga29173072383f4b056671fff7179c4000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKS_PIN&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TK/RK pin. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00097">97</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2d6e1bc6fb01740797458d4755febf7a"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO" ref="ga2d6e1bc6fb01740797458d4755febf7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKO&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock output mode selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00098">98</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafc0f2c099a9fcf9fa4123ee68388c6c5"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_NONE" ref="gafc0f2c099a9fcf9fa4123ee68388c6c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKO_NONE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>None. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00099">99</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed78a72d80324bbf3284b858e0955ba3"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_CONT" ref="gaed78a72d80324bbf3284b858e0955ba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKO_CONT&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Continous receive clock. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00100">100</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf3da4d734311e451325d232895ff5bd6"></a><!-- doxytag: member="at91_ssc.h::SSC_CKO_TRAN" ref="gaf3da4d734311e451325d232895ff5bd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKO_TRAN&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock only during data transfers. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00101">101</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5aaf1688e3bf2708ff1f4a66e32b06e"></a><!-- doxytag: member="at91_ssc.h::SSC_CKI" ref="gaf5aaf1688e3bf2708ff1f4a66e32b06e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKI&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock inversion. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00102">102</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f57af541aca23bb80a1142559b4b31f"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG" ref="ga5f57af541aca23bb80a1142559b4b31f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKG&#160;&#160;&#160;0x000000C0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock gating selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00103">103</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga75a7d42e7e9cf9f932ec86f428d21723"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_NONE" ref="ga75a7d42e7e9cf9f932ec86f428d21723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKG_NONE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>None, continous clock. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00104">104</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga95b0640ed4073c37bd6c6b841bdd5ecd"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_RFL" ref="ga95b0640ed4073c37bd6c6b841bdd5ecd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKG_RFL&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Continous receive clock. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00105">105</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga315914e755359eeeb96666ee8671cc3b"></a><!-- doxytag: member="at91_ssc.h::SSC_CKG_RFH" ref="ga315914e755359eeeb96666ee8671cc3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CKG_RFH&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive clock only during data transfers. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00106">106</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf80f53afb4068ae98a80e7b3511a1c2f"></a><!-- doxytag: member="at91_ssc.h::SSC_START" ref="gaf80f53afb4068ae98a80e7b3511a1c2f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00107">107</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad01c9d1ec238621a04f962ddd622ced5"></a><!-- doxytag: member="at91_ssc.h::SSC_START_CONT" ref="gad01c9d1ec238621a04f962ddd622ced5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_CONT&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start as soon as enabled. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00108">108</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbda0bd9f70d932b74c4b528fc96f113"></a><!-- doxytag: member="at91_ssc.h::SSC_START_TX" ref="gacbda0bd9f70d932b74c4b528fc96f113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_TX&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on transmit start. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00109">109</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga87bb6a6a7dd4ebe683027424bfa3a97b"></a><!-- doxytag: member="at91_ssc.h::SSC_START_LOW_RF" ref="ga87bb6a6a7dd4ebe683027424bfa3a97b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_LOW_RF&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on low level RF. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00110">110</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb4864b06958fb24b92555890c7d26e4"></a><!-- doxytag: member="at91_ssc.h::SSC_START_HIGH_RF" ref="gabb4864b06958fb24b92555890c7d26e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_HIGH_RF&#160;&#160;&#160;0x00000300</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on high level RF. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00111">111</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga58b5e49b1e36d2dcc05681130b328c12"></a><!-- doxytag: member="at91_ssc.h::SSC_START_FALL_RF" ref="ga58b5e49b1e36d2dcc05681130b328c12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_FALL_RF&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on falling edge RF. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00112">112</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad1834ca0035c9e3940e004e5058b1b1f"></a><!-- doxytag: member="at91_ssc.h::SSC_START_RISE_RF" ref="gad1834ca0035c9e3940e004e5058b1b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_RISE_RF&#160;&#160;&#160;0x00000500</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on rising edge RF. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00113">113</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga57ce4f0446c2c6f988eea3d5232d6a7d"></a><!-- doxytag: member="at91_ssc.h::SSC_START_LEVEL_RF" ref="ga57ce4f0446c2c6f988eea3d5232d6a7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_LEVEL_RF&#160;&#160;&#160;0x00000600</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on any RF level change. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00114">114</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga66337136ab755cc0e1d93e9402c11429"></a><!-- doxytag: member="at91_ssc.h::SSC_START_EDGE_RF" ref="ga66337136ab755cc0e1d93e9402c11429" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_EDGE_RF&#160;&#160;&#160;0x00000700</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start on any RF edge. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00115">115</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5187494b1c4c3c71d7f44c1b6b39226e"></a><!-- doxytag: member="at91_ssc.h::SSC_START_COMP0" ref="ga5187494b1c4c3c71d7f44c1b6b39226e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_START_COMP0&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive on compare 0. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00116">116</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga668efa00200c6abe449132f40d05cc0c"></a><!-- doxytag: member="at91_ssc.h::SSC_STOP" ref="ga668efa00200c6abe449132f40d05cc0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_STOP&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive stop selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00117">117</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1d388cf9327452038fe3c91cf57d0db8"></a><!-- doxytag: member="at91_ssc.h::SSC_STTDLY" ref="ga1d388cf9327452038fe3c91cf57d0db8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_STTDLY&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive start delay. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00118">118</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a3868e6472a007177e0c1a5cb9e4a00"></a><!-- doxytag: member="at91_ssc.h::SSC_STTDLY_LSB" ref="ga4a3868e6472a007177e0c1a5cb9e4a00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_STTDLY_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Least significant bit of receive start delay. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00119">119</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa27478c2cab83f48f0ce0c62a4652008"></a><!-- doxytag: member="at91_ssc.h::SSC_PERIOD" ref="gaa27478c2cab83f48f0ce0c62a4652008" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_PERIOD&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive period divider selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00120">120</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga845d575ed9353973559cbaf14b0b9b63"></a><!-- doxytag: member="at91_ssc.h::SSC_PERIOD_LSB" ref="ga845d575ed9353973559cbaf14b0b9b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_PERIOD_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Least significant bit of receive period divider selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00121">121</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga19ee82176a13c868184f8b413d4a6497"></a><!-- doxytag: member="at91_ssc.h::SSC_RFMR_OFF" ref="ga19ee82176a13c868184f8b413d4a6497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR_OFF&#160;&#160;&#160;0x00000014</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive frame mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00126">126</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3fb128790d1d6b4e9be45f80e8b201e7"></a><!-- doxytag: member="at91_ssc.h::SSC_RFMR" ref="ga3fb128790d1d6b4e9be45f80e8b201e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RFMR&#160;&#160;&#160;(SSC_BASE + SSC_RFMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive frame mode register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00127">127</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae68c712617521aee7562c189ab091f98"></a><!-- doxytag: member="at91_ssc.h::SSC_TFMR_OFF" ref="gae68c712617521aee7562c189ab091f98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR_OFF&#160;&#160;&#160;0x0000001C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit frame mode register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00128">128</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa862d4063504db595007b721590dd8a2"></a><!-- doxytag: member="at91_ssc.h::SSC_TFMR" ref="gaa862d4063504db595007b721590dd8a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TFMR&#160;&#160;&#160;(SSC_BASE + SSC_TFMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit frame mode register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00129">129</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gacbd7e58697e0f15802a86043770fe55d"></a><!-- doxytag: member="at91_ssc.h::SSC_DATLEN" ref="gacbd7e58697e0f15802a86043770fe55d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DATLEN&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data length. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00131">131</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0e1059eb41dfc1ee4ad527a32f5d3bd2"></a><!-- doxytag: member="at91_ssc.h::SSC_DATLEN_LSB" ref="ga0e1059eb41dfc1ee4ad527a32f5d3bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DATLEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Least significant bit of data length. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00132">132</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gabb4e9af44b414c8d166961056e042631"></a><!-- doxytag: member="at91_ssc.h::SSC_LOOP" ref="gabb4e9af44b414c8d166961056e042631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_LOOP&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receiver loop mode. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00133">133</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ca7d91cb2fffd52c376e401e3c77a34"></a><!-- doxytag: member="at91_ssc.h::SSC_DATDEF" ref="ga6ca7d91cb2fffd52c376e401e3c77a34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DATDEF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit default value. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00134">134</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4b1513ef77f139e9ca9550c1180e54e5"></a><!-- doxytag: member="at91_ssc.h::SSC_MSBF" ref="ga4b1513ef77f139e9ca9550c1180e54e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_MSBF&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Most significant bit first. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00135">135</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa337129678e50d71f409ff7be373ced3"></a><!-- doxytag: member="at91_ssc.h::SSC_DATNB" ref="gaa337129678e50d71f409ff7be373ced3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DATNB&#160;&#160;&#160;0x00000F00</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Data number per frame. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00136">136</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4fb978e5ac00dd492d1b6901aa46a7cc"></a><!-- doxytag: member="at91_ssc.h::SSC_DATNB_LSB" ref="ga4fb978e5ac00dd492d1b6901aa46a7cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_DATNB_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Least significant bit of data number per frame. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00137">137</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7e9509bfa0e4cd433afd1478cc8a5192"></a><!-- doxytag: member="at91_ssc.h::SSC_FSLEN" ref="ga7e9509bfa0e4cd433afd1478cc8a5192" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSLEN&#160;&#160;&#160;0x000F0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive frame sync. length. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00138">138</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga18222685aee302ebfda0fa7e299edd1c"></a><!-- doxytag: member="at91_ssc.h::SSC_FSLEN_LSB" ref="ga18222685aee302ebfda0fa7e299edd1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSLEN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Least significant bit of receive frame sync. length. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00139">139</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga3e269aa6a51e4c7f4c823318c8925a61"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS" ref="ga3e269aa6a51e4c7f4c823318c8925a61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS&#160;&#160;&#160;0x00700000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive frame sync. output selection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00140">140</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e6c04499b3306980c78baefb04fc3c8"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_NONE" ref="ga5e6c04499b3306980c78baefb04fc3c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS_NONE&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>No frame sync. Line set to input. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00141">141</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b3f2bc75d759f4779adaa67b6893bbf"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_NEGATIVE" ref="ga9b3f2bc75d759f4779adaa67b6893bbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS_NEGATIVE&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Negative pulse. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00142">142</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8da7bc47a9d9e5131961ca5034c6ed2c"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_POSITIVE" ref="ga8da7bc47a9d9e5131961ca5034c6ed2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS_POSITIVE&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Positive pulse. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00143">143</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad9631a52af3051a8953311b5d502baa7"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_LOW" ref="gad9631a52af3051a8953311b5d502baa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS_LOW&#160;&#160;&#160;0x00300000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Low during transfer. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00144">144</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5e4ddbffd672e392c495078e199d3e50"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_HIGH" ref="ga5e4ddbffd672e392c495078e199d3e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS_HIGH&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>High during transfer. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00145">145</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga062cb2f6780c9d3c01e2f900ccc03e5f"></a><!-- doxytag: member="at91_ssc.h::SSC_FSOS_TOGGLE" ref="ga062cb2f6780c9d3c01e2f900ccc03e5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSOS_TOGGLE&#160;&#160;&#160;0x00500000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Toggling at each start. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00146">146</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9febbc7f8ed4e1886f7e68bff7bf66d6"></a><!-- doxytag: member="at91_ssc.h::SSC_FSDEN" ref="ga9febbc7f8ed4e1886f7e68bff7bf66d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSDEN&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Frame sync. data enable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00147">147</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f8285f0f3107a59f88b2f649dc30e38"></a><!-- doxytag: member="at91_ssc.h::SSC_FSEDGE" ref="ga5f8285f0f3107a59f88b2f649dc30e38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_FSEDGE&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Frame sync. edge detection. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00148">148</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9186e64ace4a829ebbe7851a34da15f2"></a><!-- doxytag: member="at91_ssc.h::SSC_RHR_OFF" ref="ga9186e64ace4a829ebbe7851a34da15f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR_OFF&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00153">153</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga475d96e9865411e21d337f1dfd56b059"></a><!-- doxytag: member="at91_ssc.h::SSC_RHR" ref="ga475d96e9865411e21d337f1dfd56b059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RHR&#160;&#160;&#160;(SSC_BASE + SSC_RHR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive holding register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00154">154</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8d029edc335fb271cb2d1f518e0d2b69"></a><!-- doxytag: member="at91_ssc.h::SSC_THR_OFF" ref="ga8d029edc335fb271cb2d1f518e0d2b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR_OFF&#160;&#160;&#160;0x00000024</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00159">159</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga5c51880f2cfda70338156a555eed1e16"></a><!-- doxytag: member="at91_ssc.h::SSC_THR" ref="ga5c51880f2cfda70338156a555eed1e16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_THR&#160;&#160;&#160;(SSC_BASE + SSC_THR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit holding register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00160">160</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8614e27b24a78ea9c1b42c99b2aaff10"></a><!-- doxytag: member="at91_ssc.h::SSC_RSHR_OFF" ref="ga8614e27b24a78ea9c1b42c99b2aaff10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR_OFF&#160;&#160;&#160;0x00000030</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive sync. holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00165">165</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga631c19db5d36a13277cc8ba4b757e3e3"></a><!-- doxytag: member="at91_ssc.h::SSC_RSHR" ref="ga631c19db5d36a13277cc8ba4b757e3e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RSHR&#160;&#160;&#160;(SSC_BASE + SSC_RSHR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive sync. holding register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00166">166</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8f280bab4f43ddc8dc509338dc418214"></a><!-- doxytag: member="at91_ssc.h::SSC_TSHR_OFF" ref="ga8f280bab4f43ddc8dc509338dc418214" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR_OFF&#160;&#160;&#160;0x00000034</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit sync. holding register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00171">171</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga48081c1fa5413fd00f11f627fc97eb64"></a><!-- doxytag: member="at91_ssc.h::SSC_TSHR" ref="ga48081c1fa5413fd00f11f627fc97eb64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TSHR&#160;&#160;&#160;(SSC_BASE + SSC_TSHR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit sync. holding register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00172">172</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga905cc8104fc9eae6cca32bd42f4cd55d"></a><!-- doxytag: member="at91_ssc.h::SSC_RC0R_OFF" ref="ga905cc8104fc9eae6cca32bd42f4cd55d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R_OFF&#160;&#160;&#160;0x00000038</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive compare 0 register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00177">177</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga11e477004e4dc8f8d3dcec399fc1a05b"></a><!-- doxytag: member="at91_ssc.h::SSC_RC0R" ref="ga11e477004e4dc8f8d3dcec399fc1a05b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC0R&#160;&#160;&#160;(SSC_BASE + SSC_RC0R_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive compare 0 register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00178">178</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad7a6967237022f39d46c86210092f479"></a><!-- doxytag: member="at91_ssc.h::SSC_RC1R_OFF" ref="gad7a6967237022f39d46c86210092f479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R_OFF&#160;&#160;&#160;0x0000003C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive compare 1 register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00183">183</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga692eff5becda7034b185f1edc62f670f"></a><!-- doxytag: member="at91_ssc.h::SSC_RC1R" ref="ga692eff5becda7034b185f1edc62f670f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RC1R&#160;&#160;&#160;(SSC_BASE + SSC_RC1R_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive compare 1 register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00184">184</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gada71618740c141381f4b3b60f48ba07a"></a><!-- doxytag: member="at91_ssc.h::SSC_SR_OFF" ref="gada71618740c141381f4b3b60f48ba07a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR_OFF&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Status register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00189">189</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga90a127c193bd864152a396f6b71218ae"></a><!-- doxytag: member="at91_ssc.h::SSC_SR" ref="ga90a127c193bd864152a396f6b71218ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_SR&#160;&#160;&#160;(SSC_BASE + SSC_SR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Status register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00190">190</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadd11b7405f12280b809d371ff26aa562"></a><!-- doxytag: member="at91_ssc.h::SSC_TXRDY" ref="gadd11b7405f12280b809d371ff26aa562" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXRDY&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit ready. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00191">191</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad53ad83d87bae56877d7b86503f9c709"></a><!-- doxytag: member="at91_ssc.h::SSC_TXEMPTY" ref="gad53ad83d87bae56877d7b86503f9c709" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXEMPTY&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit empty. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00192">192</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga009be0cb90377d74c0ff17bb918396f6"></a><!-- doxytag: member="at91_ssc.h::SSC_ENDTX" ref="ga009be0cb90377d74c0ff17bb918396f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_ENDTX&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of transmission. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00193">193</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga08cadb85da7ab9081686aa86a4a0d7de"></a><!-- doxytag: member="at91_ssc.h::SSC_TXBUFE" ref="ga08cadb85da7ab9081686aa86a4a0d7de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXBUFE&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit buffer empty. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00194">194</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b85b99746e616d1e2b0552fbd86f229"></a><!-- doxytag: member="at91_ssc.h::SSC_RXRDY" ref="ga6b85b99746e616d1e2b0552fbd86f229" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RXRDY&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive ready. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00195">195</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa8de75989b8d4b2af01ef87b45109f49"></a><!-- doxytag: member="at91_ssc.h::SSC_OVRUN" ref="gaa8de75989b8d4b2af01ef87b45109f49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_OVRUN&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive overrun. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00196">196</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac2507ee4feca56dea888a2fa08935802"></a><!-- doxytag: member="at91_ssc.h::SSC_ENDRX" ref="gac2507ee4feca56dea888a2fa08935802" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_ENDRX&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>End of receiption. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00197">197</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f58318d5073aded24db1f74488959ac"></a><!-- doxytag: member="at91_ssc.h::SSC_RXBUFF" ref="ga1f58318d5073aded24db1f74488959ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RXBUFF&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive buffer full. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00198">198</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0fd7b51c4c3ec4d998c41669fa706271"></a><!-- doxytag: member="at91_ssc.h::SSC_CP0" ref="ga0fd7b51c4c3ec4d998c41669fa706271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CP0&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compare 0. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00199">199</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga27f716f7c680a5e2cccff49092a60152"></a><!-- doxytag: member="at91_ssc.h::SSC_CP1" ref="ga27f716f7c680a5e2cccff49092a60152" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_CP1&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Compare 1. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00200">200</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga68ec31d33e0ca50707ae12b1f576e231"></a><!-- doxytag: member="at91_ssc.h::SSC_TXSYN" ref="ga68ec31d33e0ca50707ae12b1f576e231" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXSYN&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit sync. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00201">201</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga79ff5e7db825bec924c7b905ad813419"></a><!-- doxytag: member="at91_ssc.h::SSC_RXSYN" ref="ga79ff5e7db825bec924c7b905ad813419" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RXSYN&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive sync. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00202">202</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga549d2fb3efab6bc07721315aec9eafb3"></a><!-- doxytag: member="at91_ssc.h::SSC_TXENA" ref="ga549d2fb3efab6bc07721315aec9eafb3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_TXENA&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Transmit enable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00203">203</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab95bfdfbb1dcf4062e8cad042d759a3b"></a><!-- doxytag: member="at91_ssc.h::SSC_RXENA" ref="gab95bfdfbb1dcf4062e8cad042d759a3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_RXENA&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Receive enable. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00204">204</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga0a440a9e8eee74ebd00bc5320458bbfa"></a><!-- doxytag: member="at91_ssc.h::SSC_IER_OFF" ref="ga0a440a9e8eee74ebd00bc5320458bbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER_OFF&#160;&#160;&#160;0x00000044</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt enable register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00209">209</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9c4f7e1ade47bc88ab797dd56d863075"></a><!-- doxytag: member="at91_ssc.h::SSC_IER" ref="ga9c4f7e1ade47bc88ab797dd56d863075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IER&#160;&#160;&#160;(SSC_BASE + SSC_IER_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt enable register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00210">210</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6a4d83ecb255ee8736d90c13f03fc4c4"></a><!-- doxytag: member="at91_ssc.h::SSC_IDR_OFF" ref="ga6a4d83ecb255ee8736d90c13f03fc4c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR_OFF&#160;&#160;&#160;0x00000048</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt disable register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00215">215</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga808b994115af005bf8529aae4cc4b3fd"></a><!-- doxytag: member="at91_ssc.h::SSC_IDR" ref="ga808b994115af005bf8529aae4cc4b3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IDR&#160;&#160;&#160;(SSC_BASE + SSC_IDR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt disable register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00216">216</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaf33ee3add1d99ad2acf85e442e2831d2"></a><!-- doxytag: member="at91_ssc.h::SSC_IMR_OFF" ref="gaf33ee3add1d99ad2acf85e442e2831d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR_OFF&#160;&#160;&#160;0x0000004C</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt mask register offset. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00221">221</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b93450dd7362357ec0043f85c9cc56c"></a><!-- doxytag: member="at91_ssc.h::SSC_IMR" ref="ga6b93450dd7362357ec0043f85c9cc56c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSC_IMR&#160;&#160;&#160;(SSC_BASE + SSC_IMR_OFF)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Interrupt mask register address. </p>

<p>Definition at line <a class="el" href="at91__ssc_8h_source.html#l00222">222</a> of file <a class="el" href="at91__ssc_8h_source.html">at91_ssc.h</a>.</p>

</div>
</div>
</div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr>
<address>
  <small>
    &copy;&nbsp;2000-2010 by contributors - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
