-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    n_patches_i : IN STD_LOGIC_VECTOR (31 downto 0);
    n_patches_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    n_patches_o_ap_vld : OUT STD_LOGIC;
    GDarray_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    GDarray_ce0 : OUT STD_LOGIC;
    GDarray_q0 : IN STD_LOGIC_VECTOR (191 downto 0);
    GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    GDn_points_ce0 : OUT STD_LOGIC;
    GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    patches_superpoints_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_0_ce0 : OUT STD_LOGIC;
    patches_superpoints_0_we0 : OUT STD_LOGIC;
    patches_superpoints_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_1_ce0 : OUT STD_LOGIC;
    patches_superpoints_1_we0 : OUT STD_LOGIC;
    patches_superpoints_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_2_ce0 : OUT STD_LOGIC;
    patches_superpoints_2_we0 : OUT STD_LOGIC;
    patches_superpoints_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_3_ce0 : OUT STD_LOGIC;
    patches_superpoints_3_we0 : OUT STD_LOGIC;
    patches_superpoints_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_4_ce0 : OUT STD_LOGIC;
    patches_superpoints_4_we0 : OUT STD_LOGIC;
    patches_superpoints_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_5_ce0 : OUT STD_LOGIC;
    patches_superpoints_5_we0 : OUT STD_LOGIC;
    patches_superpoints_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_6_ce0 : OUT STD_LOGIC;
    patches_superpoints_6_we0 : OUT STD_LOGIC;
    patches_superpoints_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_7_ce0 : OUT STD_LOGIC;
    patches_superpoints_7_we0 : OUT STD_LOGIC;
    patches_superpoints_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_8_ce0 : OUT STD_LOGIC;
    patches_superpoints_8_we0 : OUT STD_LOGIC;
    patches_superpoints_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_9_ce0 : OUT STD_LOGIC;
    patches_superpoints_9_we0 : OUT STD_LOGIC;
    patches_superpoints_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_10_ce0 : OUT STD_LOGIC;
    patches_superpoints_10_we0 : OUT STD_LOGIC;
    patches_superpoints_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_11_ce0 : OUT STD_LOGIC;
    patches_superpoints_11_we0 : OUT STD_LOGIC;
    patches_superpoints_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_12_ce0 : OUT STD_LOGIC;
    patches_superpoints_12_we0 : OUT STD_LOGIC;
    patches_superpoints_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_13_ce0 : OUT STD_LOGIC;
    patches_superpoints_13_we0 : OUT STD_LOGIC;
    patches_superpoints_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_14_ce0 : OUT STD_LOGIC;
    patches_superpoints_14_we0 : OUT STD_LOGIC;
    patches_superpoints_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_15_ce0 : OUT STD_LOGIC;
    patches_superpoints_15_we0 : OUT STD_LOGIC;
    patches_superpoints_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_16_ce0 : OUT STD_LOGIC;
    patches_superpoints_16_we0 : OUT STD_LOGIC;
    patches_superpoints_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_17_ce0 : OUT STD_LOGIC;
    patches_superpoints_17_we0 : OUT STD_LOGIC;
    patches_superpoints_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_18_ce0 : OUT STD_LOGIC;
    patches_superpoints_18_we0 : OUT STD_LOGIC;
    patches_superpoints_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_19_ce0 : OUT STD_LOGIC;
    patches_superpoints_19_we0 : OUT STD_LOGIC;
    patches_superpoints_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_20_ce0 : OUT STD_LOGIC;
    patches_superpoints_20_we0 : OUT STD_LOGIC;
    patches_superpoints_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_21_ce0 : OUT STD_LOGIC;
    patches_superpoints_21_we0 : OUT STD_LOGIC;
    patches_superpoints_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_22_ce0 : OUT STD_LOGIC;
    patches_superpoints_22_we0 : OUT STD_LOGIC;
    patches_superpoints_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_23_ce0 : OUT STD_LOGIC;
    patches_superpoints_23_we0 : OUT STD_LOGIC;
    patches_superpoints_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_24_ce0 : OUT STD_LOGIC;
    patches_superpoints_24_we0 : OUT STD_LOGIC;
    patches_superpoints_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_25_ce0 : OUT STD_LOGIC;
    patches_superpoints_25_we0 : OUT STD_LOGIC;
    patches_superpoints_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_26_ce0 : OUT STD_LOGIC;
    patches_superpoints_26_we0 : OUT STD_LOGIC;
    patches_superpoints_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_27_ce0 : OUT STD_LOGIC;
    patches_superpoints_27_we0 : OUT STD_LOGIC;
    patches_superpoints_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_28_ce0 : OUT STD_LOGIC;
    patches_superpoints_28_we0 : OUT STD_LOGIC;
    patches_superpoints_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_29_ce0 : OUT STD_LOGIC;
    patches_superpoints_29_we0 : OUT STD_LOGIC;
    patches_superpoints_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_30_ce0 : OUT STD_LOGIC;
    patches_superpoints_30_we0 : OUT STD_LOGIC;
    patches_superpoints_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    patches_superpoints_31_ce0 : OUT STD_LOGIC;
    patches_superpoints_31_we0 : OUT STD_LOGIC;
    patches_superpoints_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_superpoints_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_0_ce0 : OUT STD_LOGIC;
    patches_parameters_0_we0 : OUT STD_LOGIC;
    patches_parameters_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_1_ce0 : OUT STD_LOGIC;
    patches_parameters_1_we0 : OUT STD_LOGIC;
    patches_parameters_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_2_ce0 : OUT STD_LOGIC;
    patches_parameters_2_we0 : OUT STD_LOGIC;
    patches_parameters_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_3_ce0 : OUT STD_LOGIC;
    patches_parameters_3_we0 : OUT STD_LOGIC;
    patches_parameters_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_4_ce0 : OUT STD_LOGIC;
    patches_parameters_4_we0 : OUT STD_LOGIC;
    patches_parameters_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_5_ce0 : OUT STD_LOGIC;
    patches_parameters_5_we0 : OUT STD_LOGIC;
    patches_parameters_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_6_ce0 : OUT STD_LOGIC;
    patches_parameters_6_we0 : OUT STD_LOGIC;
    patches_parameters_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_7_ce0 : OUT STD_LOGIC;
    patches_parameters_7_we0 : OUT STD_LOGIC;
    patches_parameters_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_8_ce0 : OUT STD_LOGIC;
    patches_parameters_8_we0 : OUT STD_LOGIC;
    patches_parameters_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_9_ce0 : OUT STD_LOGIC;
    patches_parameters_9_we0 : OUT STD_LOGIC;
    patches_parameters_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_10_ce0 : OUT STD_LOGIC;
    patches_parameters_10_we0 : OUT STD_LOGIC;
    patches_parameters_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_11_ce0 : OUT STD_LOGIC;
    patches_parameters_11_we0 : OUT STD_LOGIC;
    patches_parameters_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_12_ce0 : OUT STD_LOGIC;
    patches_parameters_12_we0 : OUT STD_LOGIC;
    patches_parameters_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_13_ce0 : OUT STD_LOGIC;
    patches_parameters_13_we0 : OUT STD_LOGIC;
    patches_parameters_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_14_ce0 : OUT STD_LOGIC;
    patches_parameters_14_we0 : OUT STD_LOGIC;
    patches_parameters_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_15_ce0 : OUT STD_LOGIC;
    patches_parameters_15_we0 : OUT STD_LOGIC;
    patches_parameters_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_16_ce0 : OUT STD_LOGIC;
    patches_parameters_16_we0 : OUT STD_LOGIC;
    patches_parameters_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_17_ce0 : OUT STD_LOGIC;
    patches_parameters_17_we0 : OUT STD_LOGIC;
    patches_parameters_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_18_ce0 : OUT STD_LOGIC;
    patches_parameters_18_we0 : OUT STD_LOGIC;
    patches_parameters_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_19_ce0 : OUT STD_LOGIC;
    patches_parameters_19_we0 : OUT STD_LOGIC;
    patches_parameters_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_20_ce0 : OUT STD_LOGIC;
    patches_parameters_20_we0 : OUT STD_LOGIC;
    patches_parameters_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_21_ce0 : OUT STD_LOGIC;
    patches_parameters_21_we0 : OUT STD_LOGIC;
    patches_parameters_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_22_ce0 : OUT STD_LOGIC;
    patches_parameters_22_we0 : OUT STD_LOGIC;
    patches_parameters_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_23_ce0 : OUT STD_LOGIC;
    patches_parameters_23_we0 : OUT STD_LOGIC;
    patches_parameters_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_24_ce0 : OUT STD_LOGIC;
    patches_parameters_24_we0 : OUT STD_LOGIC;
    patches_parameters_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_25_ce0 : OUT STD_LOGIC;
    patches_parameters_25_we0 : OUT STD_LOGIC;
    patches_parameters_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_26_ce0 : OUT STD_LOGIC;
    patches_parameters_26_we0 : OUT STD_LOGIC;
    patches_parameters_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_27_ce0 : OUT STD_LOGIC;
    patches_parameters_27_we0 : OUT STD_LOGIC;
    patches_parameters_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_28_ce0 : OUT STD_LOGIC;
    patches_parameters_28_we0 : OUT STD_LOGIC;
    patches_parameters_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_29_ce0 : OUT STD_LOGIC;
    patches_parameters_29_we0 : OUT STD_LOGIC;
    patches_parameters_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_30_ce0 : OUT STD_LOGIC;
    patches_parameters_30_we0 : OUT STD_LOGIC;
    patches_parameters_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    patches_parameters_31_ce0 : OUT STD_LOGIC;
    patches_parameters_31_we0 : OUT STD_LOGIC;
    patches_parameters_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    patches_parameters_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
    z_top : IN STD_LOGIC_VECTOR (63 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    temp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    temp_ce0 : OUT STD_LOGIC;
    temp_we0 : OUT STD_LOGIC;
    temp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    temp_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_ce : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_start : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_ready : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_done : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_idle : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din2 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din3 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din5 : OUT STD_LOGIC_VECTOR (2 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_ce : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_start : OUT STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_ready : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_done : IN STD_LOGIC;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_idle : IN STD_LOGIC );
end;


architecture behav of makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000100000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (18 downto 0) := "0000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (18 downto 0) := "0000000100000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (18 downto 0) := "0000001000000000000";
    constant ap_ST_fsm_pp4_stage1 : STD_LOGIC_VECTOR (18 downto 0) := "0000010000000000000";
    constant ap_ST_fsm_pp4_stage2 : STD_LOGIC_VECTOR (18 downto 0) := "0000100000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (18 downto 0) := "0001000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (18 downto 0) := "0010000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (18 downto 0) := "0100000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv70_0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_2F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000101111";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv6_18 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv70_30 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000110000";
    constant ap_const_lv70_1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_FFFFFFFFFEB04E1C : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111110101100000100111000011100";
    constant ap_const_lv64_14FB1E4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000001010011111011000111100100";
    constant ap_const_lv26_15EF424 : STD_LOGIC_VECTOR (25 downto 0) := "01010111101111010000100100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal NPpatches_parameters_238_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_parameters_238_ce0 : STD_LOGIC;
    signal NPpatches_parameters_238_we0 : STD_LOGIC;
    signal NPpatches_parameters_238_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_238_ce1 : STD_LOGIC;
    signal NPpatches_parameters_238_we1 : STD_LOGIC;
    signal NPpatches_parameters_339_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_parameters_339_ce0 : STD_LOGIC;
    signal NPpatches_parameters_339_we0 : STD_LOGIC;
    signal NPpatches_parameters_339_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal NPpatches_parameters_339_ce1 : STD_LOGIC;
    signal NPpatches_parameters_339_we1 : STD_LOGIC;
    signal NPpatches_parameters_137_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten79_reg_990 : STD_LOGIC_VECTOR (69 downto 0);
    signal i_18_reg_1001 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvar_flatten65_reg_1012 : STD_LOGIC_VECTOR (6 downto 0);
    signal a_6_reg_1023 : STD_LOGIC_VECTOR (4 downto 0);
    signal b_11_reg_1034 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_21_reg_1045 : STD_LOGIC_VECTOR (30 downto 0);
    signal add_ln1053_3_fu_1271_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln1053_3_fu_1321_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1053_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1055_5_fu_1349_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1057_fu_1398_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1055_6_fu_1410_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_1418_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_2305 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln1071_fu_1424_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln1078_3_fu_1438_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln1078_3_fu_1488_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1078_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1080_5_fu_1516_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1082_fu_1565_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1080_6_fu_1577_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln1090_3_fu_1585_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal select_ln1090_3_fu_1635_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln1090_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1092_5_fu_1663_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln1094_fu_1717_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1092_6_fu_1729_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln1103_fu_1737_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1103_reg_2380 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal mul_ln1103_fu_1745_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal mul_ln1103_reg_2385 : STD_LOGIC_VECTOR (69 downto 0);
    signal add_ln80_fu_1751_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state10_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal icmp_ln80_fu_1757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_2395 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_3_fu_1782_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln80_3_reg_2399 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln80_fu_1790_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln80_reg_2404 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln83_5_fu_1832_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln83_5_reg_2409 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_superpoints_0_addr_9_reg_2439 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_1_addr_3_reg_2444 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_2_addr_3_reg_2449 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_3_addr_3_reg_2454 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_4_addr_3_reg_2459 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln85_fu_1886_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln83_6_fu_1898_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal NPpatches_superpoints_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_0_load_reg_2481 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal NPpatches_superpoints_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_0_load_3_reg_2486 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln31_fu_1981_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln31_reg_2491 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln29_fu_1993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln29_reg_2497 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_1_load_reg_2503 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_2_load_reg_2508 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_3_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_3_load_reg_2513 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_4_load_reg_2518 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_1_load_3_reg_2523 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_2_load_3_reg_2528 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_3_load_3_reg_2533 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_4_load_3_reg_2538 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln44_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_2543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state14_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state20_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_state23_pp4_stage0_iter3 : BOOLEAN;
    signal ap_block_state26_pp4_stage0_iter4 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal icmp_ln44_reg_2543_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_2543_pp4_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_2543_pp4_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln44_reg_2543_pp4_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln48_fu_2010_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln48_reg_2547 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln57_fu_2024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_2553 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_2553_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_2553_pp4_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_2553_pp4_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln57_reg_2553_pp4_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln59_fu_2054_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_2557 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_2557_pp4_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_2557_pp4_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln59_reg_2557_pp4_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_2060_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal j_reg_2562 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_pp4_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage1 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state15_pp4_stage1_iter0 : BOOLEAN;
    signal ap_block_state18_pp4_stage1_iter1 : BOOLEAN;
    signal ap_block_state21_pp4_stage1_iter2 : BOOLEAN;
    signal ap_block_state24_pp4_stage1_iter3 : BOOLEAN;
    signal ap_block_state27_pp4_stage1_iter4 : BOOLEAN;
    signal ap_block_pp4_stage1_11001 : BOOLEAN;
    signal zext_ln51_fu_2078_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_reg_2567 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln60_fu_2108_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_2573 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_2573_pp4_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_2573_pp4_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_2573_pp4_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln60_reg_2573_pp4_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal c_9_reg_2580 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp4_iter4 : STD_LOGIC := '0';
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal d_5_reg_2585 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state14 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_block_state16_pp4_stage2_iter0 : BOOLEAN;
    signal ap_block_state19_pp4_stage2_iter1 : BOOLEAN;
    signal ap_block_state22_pp4_stage2_iter2 : BOOLEAN;
    signal ap_block_state25_pp4_stage2_iter3 : BOOLEAN;
    signal ap_block_state28_pp4_stage2_iter4 : BOOLEAN;
    signal ap_block_pp4_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_pp4_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage2 : signal is "none";
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp4_iter3 : STD_LOGIC := '0';
    signal init_patch_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal init_patch_0_ce0 : STD_LOGIC;
    signal init_patch_0_we0 : STD_LOGIC;
    signal init_patch_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal init_patch_1_ce0 : STD_LOGIC;
    signal init_patch_1_we0 : STD_LOGIC;
    signal init_patch_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal init_patch_2_ce0 : STD_LOGIC;
    signal init_patch_2_we0 : STD_LOGIC;
    signal init_patch_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal init_patch_3_ce0 : STD_LOGIC;
    signal init_patch_3_we0 : STD_LOGIC;
    signal init_patch_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal init_patch_4_ce0 : STD_LOGIC;
    signal init_patch_4_we0 : STD_LOGIC;
    signal init_patch_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal init_patch_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_0_ce0 : STD_LOGIC;
    signal NPpatches_superpoints_0_we0 : STD_LOGIC;
    signal NPpatches_superpoints_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_0_ce1 : STD_LOGIC;
    signal NPpatches_superpoints_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_1_ce0 : STD_LOGIC;
    signal NPpatches_superpoints_1_we0 : STD_LOGIC;
    signal NPpatches_superpoints_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_1_ce1 : STD_LOGIC;
    signal NPpatches_superpoints_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_2_ce0 : STD_LOGIC;
    signal NPpatches_superpoints_2_we0 : STD_LOGIC;
    signal NPpatches_superpoints_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_2_ce1 : STD_LOGIC;
    signal NPpatches_superpoints_3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_3_ce0 : STD_LOGIC;
    signal NPpatches_superpoints_3_we0 : STD_LOGIC;
    signal NPpatches_superpoints_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_3_ce1 : STD_LOGIC;
    signal NPpatches_superpoints_4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_4_ce0 : STD_LOGIC;
    signal NPpatches_superpoints_4_we0 : STD_LOGIC;
    signal NPpatches_superpoints_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_superpoints_4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal NPpatches_superpoints_4_ce1 : STD_LOGIC;
    signal NPpatches_parameters_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_parameters_0_ce0 : STD_LOGIC;
    signal NPpatches_parameters_0_we0 : STD_LOGIC;
    signal NPpatches_parameters_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_parameters_0_ce1 : STD_LOGIC;
    signal NPpatches_parameters_0_we1 : STD_LOGIC;
    signal NPpatches_parameters_0_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_0_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_parameters_4_ce0 : STD_LOGIC;
    signal NPpatches_parameters_4_we0 : STD_LOGIC;
    signal NPpatches_parameters_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_4_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal NPpatches_parameters_4_ce1 : STD_LOGIC;
    signal NPpatches_parameters_4_we1 : STD_LOGIC;
    signal NPpatches_parameters_4_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal NPpatches_parameters_4_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_start : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_done : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_idle : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_ready : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_GDarray_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_GDarray_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_GDn_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_GDn_points_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_we0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_we0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_we0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_we0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_we0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_temp_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_temp_ce0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_temp_we0 : STD_LOGIC;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_temp_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_add_patch8_fu_1085_ap_start : STD_LOGIC;
    signal grp_add_patch8_fu_1085_ap_done : STD_LOGIC;
    signal grp_add_patch8_fu_1085_ap_idle : STD_LOGIC;
    signal grp_add_patch8_fu_1085_ap_ready : STD_LOGIC;
    signal grp_add_patch8_fu_1085_n_patches : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_add_patch8_fu_1085_n_patches_ap_vld : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_0_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_0_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_1_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_1_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_2_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_2_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_3_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_3_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_4_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_4_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_5_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_5_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_5_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_6_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_6_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_6_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_7_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_7_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_7_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_7_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_8_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_8_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_8_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_8_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_9_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_9_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_9_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_9_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_10_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_10_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_10_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_10_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_11_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_11_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_11_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_11_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_12_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_12_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_12_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_12_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_13_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_13_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_13_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_13_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_14_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_14_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_14_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_14_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_15_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_15_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_15_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_15_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_16_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_16_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_16_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_16_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_17_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_17_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_17_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_17_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_18_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_18_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_18_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_18_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_19_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_19_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_19_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_19_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_20_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_20_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_20_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_20_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_21_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_21_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_21_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_21_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_22_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_22_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_22_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_22_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_23_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_23_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_23_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_23_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_24_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_24_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_24_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_25_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_25_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_25_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_26_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_26_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_26_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_26_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_27_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_27_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_27_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_27_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_28_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_28_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_28_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_28_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_29_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_29_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_29_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_29_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_30_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_30_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_30_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_30_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_31_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_add_patch8_fu_1085_patches_superpoints_31_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_31_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_superpoints_31_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_0_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_0_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_1_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_1_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_1_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_2_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_2_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_2_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_3_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_3_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_4_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_4_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_4_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_4_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_5_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_5_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_5_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_5_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_6_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_6_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_6_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_6_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_7_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_7_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_7_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_7_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_8_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_8_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_8_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_8_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_9_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_9_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_9_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_9_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_10_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_10_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_10_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_11_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_11_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_11_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_12_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_12_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_12_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_13_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_13_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_13_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_14_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_14_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_14_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_15_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_15_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_15_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_16_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_16_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_16_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_17_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_17_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_17_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_18_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_18_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_18_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_19_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_19_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_19_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_20_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_20_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_20_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_21_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_21_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_21_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_22_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_22_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_22_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_23_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_23_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_23_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_24_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_24_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_24_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_25_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_25_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_25_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_25_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_26_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_26_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_26_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_26_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_27_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_27_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_27_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_27_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_28_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_28_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_28_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_28_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_29_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_29_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_29_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_29_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_30_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_30_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_30_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_30_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_31_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_add_patch8_fu_1085_patches_parameters_31_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_31_we0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_patches_parameters_31_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints_ce1 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints1_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints1_ce1 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints2_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints2_ce1 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints3_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints3_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints3_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints3_ce1 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints4_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints4_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_superpoints4_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_add_patch8_fu_1085_wp_superpoints4_ce1 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_parameters_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_add_patch8_fu_1085_wp_parameters_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_parameters5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_add_patch8_fu_1085_wp_parameters5_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_parameters6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_add_patch8_fu_1085_wp_parameters6_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_parameters7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_add_patch8_fu_1085_wp_parameters7_ce0 : STD_LOGIC;
    signal grp_add_patch8_fu_1085_wp_parameters8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_add_patch8_fu_1085_wp_parameters8_ce0 : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_i : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_done : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_idle : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_ready : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_ce : STD_LOGIC;
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_i : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_i : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_j : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_k : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_ap_start : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_ap_done : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_ap_idle : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_ap_ready : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters_ce1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_we1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters2_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_we0 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_we1 : STD_LOGIC;
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_get_acceptanceCorners_fu_1261_wp_parameters4_ce0 : STD_LOGIC;
    signal indvar_flatten13_reg_791 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_reg_802 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_reg_813 : STD_LOGIC_VECTOR (6 downto 0);
    signal b_reg_824 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_reg_835 : STD_LOGIC_VECTOR (1 downto 0);
    signal superpoint_count_assign_reg_846 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ppl_0_reg_858 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_013_reg_868 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten35_reg_880 : STD_LOGIC_VECTOR (7 downto 0);
    signal b_9_reg_891 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten21_reg_902 : STD_LOGIC_VECTOR (6 downto 0);
    signal c_7_reg_913 : STD_LOGIC_VECTOR (4 downto 0);
    signal d_reg_924 : STD_LOGIC_VECTOR (1 downto 0);
    signal indvar_flatten57_reg_935 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal b_10_reg_946 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten43_reg_957 : STD_LOGIC_VECTOR (5 downto 0);
    signal c_8_reg_968 : STD_LOGIC_VECTOR (2 downto 0);
    signal d_6_reg_979 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_i_18_phi_fu_1005_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_phi_mux_a_6_phi_fu_1027_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_i_21_phi_fu_1049_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal grp_makeSuperPoint_alignedToLine_fu_1057_ap_start_reg : STD_LOGIC := '0';
    signal grp_add_patch8_fu_1085_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp4_stage1 : BOOLEAN;
    signal ap_block_pp4_stage2 : BOOLEAN;
    signal z_j_max_fu_2066_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal z_j_min_fu_2148_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg : STD_LOGIC := '0';
    signal grp_get_acceptanceCorners_fu_1261_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal zext_ln1059_6_fu_1389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1084_6_fu_1556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1096_6_fu_1711_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln88_6_fu_1872_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln63_fu_2120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln64_fu_2131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln59_fu_2160_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln60_3_fu_2169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln61_fu_2179_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln62_fu_2189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_119_fu_368 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln66_fu_2136_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal tmp_fu_1906_p7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage2_11001 : BOOLEAN;
    signal icmp_ln1055_fu_1289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1057_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1053_fu_1303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1053_fu_1283_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1053_fu_1295_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln1053_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1055_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1055_fu_1329_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1059_fu_1361_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl_cast_fu_1365_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1059_fu_1357_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1055_fu_1341_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1059_fu_1373_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1059_5_fu_1379_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1059_fu_1383_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1055_3_fu_1404_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1080_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1082_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1078_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1078_fu_1450_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1078_fu_1462_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln1078_fu_1482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1080_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1080_fu_1496_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln1084_fu_1528_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl2_cast_fu_1532_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1084_fu_1524_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln1080_fu_1508_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln1084_fu_1540_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1084_5_fu_1546_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1084_fu_1550_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1080_3_fu_1571_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln1092_fu_1603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1094_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1090_fu_1617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1090_fu_1597_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln1090_fu_1609_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln1090_fu_1629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1092_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1092_fu_1643_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln1096_fu_1671_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_174_fu_1683_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl3_cast_fu_1675_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1096_fu_1691_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln1092_fu_1655_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_ln1096_fu_1695_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1096_5_fu_1701_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1096_fu_1705_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1092_3_fu_1723_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln1103_fu_1745_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln1103_fu_1745_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln83_fu_1768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_20_fu_1762_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln85_fu_1800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln80_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln80_fu_1774_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal and_ln80_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln83_fu_1818_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln83_fu_1812_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln88_fu_1844_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_shl5_cast_fu_1848_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln88_fu_1840_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln83_fu_1824_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln88_fu_1856_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln88_5_fu_1862_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln88_fu_1866_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln83_3_fu_1892_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln28_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z1_min_fu_1937_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln29_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal z1_max_fu_1955_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln31_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln28_fu_1945_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_min_3_fu_1973_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln29_fu_1963_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal z1_max_3_fu_1985_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal i_19_cast_fu_1997_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_175_fu_2014_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln59_fu_2030_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln59_3_fu_2042_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_121_cast_fu_2034_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_123_cast_fu_2046_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln60_fu_2084_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_127_fu_2096_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_125_fu_2088_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln60_fu_2104_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln63_fu_2114_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln64_fu_2125_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln60_fu_2164_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln61_fu_2174_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln62_fu_2184_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp4_stage1_subdone : BOOLEAN;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal mul_ln1103_fu_1745_p00 : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        GDarray_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        GDarray_ce0 : OUT STD_LOGIC;
        GDarray_q0 : IN STD_LOGIC_VECTOR (191 downto 0);
        GDn_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        GDn_points_ce0 : OUT STD_LOGIC;
        GDn_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        z_top : IN STD_LOGIC_VECTOR (63 downto 0);
        apexZ0 : IN STD_LOGIC_VECTOR (63 downto 0);
        original_ppl : IN STD_LOGIC_VECTOR (31 downto 0);
        leftRight_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        init_patch_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        init_patch_ce0 : OUT STD_LOGIC;
        init_patch_we0 : OUT STD_LOGIC;
        init_patch_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        init_patch1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        init_patch1_ce0 : OUT STD_LOGIC;
        init_patch1_we0 : OUT STD_LOGIC;
        init_patch1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        init_patch2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        init_patch2_ce0 : OUT STD_LOGIC;
        init_patch2_we0 : OUT STD_LOGIC;
        init_patch2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        init_patch3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        init_patch3_ce0 : OUT STD_LOGIC;
        init_patch3_we0 : OUT STD_LOGIC;
        init_patch3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        init_patch4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        init_patch4_ce0 : OUT STD_LOGIC;
        init_patch4_we0 : OUT STD_LOGIC;
        init_patch4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        temp_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        temp_ce0 : OUT STD_LOGIC;
        temp_we0 : OUT STD_LOGIC;
        temp_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        temp_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_add_patch8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        n_patches : OUT STD_LOGIC_VECTOR (31 downto 0);
        n_patches_ap_vld : OUT STD_LOGIC;
        n_patches_read : IN STD_LOGIC_VECTOR (31 downto 0);
        patches_superpoints_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_0_ce0 : OUT STD_LOGIC;
        patches_superpoints_0_we0 : OUT STD_LOGIC;
        patches_superpoints_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_1_ce0 : OUT STD_LOGIC;
        patches_superpoints_1_we0 : OUT STD_LOGIC;
        patches_superpoints_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_2_ce0 : OUT STD_LOGIC;
        patches_superpoints_2_we0 : OUT STD_LOGIC;
        patches_superpoints_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_3_ce0 : OUT STD_LOGIC;
        patches_superpoints_3_we0 : OUT STD_LOGIC;
        patches_superpoints_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_4_ce0 : OUT STD_LOGIC;
        patches_superpoints_4_we0 : OUT STD_LOGIC;
        patches_superpoints_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_5_ce0 : OUT STD_LOGIC;
        patches_superpoints_5_we0 : OUT STD_LOGIC;
        patches_superpoints_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_6_ce0 : OUT STD_LOGIC;
        patches_superpoints_6_we0 : OUT STD_LOGIC;
        patches_superpoints_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_7_ce0 : OUT STD_LOGIC;
        patches_superpoints_7_we0 : OUT STD_LOGIC;
        patches_superpoints_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_8_ce0 : OUT STD_LOGIC;
        patches_superpoints_8_we0 : OUT STD_LOGIC;
        patches_superpoints_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_9_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_9_ce0 : OUT STD_LOGIC;
        patches_superpoints_9_we0 : OUT STD_LOGIC;
        patches_superpoints_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_10_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_10_ce0 : OUT STD_LOGIC;
        patches_superpoints_10_we0 : OUT STD_LOGIC;
        patches_superpoints_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_11_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_11_ce0 : OUT STD_LOGIC;
        patches_superpoints_11_we0 : OUT STD_LOGIC;
        patches_superpoints_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_12_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_12_ce0 : OUT STD_LOGIC;
        patches_superpoints_12_we0 : OUT STD_LOGIC;
        patches_superpoints_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_13_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_13_ce0 : OUT STD_LOGIC;
        patches_superpoints_13_we0 : OUT STD_LOGIC;
        patches_superpoints_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_14_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_14_ce0 : OUT STD_LOGIC;
        patches_superpoints_14_we0 : OUT STD_LOGIC;
        patches_superpoints_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_15_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_15_ce0 : OUT STD_LOGIC;
        patches_superpoints_15_we0 : OUT STD_LOGIC;
        patches_superpoints_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_16_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_16_ce0 : OUT STD_LOGIC;
        patches_superpoints_16_we0 : OUT STD_LOGIC;
        patches_superpoints_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_17_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_17_ce0 : OUT STD_LOGIC;
        patches_superpoints_17_we0 : OUT STD_LOGIC;
        patches_superpoints_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_18_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_18_ce0 : OUT STD_LOGIC;
        patches_superpoints_18_we0 : OUT STD_LOGIC;
        patches_superpoints_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_19_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_19_ce0 : OUT STD_LOGIC;
        patches_superpoints_19_we0 : OUT STD_LOGIC;
        patches_superpoints_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_20_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_20_ce0 : OUT STD_LOGIC;
        patches_superpoints_20_we0 : OUT STD_LOGIC;
        patches_superpoints_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_21_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_21_ce0 : OUT STD_LOGIC;
        patches_superpoints_21_we0 : OUT STD_LOGIC;
        patches_superpoints_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_22_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_22_ce0 : OUT STD_LOGIC;
        patches_superpoints_22_we0 : OUT STD_LOGIC;
        patches_superpoints_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_23_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_23_ce0 : OUT STD_LOGIC;
        patches_superpoints_23_we0 : OUT STD_LOGIC;
        patches_superpoints_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_24_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_24_ce0 : OUT STD_LOGIC;
        patches_superpoints_24_we0 : OUT STD_LOGIC;
        patches_superpoints_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_25_ce0 : OUT STD_LOGIC;
        patches_superpoints_25_we0 : OUT STD_LOGIC;
        patches_superpoints_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_26_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_26_ce0 : OUT STD_LOGIC;
        patches_superpoints_26_we0 : OUT STD_LOGIC;
        patches_superpoints_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_27_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_27_ce0 : OUT STD_LOGIC;
        patches_superpoints_27_we0 : OUT STD_LOGIC;
        patches_superpoints_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_28_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_28_ce0 : OUT STD_LOGIC;
        patches_superpoints_28_we0 : OUT STD_LOGIC;
        patches_superpoints_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_29_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_29_ce0 : OUT STD_LOGIC;
        patches_superpoints_29_we0 : OUT STD_LOGIC;
        patches_superpoints_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_30_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_30_ce0 : OUT STD_LOGIC;
        patches_superpoints_30_we0 : OUT STD_LOGIC;
        patches_superpoints_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_31_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        patches_superpoints_31_ce0 : OUT STD_LOGIC;
        patches_superpoints_31_we0 : OUT STD_LOGIC;
        patches_superpoints_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_superpoints_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_0_ce0 : OUT STD_LOGIC;
        patches_parameters_0_we0 : OUT STD_LOGIC;
        patches_parameters_0_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_0_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_1_ce0 : OUT STD_LOGIC;
        patches_parameters_1_we0 : OUT STD_LOGIC;
        patches_parameters_1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_2_ce0 : OUT STD_LOGIC;
        patches_parameters_2_we0 : OUT STD_LOGIC;
        patches_parameters_2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_3_ce0 : OUT STD_LOGIC;
        patches_parameters_3_we0 : OUT STD_LOGIC;
        patches_parameters_3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_4_ce0 : OUT STD_LOGIC;
        patches_parameters_4_we0 : OUT STD_LOGIC;
        patches_parameters_4_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_5_ce0 : OUT STD_LOGIC;
        patches_parameters_5_we0 : OUT STD_LOGIC;
        patches_parameters_5_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_5_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_6_ce0 : OUT STD_LOGIC;
        patches_parameters_6_we0 : OUT STD_LOGIC;
        patches_parameters_6_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_7_ce0 : OUT STD_LOGIC;
        patches_parameters_7_we0 : OUT STD_LOGIC;
        patches_parameters_7_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_7_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_8_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_8_ce0 : OUT STD_LOGIC;
        patches_parameters_8_we0 : OUT STD_LOGIC;
        patches_parameters_8_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_8_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_9_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_9_ce0 : OUT STD_LOGIC;
        patches_parameters_9_we0 : OUT STD_LOGIC;
        patches_parameters_9_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_9_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_10_ce0 : OUT STD_LOGIC;
        patches_parameters_10_we0 : OUT STD_LOGIC;
        patches_parameters_10_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_10_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_11_ce0 : OUT STD_LOGIC;
        patches_parameters_11_we0 : OUT STD_LOGIC;
        patches_parameters_11_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_11_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_12_ce0 : OUT STD_LOGIC;
        patches_parameters_12_we0 : OUT STD_LOGIC;
        patches_parameters_12_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_12_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_13_ce0 : OUT STD_LOGIC;
        patches_parameters_13_we0 : OUT STD_LOGIC;
        patches_parameters_13_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_13_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_14_ce0 : OUT STD_LOGIC;
        patches_parameters_14_we0 : OUT STD_LOGIC;
        patches_parameters_14_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_14_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_15_ce0 : OUT STD_LOGIC;
        patches_parameters_15_we0 : OUT STD_LOGIC;
        patches_parameters_15_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_15_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_16_ce0 : OUT STD_LOGIC;
        patches_parameters_16_we0 : OUT STD_LOGIC;
        patches_parameters_16_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_16_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_17_ce0 : OUT STD_LOGIC;
        patches_parameters_17_we0 : OUT STD_LOGIC;
        patches_parameters_17_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_17_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_18_ce0 : OUT STD_LOGIC;
        patches_parameters_18_we0 : OUT STD_LOGIC;
        patches_parameters_18_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_18_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_19_ce0 : OUT STD_LOGIC;
        patches_parameters_19_we0 : OUT STD_LOGIC;
        patches_parameters_19_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_19_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_20_ce0 : OUT STD_LOGIC;
        patches_parameters_20_we0 : OUT STD_LOGIC;
        patches_parameters_20_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_20_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_21_ce0 : OUT STD_LOGIC;
        patches_parameters_21_we0 : OUT STD_LOGIC;
        patches_parameters_21_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_21_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_22_ce0 : OUT STD_LOGIC;
        patches_parameters_22_we0 : OUT STD_LOGIC;
        patches_parameters_22_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_22_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_23_ce0 : OUT STD_LOGIC;
        patches_parameters_23_we0 : OUT STD_LOGIC;
        patches_parameters_23_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_23_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_24_ce0 : OUT STD_LOGIC;
        patches_parameters_24_we0 : OUT STD_LOGIC;
        patches_parameters_24_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_24_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_25_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_25_ce0 : OUT STD_LOGIC;
        patches_parameters_25_we0 : OUT STD_LOGIC;
        patches_parameters_25_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_25_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_26_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_26_ce0 : OUT STD_LOGIC;
        patches_parameters_26_we0 : OUT STD_LOGIC;
        patches_parameters_26_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_26_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_27_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_27_ce0 : OUT STD_LOGIC;
        patches_parameters_27_we0 : OUT STD_LOGIC;
        patches_parameters_27_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_27_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_28_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_28_ce0 : OUT STD_LOGIC;
        patches_parameters_28_we0 : OUT STD_LOGIC;
        patches_parameters_28_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_28_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_29_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_29_ce0 : OUT STD_LOGIC;
        patches_parameters_29_we0 : OUT STD_LOGIC;
        patches_parameters_29_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_29_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_30_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_30_ce0 : OUT STD_LOGIC;
        patches_parameters_30_we0 : OUT STD_LOGIC;
        patches_parameters_30_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_30_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_31_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        patches_parameters_31_ce0 : OUT STD_LOGIC;
        patches_parameters_31_we0 : OUT STD_LOGIC;
        patches_parameters_31_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        patches_parameters_31_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints_ce0 : OUT STD_LOGIC;
        wp_superpoints_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints_ce1 : OUT STD_LOGIC;
        wp_superpoints_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints1_ce0 : OUT STD_LOGIC;
        wp_superpoints1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints1_ce1 : OUT STD_LOGIC;
        wp_superpoints1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints2_ce0 : OUT STD_LOGIC;
        wp_superpoints2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints2_ce1 : OUT STD_LOGIC;
        wp_superpoints2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints3_ce0 : OUT STD_LOGIC;
        wp_superpoints3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints3_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints3_ce1 : OUT STD_LOGIC;
        wp_superpoints3_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints4_ce0 : OUT STD_LOGIC;
        wp_superpoints4_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_superpoints4_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        wp_superpoints4_ce1 : OUT STD_LOGIC;
        wp_superpoints4_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters_ce0 : OUT STD_LOGIC;
        wp_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters5_ce0 : OUT STD_LOGIC;
        wp_parameters5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        wp_parameters6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters6_ce0 : OUT STD_LOGIC;
        wp_parameters6_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters7_ce0 : OUT STD_LOGIC;
        wp_parameters7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        wp_parameters8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters8_ce0 : OUT STD_LOGIC;
        wp_parameters8_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        z_i : IN STD_LOGIC_VECTOR (63 downto 0);
        z_j : IN STD_LOGIC_VECTOR (63 downto 0);
        i : IN STD_LOGIC_VECTOR (2 downto 0);
        j : IN STD_LOGIC_VECTOR (31 downto 0);
        k : IN STD_LOGIC_VECTOR (2 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wp_parameters_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters_ce0 : OUT STD_LOGIC;
        wp_parameters_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters_ce1 : OUT STD_LOGIC;
        wp_parameters_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters2_ce0 : OUT STD_LOGIC;
        wp_parameters2_we0 : OUT STD_LOGIC;
        wp_parameters2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters2_ce1 : OUT STD_LOGIC;
        wp_parameters2_we1 : OUT STD_LOGIC;
        wp_parameters2_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        wp_parameters3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters3_ce0 : OUT STD_LOGIC;
        wp_parameters3_we0 : OUT STD_LOGIC;
        wp_parameters3_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        wp_parameters3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters3_ce1 : OUT STD_LOGIC;
        wp_parameters3_we1 : OUT STD_LOGIC;
        wp_parameters3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        wp_parameters4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        wp_parameters4_ce0 : OUT STD_LOGIC;
        wp_parameters4_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_mul_64ns_7ns_70_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (69 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        din2 : IN STD_LOGIC_VECTOR (63 downto 0);
        din3 : IN STD_LOGIC_VECTOR (63 downto 0);
        din4 : IN STD_LOGIC_VECTOR (63 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    NPpatches_parameters_238_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_238
    generic map (
        DataWidth => 64,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_parameters_238_address0,
        ce0 => NPpatches_parameters_238_ce0,
        we0 => NPpatches_parameters_238_we0,
        d0 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_d0,
        q0 => NPpatches_parameters_238_q0,
        address1 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_address1,
        ce1 => NPpatches_parameters_238_ce1,
        we1 => NPpatches_parameters_238_we1,
        d1 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_d1);

    NPpatches_parameters_339_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_339
    generic map (
        DataWidth => 1,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_parameters_339_address0,
        ce0 => NPpatches_parameters_339_ce0,
        we0 => NPpatches_parameters_339_we0,
        d0 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_d0,
        q0 => NPpatches_parameters_339_q0,
        address1 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_address1,
        ce1 => NPpatches_parameters_339_ce1,
        we1 => NPpatches_parameters_339_we1,
        d1 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_d1);

    NPpatches_parameters_137_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_137
    generic map (
        DataWidth => 1,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_add_patch8_fu_1085_wp_parameters5_address0,
        ce0 => grp_add_patch8_fu_1085_wp_parameters5_ce0,
        q0 => NPpatches_parameters_137_q0);

    init_patch_0_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_0_address0,
        ce0 => init_patch_0_ce0,
        we0 => init_patch_0_we0,
        d0 => init_patch_0_d0,
        q0 => init_patch_0_q0);

    init_patch_1_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_1_address0,
        ce0 => init_patch_1_ce0,
        we0 => init_patch_1_we0,
        d0 => init_patch_1_d0,
        q0 => init_patch_1_q0);

    init_patch_2_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_2_address0,
        ce0 => init_patch_2_ce0,
        we0 => init_patch_2_we0,
        d0 => init_patch_2_d0,
        q0 => init_patch_2_q0);

    init_patch_3_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_3_address0,
        ce0 => init_patch_3_ce0,
        we0 => init_patch_3_we0,
        d0 => init_patch_3_d0,
        q0 => init_patch_3_q0);

    init_patch_4_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_init_patch_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => init_patch_4_address0,
        ce0 => init_patch_4_ce0,
        we0 => init_patch_4_we0,
        d0 => init_patch_4_d0,
        q0 => init_patch_4_q0);

    NPpatches_superpoints_0_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_superpoints_0_address0,
        ce0 => NPpatches_superpoints_0_ce0,
        we0 => NPpatches_superpoints_0_we0,
        d0 => NPpatches_superpoints_0_d0,
        q0 => NPpatches_superpoints_0_q0,
        address1 => NPpatches_superpoints_0_address1,
        ce1 => NPpatches_superpoints_0_ce1,
        q1 => NPpatches_superpoints_0_q1);

    NPpatches_superpoints_1_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_superpoints_1_address0,
        ce0 => NPpatches_superpoints_1_ce0,
        we0 => NPpatches_superpoints_1_we0,
        d0 => NPpatches_superpoints_1_d0,
        q0 => NPpatches_superpoints_1_q0,
        address1 => NPpatches_superpoints_1_address1,
        ce1 => NPpatches_superpoints_1_ce1,
        q1 => NPpatches_superpoints_1_q1);

    NPpatches_superpoints_2_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_superpoints_2_address0,
        ce0 => NPpatches_superpoints_2_ce0,
        we0 => NPpatches_superpoints_2_we0,
        d0 => NPpatches_superpoints_2_d0,
        q0 => NPpatches_superpoints_2_q0,
        address1 => NPpatches_superpoints_2_address1,
        ce1 => NPpatches_superpoints_2_ce1,
        q1 => NPpatches_superpoints_2_q1);

    NPpatches_superpoints_3_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_superpoints_3_address0,
        ce0 => NPpatches_superpoints_3_ce0,
        we0 => NPpatches_superpoints_3_we0,
        d0 => NPpatches_superpoints_3_d0,
        q0 => NPpatches_superpoints_3_q0,
        address1 => NPpatches_superpoints_3_address1,
        ce1 => NPpatches_superpoints_3_ce1,
        q1 => NPpatches_superpoints_3_q1);

    NPpatches_superpoints_4_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_superpoints_0
    generic map (
        DataWidth => 64,
        AddressRange => 48,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_superpoints_4_address0,
        ce0 => NPpatches_superpoints_4_ce0,
        we0 => NPpatches_superpoints_4_we0,
        d0 => NPpatches_superpoints_4_d0,
        q0 => NPpatches_superpoints_4_q0,
        address1 => NPpatches_superpoints_4_address1,
        ce1 => NPpatches_superpoints_4_ce1,
        q1 => NPpatches_superpoints_4_q1);

    NPpatches_parameters_0_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0
    generic map (
        DataWidth => 64,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_parameters_0_address0,
        ce0 => NPpatches_parameters_0_ce0,
        we0 => NPpatches_parameters_0_we0,
        d0 => NPpatches_parameters_0_d0,
        q0 => NPpatches_parameters_0_q0,
        address1 => NPpatches_parameters_0_address1,
        ce1 => NPpatches_parameters_0_ce1,
        we1 => NPpatches_parameters_0_we1,
        d1 => NPpatches_parameters_0_d1,
        q1 => NPpatches_parameters_0_q1);

    NPpatches_parameters_4_U : component makePatches_ShadowQuilt_fromEdges_makePatch_alignedToLine_NPpatches_parameters_0
    generic map (
        DataWidth => 64,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => NPpatches_parameters_4_address0,
        ce0 => NPpatches_parameters_4_ce0,
        we0 => NPpatches_parameters_4_we0,
        d0 => NPpatches_parameters_4_d0,
        q0 => NPpatches_parameters_4_q0,
        address1 => NPpatches_parameters_4_address1,
        ce1 => NPpatches_parameters_4_ce1,
        we1 => NPpatches_parameters_4_we1,
        d1 => NPpatches_parameters_4_d1,
        q1 => NPpatches_parameters_4_q1);

    grp_makeSuperPoint_alignedToLine_fu_1057 : component makePatches_ShadowQuilt_fromEdges_makeSuperPoint_alignedToLine
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_makeSuperPoint_alignedToLine_fu_1057_ap_start,
        ap_done => grp_makeSuperPoint_alignedToLine_fu_1057_ap_done,
        ap_idle => grp_makeSuperPoint_alignedToLine_fu_1057_ap_idle,
        ap_ready => grp_makeSuperPoint_alignedToLine_fu_1057_ap_ready,
        GDarray_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_GDarray_address0,
        GDarray_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_GDarray_ce0,
        GDarray_q0 => GDarray_q0,
        GDn_points_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_GDn_points_address0,
        GDn_points_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_GDn_points_ce0,
        GDn_points_q0 => GDn_points_q0,
        i => i_013_reg_868,
        z_top => z_top,
        apexZ0 => apexZ0,
        original_ppl => p_read,
        leftRight_offset => ap_const_lv1_0,
        init_patch_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_address0,
        init_patch_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_ce0,
        init_patch_we0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_we0,
        init_patch_d0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_d0,
        init_patch1_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_address0,
        init_patch1_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_ce0,
        init_patch1_we0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_we0,
        init_patch1_d0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_d0,
        init_patch2_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_address0,
        init_patch2_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_ce0,
        init_patch2_we0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_we0,
        init_patch2_d0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_d0,
        init_patch3_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_address0,
        init_patch3_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_ce0,
        init_patch3_we0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_we0,
        init_patch3_d0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_d0,
        init_patch4_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_address0,
        init_patch4_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_ce0,
        init_patch4_we0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_we0,
        init_patch4_d0 => grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_d0,
        p_read1 => superpoint_count_assign_reg_846,
        temp_address0 => grp_makeSuperPoint_alignedToLine_fu_1057_temp_address0,
        temp_ce0 => grp_makeSuperPoint_alignedToLine_fu_1057_temp_ce0,
        temp_we0 => grp_makeSuperPoint_alignedToLine_fu_1057_temp_we0,
        temp_d0 => grp_makeSuperPoint_alignedToLine_fu_1057_temp_d0,
        temp_q0 => temp_q0,
        ap_return_0 => grp_makeSuperPoint_alignedToLine_fu_1057_ap_return_0,
        ap_return_1 => grp_makeSuperPoint_alignedToLine_fu_1057_ap_return_1);

    grp_add_patch8_fu_1085 : component makePatches_ShadowQuilt_fromEdges_add_patch8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_add_patch8_fu_1085_ap_start,
        ap_done => grp_add_patch8_fu_1085_ap_done,
        ap_idle => grp_add_patch8_fu_1085_ap_idle,
        ap_ready => grp_add_patch8_fu_1085_ap_ready,
        n_patches => grp_add_patch8_fu_1085_n_patches,
        n_patches_ap_vld => grp_add_patch8_fu_1085_n_patches_ap_vld,
        n_patches_read => n_patches_i,
        patches_superpoints_0_address0 => grp_add_patch8_fu_1085_patches_superpoints_0_address0,
        patches_superpoints_0_ce0 => grp_add_patch8_fu_1085_patches_superpoints_0_ce0,
        patches_superpoints_0_we0 => grp_add_patch8_fu_1085_patches_superpoints_0_we0,
        patches_superpoints_0_d0 => grp_add_patch8_fu_1085_patches_superpoints_0_d0,
        patches_superpoints_0_q0 => patches_superpoints_0_q0,
        patches_superpoints_1_address0 => grp_add_patch8_fu_1085_patches_superpoints_1_address0,
        patches_superpoints_1_ce0 => grp_add_patch8_fu_1085_patches_superpoints_1_ce0,
        patches_superpoints_1_we0 => grp_add_patch8_fu_1085_patches_superpoints_1_we0,
        patches_superpoints_1_d0 => grp_add_patch8_fu_1085_patches_superpoints_1_d0,
        patches_superpoints_1_q0 => patches_superpoints_1_q0,
        patches_superpoints_2_address0 => grp_add_patch8_fu_1085_patches_superpoints_2_address0,
        patches_superpoints_2_ce0 => grp_add_patch8_fu_1085_patches_superpoints_2_ce0,
        patches_superpoints_2_we0 => grp_add_patch8_fu_1085_patches_superpoints_2_we0,
        patches_superpoints_2_d0 => grp_add_patch8_fu_1085_patches_superpoints_2_d0,
        patches_superpoints_2_q0 => patches_superpoints_2_q0,
        patches_superpoints_3_address0 => grp_add_patch8_fu_1085_patches_superpoints_3_address0,
        patches_superpoints_3_ce0 => grp_add_patch8_fu_1085_patches_superpoints_3_ce0,
        patches_superpoints_3_we0 => grp_add_patch8_fu_1085_patches_superpoints_3_we0,
        patches_superpoints_3_d0 => grp_add_patch8_fu_1085_patches_superpoints_3_d0,
        patches_superpoints_3_q0 => patches_superpoints_3_q0,
        patches_superpoints_4_address0 => grp_add_patch8_fu_1085_patches_superpoints_4_address0,
        patches_superpoints_4_ce0 => grp_add_patch8_fu_1085_patches_superpoints_4_ce0,
        patches_superpoints_4_we0 => grp_add_patch8_fu_1085_patches_superpoints_4_we0,
        patches_superpoints_4_d0 => grp_add_patch8_fu_1085_patches_superpoints_4_d0,
        patches_superpoints_4_q0 => patches_superpoints_4_q0,
        patches_superpoints_5_address0 => grp_add_patch8_fu_1085_patches_superpoints_5_address0,
        patches_superpoints_5_ce0 => grp_add_patch8_fu_1085_patches_superpoints_5_ce0,
        patches_superpoints_5_we0 => grp_add_patch8_fu_1085_patches_superpoints_5_we0,
        patches_superpoints_5_d0 => grp_add_patch8_fu_1085_patches_superpoints_5_d0,
        patches_superpoints_5_q0 => patches_superpoints_5_q0,
        patches_superpoints_6_address0 => grp_add_patch8_fu_1085_patches_superpoints_6_address0,
        patches_superpoints_6_ce0 => grp_add_patch8_fu_1085_patches_superpoints_6_ce0,
        patches_superpoints_6_we0 => grp_add_patch8_fu_1085_patches_superpoints_6_we0,
        patches_superpoints_6_d0 => grp_add_patch8_fu_1085_patches_superpoints_6_d0,
        patches_superpoints_6_q0 => patches_superpoints_6_q0,
        patches_superpoints_7_address0 => grp_add_patch8_fu_1085_patches_superpoints_7_address0,
        patches_superpoints_7_ce0 => grp_add_patch8_fu_1085_patches_superpoints_7_ce0,
        patches_superpoints_7_we0 => grp_add_patch8_fu_1085_patches_superpoints_7_we0,
        patches_superpoints_7_d0 => grp_add_patch8_fu_1085_patches_superpoints_7_d0,
        patches_superpoints_7_q0 => patches_superpoints_7_q0,
        patches_superpoints_8_address0 => grp_add_patch8_fu_1085_patches_superpoints_8_address0,
        patches_superpoints_8_ce0 => grp_add_patch8_fu_1085_patches_superpoints_8_ce0,
        patches_superpoints_8_we0 => grp_add_patch8_fu_1085_patches_superpoints_8_we0,
        patches_superpoints_8_d0 => grp_add_patch8_fu_1085_patches_superpoints_8_d0,
        patches_superpoints_8_q0 => patches_superpoints_8_q0,
        patches_superpoints_9_address0 => grp_add_patch8_fu_1085_patches_superpoints_9_address0,
        patches_superpoints_9_ce0 => grp_add_patch8_fu_1085_patches_superpoints_9_ce0,
        patches_superpoints_9_we0 => grp_add_patch8_fu_1085_patches_superpoints_9_we0,
        patches_superpoints_9_d0 => grp_add_patch8_fu_1085_patches_superpoints_9_d0,
        patches_superpoints_9_q0 => patches_superpoints_9_q0,
        patches_superpoints_10_address0 => grp_add_patch8_fu_1085_patches_superpoints_10_address0,
        patches_superpoints_10_ce0 => grp_add_patch8_fu_1085_patches_superpoints_10_ce0,
        patches_superpoints_10_we0 => grp_add_patch8_fu_1085_patches_superpoints_10_we0,
        patches_superpoints_10_d0 => grp_add_patch8_fu_1085_patches_superpoints_10_d0,
        patches_superpoints_10_q0 => patches_superpoints_10_q0,
        patches_superpoints_11_address0 => grp_add_patch8_fu_1085_patches_superpoints_11_address0,
        patches_superpoints_11_ce0 => grp_add_patch8_fu_1085_patches_superpoints_11_ce0,
        patches_superpoints_11_we0 => grp_add_patch8_fu_1085_patches_superpoints_11_we0,
        patches_superpoints_11_d0 => grp_add_patch8_fu_1085_patches_superpoints_11_d0,
        patches_superpoints_11_q0 => patches_superpoints_11_q0,
        patches_superpoints_12_address0 => grp_add_patch8_fu_1085_patches_superpoints_12_address0,
        patches_superpoints_12_ce0 => grp_add_patch8_fu_1085_patches_superpoints_12_ce0,
        patches_superpoints_12_we0 => grp_add_patch8_fu_1085_patches_superpoints_12_we0,
        patches_superpoints_12_d0 => grp_add_patch8_fu_1085_patches_superpoints_12_d0,
        patches_superpoints_12_q0 => patches_superpoints_12_q0,
        patches_superpoints_13_address0 => grp_add_patch8_fu_1085_patches_superpoints_13_address0,
        patches_superpoints_13_ce0 => grp_add_patch8_fu_1085_patches_superpoints_13_ce0,
        patches_superpoints_13_we0 => grp_add_patch8_fu_1085_patches_superpoints_13_we0,
        patches_superpoints_13_d0 => grp_add_patch8_fu_1085_patches_superpoints_13_d0,
        patches_superpoints_13_q0 => patches_superpoints_13_q0,
        patches_superpoints_14_address0 => grp_add_patch8_fu_1085_patches_superpoints_14_address0,
        patches_superpoints_14_ce0 => grp_add_patch8_fu_1085_patches_superpoints_14_ce0,
        patches_superpoints_14_we0 => grp_add_patch8_fu_1085_patches_superpoints_14_we0,
        patches_superpoints_14_d0 => grp_add_patch8_fu_1085_patches_superpoints_14_d0,
        patches_superpoints_14_q0 => patches_superpoints_14_q0,
        patches_superpoints_15_address0 => grp_add_patch8_fu_1085_patches_superpoints_15_address0,
        patches_superpoints_15_ce0 => grp_add_patch8_fu_1085_patches_superpoints_15_ce0,
        patches_superpoints_15_we0 => grp_add_patch8_fu_1085_patches_superpoints_15_we0,
        patches_superpoints_15_d0 => grp_add_patch8_fu_1085_patches_superpoints_15_d0,
        patches_superpoints_15_q0 => patches_superpoints_15_q0,
        patches_superpoints_16_address0 => grp_add_patch8_fu_1085_patches_superpoints_16_address0,
        patches_superpoints_16_ce0 => grp_add_patch8_fu_1085_patches_superpoints_16_ce0,
        patches_superpoints_16_we0 => grp_add_patch8_fu_1085_patches_superpoints_16_we0,
        patches_superpoints_16_d0 => grp_add_patch8_fu_1085_patches_superpoints_16_d0,
        patches_superpoints_16_q0 => patches_superpoints_16_q0,
        patches_superpoints_17_address0 => grp_add_patch8_fu_1085_patches_superpoints_17_address0,
        patches_superpoints_17_ce0 => grp_add_patch8_fu_1085_patches_superpoints_17_ce0,
        patches_superpoints_17_we0 => grp_add_patch8_fu_1085_patches_superpoints_17_we0,
        patches_superpoints_17_d0 => grp_add_patch8_fu_1085_patches_superpoints_17_d0,
        patches_superpoints_17_q0 => patches_superpoints_17_q0,
        patches_superpoints_18_address0 => grp_add_patch8_fu_1085_patches_superpoints_18_address0,
        patches_superpoints_18_ce0 => grp_add_patch8_fu_1085_patches_superpoints_18_ce0,
        patches_superpoints_18_we0 => grp_add_patch8_fu_1085_patches_superpoints_18_we0,
        patches_superpoints_18_d0 => grp_add_patch8_fu_1085_patches_superpoints_18_d0,
        patches_superpoints_18_q0 => patches_superpoints_18_q0,
        patches_superpoints_19_address0 => grp_add_patch8_fu_1085_patches_superpoints_19_address0,
        patches_superpoints_19_ce0 => grp_add_patch8_fu_1085_patches_superpoints_19_ce0,
        patches_superpoints_19_we0 => grp_add_patch8_fu_1085_patches_superpoints_19_we0,
        patches_superpoints_19_d0 => grp_add_patch8_fu_1085_patches_superpoints_19_d0,
        patches_superpoints_19_q0 => patches_superpoints_19_q0,
        patches_superpoints_20_address0 => grp_add_patch8_fu_1085_patches_superpoints_20_address0,
        patches_superpoints_20_ce0 => grp_add_patch8_fu_1085_patches_superpoints_20_ce0,
        patches_superpoints_20_we0 => grp_add_patch8_fu_1085_patches_superpoints_20_we0,
        patches_superpoints_20_d0 => grp_add_patch8_fu_1085_patches_superpoints_20_d0,
        patches_superpoints_20_q0 => patches_superpoints_20_q0,
        patches_superpoints_21_address0 => grp_add_patch8_fu_1085_patches_superpoints_21_address0,
        patches_superpoints_21_ce0 => grp_add_patch8_fu_1085_patches_superpoints_21_ce0,
        patches_superpoints_21_we0 => grp_add_patch8_fu_1085_patches_superpoints_21_we0,
        patches_superpoints_21_d0 => grp_add_patch8_fu_1085_patches_superpoints_21_d0,
        patches_superpoints_21_q0 => patches_superpoints_21_q0,
        patches_superpoints_22_address0 => grp_add_patch8_fu_1085_patches_superpoints_22_address0,
        patches_superpoints_22_ce0 => grp_add_patch8_fu_1085_patches_superpoints_22_ce0,
        patches_superpoints_22_we0 => grp_add_patch8_fu_1085_patches_superpoints_22_we0,
        patches_superpoints_22_d0 => grp_add_patch8_fu_1085_patches_superpoints_22_d0,
        patches_superpoints_22_q0 => patches_superpoints_22_q0,
        patches_superpoints_23_address0 => grp_add_patch8_fu_1085_patches_superpoints_23_address0,
        patches_superpoints_23_ce0 => grp_add_patch8_fu_1085_patches_superpoints_23_ce0,
        patches_superpoints_23_we0 => grp_add_patch8_fu_1085_patches_superpoints_23_we0,
        patches_superpoints_23_d0 => grp_add_patch8_fu_1085_patches_superpoints_23_d0,
        patches_superpoints_23_q0 => patches_superpoints_23_q0,
        patches_superpoints_24_address0 => grp_add_patch8_fu_1085_patches_superpoints_24_address0,
        patches_superpoints_24_ce0 => grp_add_patch8_fu_1085_patches_superpoints_24_ce0,
        patches_superpoints_24_we0 => grp_add_patch8_fu_1085_patches_superpoints_24_we0,
        patches_superpoints_24_d0 => grp_add_patch8_fu_1085_patches_superpoints_24_d0,
        patches_superpoints_24_q0 => patches_superpoints_24_q0,
        patches_superpoints_25_address0 => grp_add_patch8_fu_1085_patches_superpoints_25_address0,
        patches_superpoints_25_ce0 => grp_add_patch8_fu_1085_patches_superpoints_25_ce0,
        patches_superpoints_25_we0 => grp_add_patch8_fu_1085_patches_superpoints_25_we0,
        patches_superpoints_25_d0 => grp_add_patch8_fu_1085_patches_superpoints_25_d0,
        patches_superpoints_25_q0 => patches_superpoints_25_q0,
        patches_superpoints_26_address0 => grp_add_patch8_fu_1085_patches_superpoints_26_address0,
        patches_superpoints_26_ce0 => grp_add_patch8_fu_1085_patches_superpoints_26_ce0,
        patches_superpoints_26_we0 => grp_add_patch8_fu_1085_patches_superpoints_26_we0,
        patches_superpoints_26_d0 => grp_add_patch8_fu_1085_patches_superpoints_26_d0,
        patches_superpoints_26_q0 => patches_superpoints_26_q0,
        patches_superpoints_27_address0 => grp_add_patch8_fu_1085_patches_superpoints_27_address0,
        patches_superpoints_27_ce0 => grp_add_patch8_fu_1085_patches_superpoints_27_ce0,
        patches_superpoints_27_we0 => grp_add_patch8_fu_1085_patches_superpoints_27_we0,
        patches_superpoints_27_d0 => grp_add_patch8_fu_1085_patches_superpoints_27_d0,
        patches_superpoints_27_q0 => patches_superpoints_27_q0,
        patches_superpoints_28_address0 => grp_add_patch8_fu_1085_patches_superpoints_28_address0,
        patches_superpoints_28_ce0 => grp_add_patch8_fu_1085_patches_superpoints_28_ce0,
        patches_superpoints_28_we0 => grp_add_patch8_fu_1085_patches_superpoints_28_we0,
        patches_superpoints_28_d0 => grp_add_patch8_fu_1085_patches_superpoints_28_d0,
        patches_superpoints_28_q0 => patches_superpoints_28_q0,
        patches_superpoints_29_address0 => grp_add_patch8_fu_1085_patches_superpoints_29_address0,
        patches_superpoints_29_ce0 => grp_add_patch8_fu_1085_patches_superpoints_29_ce0,
        patches_superpoints_29_we0 => grp_add_patch8_fu_1085_patches_superpoints_29_we0,
        patches_superpoints_29_d0 => grp_add_patch8_fu_1085_patches_superpoints_29_d0,
        patches_superpoints_29_q0 => patches_superpoints_29_q0,
        patches_superpoints_30_address0 => grp_add_patch8_fu_1085_patches_superpoints_30_address0,
        patches_superpoints_30_ce0 => grp_add_patch8_fu_1085_patches_superpoints_30_ce0,
        patches_superpoints_30_we0 => grp_add_patch8_fu_1085_patches_superpoints_30_we0,
        patches_superpoints_30_d0 => grp_add_patch8_fu_1085_patches_superpoints_30_d0,
        patches_superpoints_30_q0 => patches_superpoints_30_q0,
        patches_superpoints_31_address0 => grp_add_patch8_fu_1085_patches_superpoints_31_address0,
        patches_superpoints_31_ce0 => grp_add_patch8_fu_1085_patches_superpoints_31_ce0,
        patches_superpoints_31_we0 => grp_add_patch8_fu_1085_patches_superpoints_31_we0,
        patches_superpoints_31_d0 => grp_add_patch8_fu_1085_patches_superpoints_31_d0,
        patches_superpoints_31_q0 => patches_superpoints_31_q0,
        patches_parameters_0_address0 => grp_add_patch8_fu_1085_patches_parameters_0_address0,
        patches_parameters_0_ce0 => grp_add_patch8_fu_1085_patches_parameters_0_ce0,
        patches_parameters_0_we0 => grp_add_patch8_fu_1085_patches_parameters_0_we0,
        patches_parameters_0_d0 => grp_add_patch8_fu_1085_patches_parameters_0_d0,
        patches_parameters_0_q0 => patches_parameters_0_q0,
        patches_parameters_1_address0 => grp_add_patch8_fu_1085_patches_parameters_1_address0,
        patches_parameters_1_ce0 => grp_add_patch8_fu_1085_patches_parameters_1_ce0,
        patches_parameters_1_we0 => grp_add_patch8_fu_1085_patches_parameters_1_we0,
        patches_parameters_1_d0 => grp_add_patch8_fu_1085_patches_parameters_1_d0,
        patches_parameters_1_q0 => patches_parameters_1_q0,
        patches_parameters_2_address0 => grp_add_patch8_fu_1085_patches_parameters_2_address0,
        patches_parameters_2_ce0 => grp_add_patch8_fu_1085_patches_parameters_2_ce0,
        patches_parameters_2_we0 => grp_add_patch8_fu_1085_patches_parameters_2_we0,
        patches_parameters_2_d0 => grp_add_patch8_fu_1085_patches_parameters_2_d0,
        patches_parameters_2_q0 => patches_parameters_2_q0,
        patches_parameters_3_address0 => grp_add_patch8_fu_1085_patches_parameters_3_address0,
        patches_parameters_3_ce0 => grp_add_patch8_fu_1085_patches_parameters_3_ce0,
        patches_parameters_3_we0 => grp_add_patch8_fu_1085_patches_parameters_3_we0,
        patches_parameters_3_d0 => grp_add_patch8_fu_1085_patches_parameters_3_d0,
        patches_parameters_3_q0 => patches_parameters_3_q0,
        patches_parameters_4_address0 => grp_add_patch8_fu_1085_patches_parameters_4_address0,
        patches_parameters_4_ce0 => grp_add_patch8_fu_1085_patches_parameters_4_ce0,
        patches_parameters_4_we0 => grp_add_patch8_fu_1085_patches_parameters_4_we0,
        patches_parameters_4_d0 => grp_add_patch8_fu_1085_patches_parameters_4_d0,
        patches_parameters_4_q0 => patches_parameters_4_q0,
        patches_parameters_5_address0 => grp_add_patch8_fu_1085_patches_parameters_5_address0,
        patches_parameters_5_ce0 => grp_add_patch8_fu_1085_patches_parameters_5_ce0,
        patches_parameters_5_we0 => grp_add_patch8_fu_1085_patches_parameters_5_we0,
        patches_parameters_5_d0 => grp_add_patch8_fu_1085_patches_parameters_5_d0,
        patches_parameters_5_q0 => patches_parameters_5_q0,
        patches_parameters_6_address0 => grp_add_patch8_fu_1085_patches_parameters_6_address0,
        patches_parameters_6_ce0 => grp_add_patch8_fu_1085_patches_parameters_6_ce0,
        patches_parameters_6_we0 => grp_add_patch8_fu_1085_patches_parameters_6_we0,
        patches_parameters_6_d0 => grp_add_patch8_fu_1085_patches_parameters_6_d0,
        patches_parameters_6_q0 => patches_parameters_6_q0,
        patches_parameters_7_address0 => grp_add_patch8_fu_1085_patches_parameters_7_address0,
        patches_parameters_7_ce0 => grp_add_patch8_fu_1085_patches_parameters_7_ce0,
        patches_parameters_7_we0 => grp_add_patch8_fu_1085_patches_parameters_7_we0,
        patches_parameters_7_d0 => grp_add_patch8_fu_1085_patches_parameters_7_d0,
        patches_parameters_7_q0 => patches_parameters_7_q0,
        patches_parameters_8_address0 => grp_add_patch8_fu_1085_patches_parameters_8_address0,
        patches_parameters_8_ce0 => grp_add_patch8_fu_1085_patches_parameters_8_ce0,
        patches_parameters_8_we0 => grp_add_patch8_fu_1085_patches_parameters_8_we0,
        patches_parameters_8_d0 => grp_add_patch8_fu_1085_patches_parameters_8_d0,
        patches_parameters_8_q0 => patches_parameters_8_q0,
        patches_parameters_9_address0 => grp_add_patch8_fu_1085_patches_parameters_9_address0,
        patches_parameters_9_ce0 => grp_add_patch8_fu_1085_patches_parameters_9_ce0,
        patches_parameters_9_we0 => grp_add_patch8_fu_1085_patches_parameters_9_we0,
        patches_parameters_9_d0 => grp_add_patch8_fu_1085_patches_parameters_9_d0,
        patches_parameters_9_q0 => patches_parameters_9_q0,
        patches_parameters_10_address0 => grp_add_patch8_fu_1085_patches_parameters_10_address0,
        patches_parameters_10_ce0 => grp_add_patch8_fu_1085_patches_parameters_10_ce0,
        patches_parameters_10_we0 => grp_add_patch8_fu_1085_patches_parameters_10_we0,
        patches_parameters_10_d0 => grp_add_patch8_fu_1085_patches_parameters_10_d0,
        patches_parameters_10_q0 => patches_parameters_10_q0,
        patches_parameters_11_address0 => grp_add_patch8_fu_1085_patches_parameters_11_address0,
        patches_parameters_11_ce0 => grp_add_patch8_fu_1085_patches_parameters_11_ce0,
        patches_parameters_11_we0 => grp_add_patch8_fu_1085_patches_parameters_11_we0,
        patches_parameters_11_d0 => grp_add_patch8_fu_1085_patches_parameters_11_d0,
        patches_parameters_11_q0 => patches_parameters_11_q0,
        patches_parameters_12_address0 => grp_add_patch8_fu_1085_patches_parameters_12_address0,
        patches_parameters_12_ce0 => grp_add_patch8_fu_1085_patches_parameters_12_ce0,
        patches_parameters_12_we0 => grp_add_patch8_fu_1085_patches_parameters_12_we0,
        patches_parameters_12_d0 => grp_add_patch8_fu_1085_patches_parameters_12_d0,
        patches_parameters_12_q0 => patches_parameters_12_q0,
        patches_parameters_13_address0 => grp_add_patch8_fu_1085_patches_parameters_13_address0,
        patches_parameters_13_ce0 => grp_add_patch8_fu_1085_patches_parameters_13_ce0,
        patches_parameters_13_we0 => grp_add_patch8_fu_1085_patches_parameters_13_we0,
        patches_parameters_13_d0 => grp_add_patch8_fu_1085_patches_parameters_13_d0,
        patches_parameters_13_q0 => patches_parameters_13_q0,
        patches_parameters_14_address0 => grp_add_patch8_fu_1085_patches_parameters_14_address0,
        patches_parameters_14_ce0 => grp_add_patch8_fu_1085_patches_parameters_14_ce0,
        patches_parameters_14_we0 => grp_add_patch8_fu_1085_patches_parameters_14_we0,
        patches_parameters_14_d0 => grp_add_patch8_fu_1085_patches_parameters_14_d0,
        patches_parameters_14_q0 => patches_parameters_14_q0,
        patches_parameters_15_address0 => grp_add_patch8_fu_1085_patches_parameters_15_address0,
        patches_parameters_15_ce0 => grp_add_patch8_fu_1085_patches_parameters_15_ce0,
        patches_parameters_15_we0 => grp_add_patch8_fu_1085_patches_parameters_15_we0,
        patches_parameters_15_d0 => grp_add_patch8_fu_1085_patches_parameters_15_d0,
        patches_parameters_15_q0 => patches_parameters_15_q0,
        patches_parameters_16_address0 => grp_add_patch8_fu_1085_patches_parameters_16_address0,
        patches_parameters_16_ce0 => grp_add_patch8_fu_1085_patches_parameters_16_ce0,
        patches_parameters_16_we0 => grp_add_patch8_fu_1085_patches_parameters_16_we0,
        patches_parameters_16_d0 => grp_add_patch8_fu_1085_patches_parameters_16_d0,
        patches_parameters_16_q0 => patches_parameters_16_q0,
        patches_parameters_17_address0 => grp_add_patch8_fu_1085_patches_parameters_17_address0,
        patches_parameters_17_ce0 => grp_add_patch8_fu_1085_patches_parameters_17_ce0,
        patches_parameters_17_we0 => grp_add_patch8_fu_1085_patches_parameters_17_we0,
        patches_parameters_17_d0 => grp_add_patch8_fu_1085_patches_parameters_17_d0,
        patches_parameters_17_q0 => patches_parameters_17_q0,
        patches_parameters_18_address0 => grp_add_patch8_fu_1085_patches_parameters_18_address0,
        patches_parameters_18_ce0 => grp_add_patch8_fu_1085_patches_parameters_18_ce0,
        patches_parameters_18_we0 => grp_add_patch8_fu_1085_patches_parameters_18_we0,
        patches_parameters_18_d0 => grp_add_patch8_fu_1085_patches_parameters_18_d0,
        patches_parameters_18_q0 => patches_parameters_18_q0,
        patches_parameters_19_address0 => grp_add_patch8_fu_1085_patches_parameters_19_address0,
        patches_parameters_19_ce0 => grp_add_patch8_fu_1085_patches_parameters_19_ce0,
        patches_parameters_19_we0 => grp_add_patch8_fu_1085_patches_parameters_19_we0,
        patches_parameters_19_d0 => grp_add_patch8_fu_1085_patches_parameters_19_d0,
        patches_parameters_19_q0 => patches_parameters_19_q0,
        patches_parameters_20_address0 => grp_add_patch8_fu_1085_patches_parameters_20_address0,
        patches_parameters_20_ce0 => grp_add_patch8_fu_1085_patches_parameters_20_ce0,
        patches_parameters_20_we0 => grp_add_patch8_fu_1085_patches_parameters_20_we0,
        patches_parameters_20_d0 => grp_add_patch8_fu_1085_patches_parameters_20_d0,
        patches_parameters_20_q0 => patches_parameters_20_q0,
        patches_parameters_21_address0 => grp_add_patch8_fu_1085_patches_parameters_21_address0,
        patches_parameters_21_ce0 => grp_add_patch8_fu_1085_patches_parameters_21_ce0,
        patches_parameters_21_we0 => grp_add_patch8_fu_1085_patches_parameters_21_we0,
        patches_parameters_21_d0 => grp_add_patch8_fu_1085_patches_parameters_21_d0,
        patches_parameters_21_q0 => patches_parameters_21_q0,
        patches_parameters_22_address0 => grp_add_patch8_fu_1085_patches_parameters_22_address0,
        patches_parameters_22_ce0 => grp_add_patch8_fu_1085_patches_parameters_22_ce0,
        patches_parameters_22_we0 => grp_add_patch8_fu_1085_patches_parameters_22_we0,
        patches_parameters_22_d0 => grp_add_patch8_fu_1085_patches_parameters_22_d0,
        patches_parameters_22_q0 => patches_parameters_22_q0,
        patches_parameters_23_address0 => grp_add_patch8_fu_1085_patches_parameters_23_address0,
        patches_parameters_23_ce0 => grp_add_patch8_fu_1085_patches_parameters_23_ce0,
        patches_parameters_23_we0 => grp_add_patch8_fu_1085_patches_parameters_23_we0,
        patches_parameters_23_d0 => grp_add_patch8_fu_1085_patches_parameters_23_d0,
        patches_parameters_23_q0 => patches_parameters_23_q0,
        patches_parameters_24_address0 => grp_add_patch8_fu_1085_patches_parameters_24_address0,
        patches_parameters_24_ce0 => grp_add_patch8_fu_1085_patches_parameters_24_ce0,
        patches_parameters_24_we0 => grp_add_patch8_fu_1085_patches_parameters_24_we0,
        patches_parameters_24_d0 => grp_add_patch8_fu_1085_patches_parameters_24_d0,
        patches_parameters_24_q0 => patches_parameters_24_q0,
        patches_parameters_25_address0 => grp_add_patch8_fu_1085_patches_parameters_25_address0,
        patches_parameters_25_ce0 => grp_add_patch8_fu_1085_patches_parameters_25_ce0,
        patches_parameters_25_we0 => grp_add_patch8_fu_1085_patches_parameters_25_we0,
        patches_parameters_25_d0 => grp_add_patch8_fu_1085_patches_parameters_25_d0,
        patches_parameters_25_q0 => patches_parameters_25_q0,
        patches_parameters_26_address0 => grp_add_patch8_fu_1085_patches_parameters_26_address0,
        patches_parameters_26_ce0 => grp_add_patch8_fu_1085_patches_parameters_26_ce0,
        patches_parameters_26_we0 => grp_add_patch8_fu_1085_patches_parameters_26_we0,
        patches_parameters_26_d0 => grp_add_patch8_fu_1085_patches_parameters_26_d0,
        patches_parameters_26_q0 => patches_parameters_26_q0,
        patches_parameters_27_address0 => grp_add_patch8_fu_1085_patches_parameters_27_address0,
        patches_parameters_27_ce0 => grp_add_patch8_fu_1085_patches_parameters_27_ce0,
        patches_parameters_27_we0 => grp_add_patch8_fu_1085_patches_parameters_27_we0,
        patches_parameters_27_d0 => grp_add_patch8_fu_1085_patches_parameters_27_d0,
        patches_parameters_27_q0 => patches_parameters_27_q0,
        patches_parameters_28_address0 => grp_add_patch8_fu_1085_patches_parameters_28_address0,
        patches_parameters_28_ce0 => grp_add_patch8_fu_1085_patches_parameters_28_ce0,
        patches_parameters_28_we0 => grp_add_patch8_fu_1085_patches_parameters_28_we0,
        patches_parameters_28_d0 => grp_add_patch8_fu_1085_patches_parameters_28_d0,
        patches_parameters_28_q0 => patches_parameters_28_q0,
        patches_parameters_29_address0 => grp_add_patch8_fu_1085_patches_parameters_29_address0,
        patches_parameters_29_ce0 => grp_add_patch8_fu_1085_patches_parameters_29_ce0,
        patches_parameters_29_we0 => grp_add_patch8_fu_1085_patches_parameters_29_we0,
        patches_parameters_29_d0 => grp_add_patch8_fu_1085_patches_parameters_29_d0,
        patches_parameters_29_q0 => patches_parameters_29_q0,
        patches_parameters_30_address0 => grp_add_patch8_fu_1085_patches_parameters_30_address0,
        patches_parameters_30_ce0 => grp_add_patch8_fu_1085_patches_parameters_30_ce0,
        patches_parameters_30_we0 => grp_add_patch8_fu_1085_patches_parameters_30_we0,
        patches_parameters_30_d0 => grp_add_patch8_fu_1085_patches_parameters_30_d0,
        patches_parameters_30_q0 => patches_parameters_30_q0,
        patches_parameters_31_address0 => grp_add_patch8_fu_1085_patches_parameters_31_address0,
        patches_parameters_31_ce0 => grp_add_patch8_fu_1085_patches_parameters_31_ce0,
        patches_parameters_31_we0 => grp_add_patch8_fu_1085_patches_parameters_31_we0,
        patches_parameters_31_d0 => grp_add_patch8_fu_1085_patches_parameters_31_d0,
        patches_parameters_31_q0 => patches_parameters_31_q0,
        wp_superpoints_address0 => grp_add_patch8_fu_1085_wp_superpoints_address0,
        wp_superpoints_ce0 => grp_add_patch8_fu_1085_wp_superpoints_ce0,
        wp_superpoints_q0 => NPpatches_superpoints_0_q0,
        wp_superpoints_address1 => grp_add_patch8_fu_1085_wp_superpoints_address1,
        wp_superpoints_ce1 => grp_add_patch8_fu_1085_wp_superpoints_ce1,
        wp_superpoints_q1 => NPpatches_superpoints_0_q1,
        wp_superpoints1_address0 => grp_add_patch8_fu_1085_wp_superpoints1_address0,
        wp_superpoints1_ce0 => grp_add_patch8_fu_1085_wp_superpoints1_ce0,
        wp_superpoints1_q0 => NPpatches_superpoints_1_q0,
        wp_superpoints1_address1 => grp_add_patch8_fu_1085_wp_superpoints1_address1,
        wp_superpoints1_ce1 => grp_add_patch8_fu_1085_wp_superpoints1_ce1,
        wp_superpoints1_q1 => NPpatches_superpoints_1_q1,
        wp_superpoints2_address0 => grp_add_patch8_fu_1085_wp_superpoints2_address0,
        wp_superpoints2_ce0 => grp_add_patch8_fu_1085_wp_superpoints2_ce0,
        wp_superpoints2_q0 => NPpatches_superpoints_2_q0,
        wp_superpoints2_address1 => grp_add_patch8_fu_1085_wp_superpoints2_address1,
        wp_superpoints2_ce1 => grp_add_patch8_fu_1085_wp_superpoints2_ce1,
        wp_superpoints2_q1 => NPpatches_superpoints_2_q1,
        wp_superpoints3_address0 => grp_add_patch8_fu_1085_wp_superpoints3_address0,
        wp_superpoints3_ce0 => grp_add_patch8_fu_1085_wp_superpoints3_ce0,
        wp_superpoints3_q0 => NPpatches_superpoints_3_q0,
        wp_superpoints3_address1 => grp_add_patch8_fu_1085_wp_superpoints3_address1,
        wp_superpoints3_ce1 => grp_add_patch8_fu_1085_wp_superpoints3_ce1,
        wp_superpoints3_q1 => NPpatches_superpoints_3_q1,
        wp_superpoints4_address0 => grp_add_patch8_fu_1085_wp_superpoints4_address0,
        wp_superpoints4_ce0 => grp_add_patch8_fu_1085_wp_superpoints4_ce0,
        wp_superpoints4_q0 => NPpatches_superpoints_4_q0,
        wp_superpoints4_address1 => grp_add_patch8_fu_1085_wp_superpoints4_address1,
        wp_superpoints4_ce1 => grp_add_patch8_fu_1085_wp_superpoints4_ce1,
        wp_superpoints4_q1 => NPpatches_superpoints_4_q1,
        wp_parameters_address0 => grp_add_patch8_fu_1085_wp_parameters_address0,
        wp_parameters_ce0 => grp_add_patch8_fu_1085_wp_parameters_ce0,
        wp_parameters_q0 => NPpatches_parameters_0_q0,
        wp_parameters5_address0 => grp_add_patch8_fu_1085_wp_parameters5_address0,
        wp_parameters5_ce0 => grp_add_patch8_fu_1085_wp_parameters5_ce0,
        wp_parameters5_q0 => NPpatches_parameters_137_q0,
        wp_parameters6_address0 => grp_add_patch8_fu_1085_wp_parameters6_address0,
        wp_parameters6_ce0 => grp_add_patch8_fu_1085_wp_parameters6_ce0,
        wp_parameters6_q0 => NPpatches_parameters_238_q0,
        wp_parameters7_address0 => grp_add_patch8_fu_1085_wp_parameters7_address0,
        wp_parameters7_ce0 => grp_add_patch8_fu_1085_wp_parameters7_ce0,
        wp_parameters7_q0 => NPpatches_parameters_339_q0,
        wp_parameters8_address0 => grp_add_patch8_fu_1085_wp_parameters8_address0,
        wp_parameters8_ce0 => grp_add_patch8_fu_1085_wp_parameters8_ce0,
        wp_parameters8_q0 => NPpatches_parameters_4_q0);

    grp_get_acceptanceCorners_fu_1261 : component makePatches_ShadowQuilt_fromEdges_get_acceptanceCorners
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_get_acceptanceCorners_fu_1261_ap_start,
        ap_done => grp_get_acceptanceCorners_fu_1261_ap_done,
        ap_idle => grp_get_acceptanceCorners_fu_1261_ap_idle,
        ap_ready => grp_get_acceptanceCorners_fu_1261_ap_ready,
        wp_parameters_address0 => grp_get_acceptanceCorners_fu_1261_wp_parameters_address0,
        wp_parameters_ce0 => grp_get_acceptanceCorners_fu_1261_wp_parameters_ce0,
        wp_parameters_q0 => NPpatches_parameters_0_q0,
        wp_parameters_address1 => grp_get_acceptanceCorners_fu_1261_wp_parameters_address1,
        wp_parameters_ce1 => grp_get_acceptanceCorners_fu_1261_wp_parameters_ce1,
        wp_parameters_q1 => NPpatches_parameters_0_q1,
        wp_parameters2_address0 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_address0,
        wp_parameters2_ce0 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce0,
        wp_parameters2_we0 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_we0,
        wp_parameters2_d0 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_d0,
        wp_parameters2_address1 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_address1,
        wp_parameters2_ce1 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce1,
        wp_parameters2_we1 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_we1,
        wp_parameters2_d1 => grp_get_acceptanceCorners_fu_1261_wp_parameters2_d1,
        wp_parameters3_address0 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_address0,
        wp_parameters3_ce0 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce0,
        wp_parameters3_we0 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_we0,
        wp_parameters3_d0 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_d0,
        wp_parameters3_address1 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_address1,
        wp_parameters3_ce1 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce1,
        wp_parameters3_we1 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_we1,
        wp_parameters3_d1 => grp_get_acceptanceCorners_fu_1261_wp_parameters3_d1,
        wp_parameters4_address0 => grp_get_acceptanceCorners_fu_1261_wp_parameters4_address0,
        wp_parameters4_ce0 => grp_get_acceptanceCorners_fu_1261_wp_parameters4_ce0,
        wp_parameters4_q0 => NPpatches_parameters_4_q0);

    mul_64ns_7ns_70_1_1_U143 : component makePatches_ShadowQuilt_fromEdges_mul_64ns_7ns_70_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 7,
        dout_WIDTH => 70)
    port map (
        din0 => mul_ln1103_fu_1745_p0,
        din1 => mul_ln1103_fu_1745_p1,
        dout => mul_ln1103_fu_1745_p2);

    mux_53_64_1_1_U144 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => init_patch_0_q0,
        din1 => init_patch_1_q0,
        din2 => init_patch_2_q0,
        din3 => init_patch_3_q0,
        din4 => init_patch_4_q0,
        din5 => trunc_ln80_reg_2404,
        dout => tmp_fu_1906_p7);

    mux_53_64_1_1_U145 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => NPpatches_superpoints_0_load_3_reg_2486,
        din1 => NPpatches_superpoints_1_load_3_reg_2523,
        din2 => NPpatches_superpoints_2_load_3_reg_2528,
        din3 => NPpatches_superpoints_3_load_3_reg_2533,
        din4 => NPpatches_superpoints_4_load_3_reg_2538,
        din5 => trunc_ln48_reg_2547,
        dout => z_j_max_fu_2066_p7);

    mux_53_64_1_1_U146 : component makePatches_ShadowQuilt_fromEdges_mux_53_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        din2_WIDTH => 64,
        din3_WIDTH => 64,
        din4_WIDTH => 64,
        din5_WIDTH => 3,
        dout_WIDTH => 64)
    port map (
        din0 => NPpatches_superpoints_0_load_reg_2481,
        din1 => NPpatches_superpoints_1_load_reg_2503,
        din2 => NPpatches_superpoints_2_load_reg_2508,
        din3 => NPpatches_superpoints_3_load_reg_2513,
        din4 => NPpatches_superpoints_4_load_reg_2518,
        din5 => trunc_ln48_reg_2547,
        dout => z_j_min_fu_2148_p7);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state10))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state10);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state14) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                    ap_enable_reg_pp4_iter3 <= ap_enable_reg_pp4_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                    ap_enable_reg_pp4_iter4 <= ap_enable_reg_pp4_iter3;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp4_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_add_patch8_fu_1085_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_add_patch8_fu_1085_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    grp_add_patch8_fu_1085_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_add_patch8_fu_1085_ap_ready = ap_const_logic_1)) then 
                    grp_add_patch8_fu_1085_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_get_acceptanceCorners_fu_1261_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_get_acceptanceCorners_fu_1261_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_get_acceptanceCorners_fu_1261_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_get_acceptanceCorners_fu_1261_ap_ready = ap_const_logic_1)) then 
                    grp_get_acceptanceCorners_fu_1261_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_makeSuperPoint_alignedToLine_fu_1057_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_makeSuperPoint_alignedToLine_fu_1057_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_makeSuperPoint_alignedToLine_fu_1057_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_makeSuperPoint_alignedToLine_fu_1057_ap_ready = ap_const_logic_1)) then 
                    grp_makeSuperPoint_alignedToLine_fu_1057_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_fu_2001_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_fu_2001_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_ready = ap_const_logic_1)) then 
                    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    a_6_reg_1023_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln80_reg_2395 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                a_6_reg_1023 <= select_ln83_5_reg_2409;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                a_6_reg_1023 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    a_reg_802_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                a_reg_802 <= select_ln1053_3_fu_1321_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                a_reg_802 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    b_10_reg_946_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                b_10_reg_946 <= ap_const_lv3_0;
            elsif (((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                b_10_reg_946 <= select_ln1090_3_fu_1635_p3;
            end if; 
        end if;
    end process;

    b_11_reg_1034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_1757_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                b_11_reg_1034 <= add_ln85_fu_1886_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                b_11_reg_1034 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    b_9_reg_891_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                b_9_reg_891 <= ap_const_lv3_0;
            elsif (((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                b_9_reg_891 <= select_ln1078_3_fu_1488_p3;
            end if; 
        end if;
    end process;

    b_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                b_reg_824 <= select_ln1055_5_fu_1349_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                b_reg_824 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    c_7_reg_913_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c_7_reg_913 <= ap_const_lv5_0;
            elsif (((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                c_7_reg_913 <= select_ln1080_5_fu_1516_p3;
            end if; 
        end if;
    end process;

    c_8_reg_968_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                c_8_reg_968 <= ap_const_lv3_0;
            elsif (((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                c_8_reg_968 <= select_ln1092_5_fu_1663_p3;
            end if; 
        end if;
    end process;

    c_reg_835_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c_reg_835 <= add_ln1057_fu_1398_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c_reg_835 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    d_6_reg_979_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                d_6_reg_979 <= ap_const_lv3_0;
            elsif (((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                d_6_reg_979 <= add_ln1094_fu_1717_p2;
            end if; 
        end if;
    end process;

    d_reg_924_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                d_reg_924 <= ap_const_lv2_0;
            elsif (((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                d_reg_924 <= add_ln1082_fu_1565_p2;
            end if; 
        end if;
    end process;

    empty_119_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                empty_119_fu_368 <= ap_const_lv64_0;
            elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln57_reg_2553 = ap_const_lv1_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
                empty_119_fu_368 <= add_ln66_fu_2136_p2;
            end if; 
        end if;
    end process;

    i_013_reg_868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_013_reg_868 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_makeSuperPoint_alignedToLine_fu_1057_ap_done = ap_const_logic_1))) then 
                i_013_reg_868 <= i_reg_2305;
            end if; 
        end if;
    end process;

    i_18_reg_1001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln80_reg_2395 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                i_18_reg_1001 <= select_ln80_3_reg_2399;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                i_18_reg_1001 <= ap_const_lv64_0;
            end if; 
        end if;
    end process;

    i_21_reg_1045_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                i_21_reg_1045 <= ap_const_lv31_1;
            elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                i_21_reg_1045 <= j_reg_2562;
            end if; 
        end if;
    end process;

    indvar_flatten13_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten13_reg_791 <= add_ln1053_3_fu_1271_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten13_reg_791 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    indvar_flatten21_reg_902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                indvar_flatten21_reg_902 <= ap_const_lv7_0;
            elsif (((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                indvar_flatten21_reg_902 <= select_ln1080_6_fu_1577_p3;
            end if; 
        end if;
    end process;

    indvar_flatten35_reg_880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                indvar_flatten35_reg_880 <= ap_const_lv8_0;
            elsif (((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                indvar_flatten35_reg_880 <= add_ln1078_3_fu_1438_p2;
            end if; 
        end if;
    end process;

    indvar_flatten43_reg_957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                indvar_flatten43_reg_957 <= ap_const_lv6_0;
            elsif (((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten43_reg_957 <= select_ln1092_6_fu_1729_p3;
            end if; 
        end if;
    end process;

    indvar_flatten57_reg_935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                indvar_flatten57_reg_935 <= ap_const_lv7_0;
            elsif (((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                indvar_flatten57_reg_935 <= add_ln1090_3_fu_1585_p2;
            end if; 
        end if;
    end process;

    indvar_flatten65_reg_1012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_1757_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten65_reg_1012 <= select_ln83_6_fu_1898_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvar_flatten65_reg_1012 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    indvar_flatten79_reg_990_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_1757_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                indvar_flatten79_reg_990 <= add_ln80_fu_1751_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                indvar_flatten79_reg_990 <= ap_const_lv70_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_813_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                indvar_flatten_reg_813 <= select_ln1055_6_fu_1410_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_813 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    ppl_0_reg_858_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                ppl_0_reg_858 <= p_read;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_makeSuperPoint_alignedToLine_fu_1057_ap_done = ap_const_logic_1))) then 
                ppl_0_reg_858 <= grp_makeSuperPoint_alignedToLine_fu_1057_ap_return_0;
            end if; 
        end if;
    end process;

    superpoint_count_assign_reg_846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                superpoint_count_assign_reg_846 <= ap_const_lv32_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_makeSuperPoint_alignedToLine_fu_1057_ap_done = ap_const_logic_1))) then 
                superpoint_count_assign_reg_846 <= grp_makeSuperPoint_alignedToLine_fu_1057_ap_return_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_1757_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                NPpatches_superpoints_0_addr_9_reg_2439 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
                NPpatches_superpoints_1_addr_3_reg_2444 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
                NPpatches_superpoints_2_addr_3_reg_2449 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
                NPpatches_superpoints_3_addr_3_reg_2454 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
                NPpatches_superpoints_4_addr_3_reg_2459 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
                trunc_ln80_reg_2404 <= trunc_ln80_fu_1790_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                NPpatches_superpoints_0_load_3_reg_2486 <= NPpatches_superpoints_0_q0;
                NPpatches_superpoints_0_load_reg_2481 <= NPpatches_superpoints_0_q1;
                NPpatches_superpoints_1_load_3_reg_2523 <= NPpatches_superpoints_1_q0;
                NPpatches_superpoints_1_load_reg_2503 <= NPpatches_superpoints_1_q1;
                NPpatches_superpoints_2_load_3_reg_2528 <= NPpatches_superpoints_2_q0;
                NPpatches_superpoints_2_load_reg_2508 <= NPpatches_superpoints_2_q1;
                NPpatches_superpoints_3_load_3_reg_2533 <= NPpatches_superpoints_3_q0;
                NPpatches_superpoints_3_load_reg_2513 <= NPpatches_superpoints_3_q1;
                NPpatches_superpoints_4_load_3_reg_2538 <= NPpatches_superpoints_4_q0;
                NPpatches_superpoints_4_load_reg_2518 <= NPpatches_superpoints_4_q1;
                sext_ln29_reg_2497 <= sext_ln29_fu_1993_p1;
                sext_ln31_reg_2491 <= sext_ln31_fu_1981_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (icmp_ln44_reg_2543_pp4_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                c_9_reg_2580 <= grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_dout0;
                d_5_reg_2585 <= grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_reg_2305 <= i_fu_1418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln44_reg_2543 <= icmp_ln44_fu_2001_p2;
                icmp_ln44_reg_2543_pp4_iter1_reg <= icmp_ln44_reg_2543;
                icmp_ln44_reg_2543_pp4_iter2_reg <= icmp_ln44_reg_2543_pp4_iter1_reg;
                icmp_ln44_reg_2543_pp4_iter3_reg <= icmp_ln44_reg_2543_pp4_iter2_reg;
                icmp_ln44_reg_2543_pp4_iter4_reg <= icmp_ln44_reg_2543_pp4_iter3_reg;
                icmp_ln57_reg_2553_pp4_iter1_reg <= icmp_ln57_reg_2553;
                icmp_ln57_reg_2553_pp4_iter2_reg <= icmp_ln57_reg_2553_pp4_iter1_reg;
                icmp_ln57_reg_2553_pp4_iter3_reg <= icmp_ln57_reg_2553_pp4_iter2_reg;
                icmp_ln57_reg_2553_pp4_iter4_reg <= icmp_ln57_reg_2553_pp4_iter3_reg;
                    sub_ln59_reg_2557_pp4_iter1_reg(4 downto 1) <= sub_ln59_reg_2557(4 downto 1);
                    sub_ln59_reg_2557_pp4_iter2_reg(4 downto 1) <= sub_ln59_reg_2557_pp4_iter1_reg(4 downto 1);
                    sub_ln59_reg_2557_pp4_iter3_reg(4 downto 1) <= sub_ln59_reg_2557_pp4_iter2_reg(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln44_fu_2001_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                icmp_ln57_reg_2553 <= icmp_ln57_fu_2024_p2;
                trunc_ln48_reg_2547 <= trunc_ln48_fu_2010_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln80_reg_2395 <= icmp_ln80_fu_1757_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                j_reg_2562 <= j_fu_2060_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                mul_ln1103_reg_2385 <= mul_ln1103_fu_1745_p2;
                sext_ln1103_reg_2380 <= sext_ln1103_fu_1737_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_1757_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                select_ln80_3_reg_2399 <= select_ln80_3_fu_1782_p3;
                select_ln83_5_reg_2409 <= select_ln83_5_fu_1832_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_fu_2024_p2 = ap_const_lv1_1) and (icmp_ln44_fu_2001_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    sub_ln59_reg_2557(4 downto 1) <= sub_ln59_fu_2054_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_reg_2553 = ap_const_lv1_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                    sub_ln60_reg_2573(4 downto 1) <= sub_ln60_fu_2108_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                    sub_ln60_reg_2573_pp4_iter1_reg(4 downto 1) <= sub_ln60_reg_2573(4 downto 1);
                    sub_ln60_reg_2573_pp4_iter2_reg(4 downto 1) <= sub_ln60_reg_2573_pp4_iter1_reg(4 downto 1);
                    sub_ln60_reg_2573_pp4_iter3_reg(4 downto 1) <= sub_ln60_reg_2573_pp4_iter2_reg(4 downto 1);
                    sub_ln60_reg_2573_pp4_iter4_reg(4 downto 1) <= sub_ln60_reg_2573_pp4_iter3_reg(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then
                    zext_ln51_reg_2567(30 downto 0) <= zext_ln51_fu_2078_p1(30 downto 0);
            end if;
        end if;
    end process;
    sub_ln59_reg_2557(0) <= '0';
    sub_ln59_reg_2557_pp4_iter1_reg(0) <= '0';
    sub_ln59_reg_2557_pp4_iter2_reg(0) <= '0';
    sub_ln59_reg_2557_pp4_iter3_reg(0) <= '0';
    zext_ln51_reg_2567(31) <= '0';
    sub_ln60_reg_2573(0) <= '0';
    sub_ln60_reg_2573_pp4_iter1_reg(0) <= '0';
    sub_ln60_reg_2573_pp4_iter2_reg(0) <= '0';
    sub_ln60_reg_2573_pp4_iter3_reg(0) <= '0';
    sub_ln60_reg_2573_pp4_iter4_reg(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln1053_fu_1277_p2, ap_CS_fsm_state4, icmp_ln1071_fu_1424_p2, ap_CS_fsm_state5, ap_CS_fsm_state6, icmp_ln1078_fu_1444_p2, ap_CS_fsm_state8, icmp_ln1090_fu_1591_p2, ap_enable_reg_pp3_iter0, icmp_ln80_fu_1757_p2, icmp_ln44_fu_2001_p2, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter4, ap_CS_fsm_state30, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, ap_enable_reg_pp4_iter1, ap_block_pp4_stage2_subdone, ap_CS_fsm_pp4_stage2, ap_enable_reg_pp4_iter3, grp_makeSuperPoint_alignedToLine_fu_1057_ap_done, grp_add_patch8_fu_1085_ap_done, grp_get_acceptanceCorners_fu_1261_ap_done, ap_CS_fsm_state32, ap_block_pp4_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln1071_fu_1424_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_makeSuperPoint_alignedToLine_fu_1057_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((icmp_ln80_fu_1757_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((icmp_ln80_fu_1757_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_fu_2001_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                elsif (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_fu_2001_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_pp4_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp4_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage1;
                end if;
            when ap_ST_fsm_pp4_stage2 => 
                if ((not(((ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage2;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (grp_get_acceptanceCorners_fu_1261_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_add_patch8_fu_1085_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    GDarray_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_GDarray_address0;
    GDarray_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_GDarray_ce0;
    GDn_points_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_GDn_points_address0;
    GDn_points_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_GDn_points_ce0;

    NPpatches_parameters_0_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter4, ap_CS_fsm_state30, ap_CS_fsm_pp4_stage2, grp_add_patch8_fu_1085_wp_parameters_address0, grp_get_acceptanceCorners_fu_1261_wp_parameters_address0, ap_block_pp4_stage0, ap_CS_fsm_state32, ap_block_pp4_stage1, ap_block_pp4_stage2, zext_ln1096_6_fu_1711_p1, zext_ln63_fu_2120_p1, zext_ln60_3_fu_2169_p1, zext_ln61_fu_2179_p1)
    begin
        if (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            NPpatches_parameters_0_address0 <= zext_ln61_fu_2179_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            NPpatches_parameters_0_address0 <= zext_ln60_3_fu_2169_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            NPpatches_parameters_0_address0 <= zext_ln63_fu_2120_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            NPpatches_parameters_0_address0 <= zext_ln1096_6_fu_1711_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_0_address0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_0_address0 <= grp_add_patch8_fu_1085_wp_parameters_address0;
        else 
            NPpatches_parameters_0_address0 <= "XXXXX";
        end if; 
    end process;


    NPpatches_parameters_0_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter4, ap_CS_fsm_state30, ap_CS_fsm_pp4_stage2, grp_get_acceptanceCorners_fu_1261_wp_parameters_address1, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, zext_ln64_fu_2131_p1, zext_ln59_fu_2160_p1, zext_ln62_fu_2189_p1)
    begin
        if (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            NPpatches_parameters_0_address1 <= zext_ln62_fu_2189_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            NPpatches_parameters_0_address1 <= zext_ln59_fu_2160_p1(5 - 1 downto 0);
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            NPpatches_parameters_0_address1 <= zext_ln64_fu_2131_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_0_address1 <= grp_get_acceptanceCorners_fu_1261_wp_parameters_address1;
        else 
            NPpatches_parameters_0_address1 <= "XXXXX";
        end if; 
    end process;


    NPpatches_parameters_0_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_enable_reg_pp4_iter4, ap_CS_fsm_state30, ap_CS_fsm_pp4_stage2, grp_add_patch8_fu_1085_wp_parameters_ce0, grp_get_acceptanceCorners_fu_1261_wp_parameters_ce0, ap_CS_fsm_state32, ap_block_pp4_stage2_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            NPpatches_parameters_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_0_ce0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_0_ce0 <= grp_add_patch8_fu_1085_wp_parameters_ce0;
        else 
            NPpatches_parameters_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_0_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_enable_reg_pp4_iter4, ap_CS_fsm_state30, ap_CS_fsm_pp4_stage2, grp_get_acceptanceCorners_fu_1261_wp_parameters_ce1, ap_block_pp4_stage2_11001)
    begin
        if ((((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            NPpatches_parameters_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_0_ce1 <= grp_get_acceptanceCorners_fu_1261_wp_parameters_ce1;
        else 
            NPpatches_parameters_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_0_d0_assign_proc : process(ap_CS_fsm_state8, sext_ln31_reg_2491, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, c_9_reg_2580, ap_enable_reg_pp4_iter4, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_dout0)
    begin
        if (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            NPpatches_parameters_0_d0 <= c_9_reg_2580;
        elsif (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            NPpatches_parameters_0_d0 <= grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_dout0;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            NPpatches_parameters_0_d0 <= sext_ln31_reg_2491;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            NPpatches_parameters_0_d0 <= ap_const_lv64_0;
        else 
            NPpatches_parameters_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_parameters_0_d1_assign_proc : process(sext_ln29_reg_2497, ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter4, d_5_reg_2585, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_block_pp4_stage2, grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_dout0)
    begin
        if (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
            NPpatches_parameters_0_d1 <= d_5_reg_2585;
        elsif (((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            NPpatches_parameters_0_d1 <= grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_dout0;
        elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            NPpatches_parameters_0_d1 <= sext_ln29_reg_2497;
        else 
            NPpatches_parameters_0_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_parameters_0_we0_assign_proc : process(ap_CS_fsm_state8, select_ln1090_3_fu_1635_p3, icmp_ln1090_fu_1591_p2, icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, icmp_ln57_reg_2553, icmp_ln57_reg_2553_pp4_iter3_reg, icmp_ln57_reg_2553_pp4_iter4_reg, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_enable_reg_pp4_iter4, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
        if ((((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (icmp_ln57_reg_2553_pp4_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (icmp_ln57_reg_2553_pp4_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln57_reg_2553 = ap_const_lv1_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (select_ln1090_3_fu_1635_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            NPpatches_parameters_0_we0 <= ap_const_logic_1;
        else 
            NPpatches_parameters_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_0_we1_assign_proc : process(icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, icmp_ln57_reg_2553, icmp_ln57_reg_2553_pp4_iter3_reg, icmp_ln57_reg_2553_pp4_iter4_reg, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_enable_reg_pp4_iter4, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage2_11001)
    begin
        if ((((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (icmp_ln57_reg_2553_pp4_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2)) or ((ap_enable_reg_pp4_iter4 = ap_const_logic_1) and (icmp_ln57_reg_2553_pp4_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln57_reg_2553 = ap_const_lv1_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            NPpatches_parameters_0_we1 <= ap_const_logic_1;
        else 
            NPpatches_parameters_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_238_address0_assign_proc : process(ap_CS_fsm_state30, grp_add_patch8_fu_1085_wp_parameters6_address0, grp_get_acceptanceCorners_fu_1261_wp_parameters2_address0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_238_address0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_238_address0 <= grp_add_patch8_fu_1085_wp_parameters6_address0;
        else 
            NPpatches_parameters_238_address0 <= "XXXXX";
        end if; 
    end process;


    NPpatches_parameters_238_ce0_assign_proc : process(ap_CS_fsm_state30, grp_add_patch8_fu_1085_wp_parameters6_ce0, grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_238_ce0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_238_ce0 <= grp_add_patch8_fu_1085_wp_parameters6_ce0;
        else 
            NPpatches_parameters_238_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_238_ce1_assign_proc : process(ap_CS_fsm_state30, grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_238_ce1 <= grp_get_acceptanceCorners_fu_1261_wp_parameters2_ce1;
        else 
            NPpatches_parameters_238_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_238_we0_assign_proc : process(ap_CS_fsm_state30, grp_get_acceptanceCorners_fu_1261_wp_parameters2_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_238_we0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters2_we0;
        else 
            NPpatches_parameters_238_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_238_we1_assign_proc : process(ap_CS_fsm_state30, grp_get_acceptanceCorners_fu_1261_wp_parameters2_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_238_we1 <= grp_get_acceptanceCorners_fu_1261_wp_parameters2_we1;
        else 
            NPpatches_parameters_238_we1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_339_address0_assign_proc : process(ap_CS_fsm_state30, grp_add_patch8_fu_1085_wp_parameters7_address0, grp_get_acceptanceCorners_fu_1261_wp_parameters3_address0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_339_address0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_339_address0 <= grp_add_patch8_fu_1085_wp_parameters7_address0;
        else 
            NPpatches_parameters_339_address0 <= "XXXXX";
        end if; 
    end process;


    NPpatches_parameters_339_ce0_assign_proc : process(ap_CS_fsm_state30, grp_add_patch8_fu_1085_wp_parameters7_ce0, grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce0, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_339_ce0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_339_ce0 <= grp_add_patch8_fu_1085_wp_parameters7_ce0;
        else 
            NPpatches_parameters_339_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_339_ce1_assign_proc : process(ap_CS_fsm_state30, grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_339_ce1 <= grp_get_acceptanceCorners_fu_1261_wp_parameters3_ce1;
        else 
            NPpatches_parameters_339_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_339_we0_assign_proc : process(ap_CS_fsm_state30, grp_get_acceptanceCorners_fu_1261_wp_parameters3_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_339_we0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters3_we0;
        else 
            NPpatches_parameters_339_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_339_we1_assign_proc : process(ap_CS_fsm_state30, grp_get_acceptanceCorners_fu_1261_wp_parameters3_we1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_339_we1 <= grp_get_acceptanceCorners_fu_1261_wp_parameters3_we1;
        else 
            NPpatches_parameters_339_we1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_4_address0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state30, grp_add_patch8_fu_1085_wp_parameters8_address0, grp_get_acceptanceCorners_fu_1261_wp_parameters4_address0, ap_CS_fsm_state32, zext_ln1096_6_fu_1711_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_parameters_4_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NPpatches_parameters_4_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            NPpatches_parameters_4_address0 <= zext_ln1096_6_fu_1711_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_4_address0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_4_address0 <= grp_add_patch8_fu_1085_wp_parameters8_address0;
        else 
            NPpatches_parameters_4_address0 <= "XXXXX";
        end if; 
    end process;


    NPpatches_parameters_4_address1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0, ap_block_pp4_stage1, ap_CS_fsm_state12)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            NPpatches_parameters_4_address1 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_parameters_4_address1 <= ap_const_lv64_6(5 - 1 downto 0);
        else 
            NPpatches_parameters_4_address1 <= "XXXXX";
        end if; 
    end process;


    NPpatches_parameters_4_ce0_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state30, grp_add_patch8_fu_1085_wp_parameters8_ce0, grp_get_acceptanceCorners_fu_1261_wp_parameters4_ce0, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            NPpatches_parameters_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            NPpatches_parameters_4_ce0 <= grp_get_acceptanceCorners_fu_1261_wp_parameters4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_parameters_4_ce0 <= grp_add_patch8_fu_1085_wp_parameters8_ce0;
        else 
            NPpatches_parameters_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_4_ce1_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)))) then 
            NPpatches_parameters_4_ce1 <= ap_const_logic_1;
        else 
            NPpatches_parameters_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_4_d0_assign_proc : process(apexZ0, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            NPpatches_parameters_4_d0 <= apexZ0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            NPpatches_parameters_4_d0 <= ap_const_lv64_0;
        else 
            NPpatches_parameters_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_parameters_4_d1_assign_proc : process(sext_ln1103_reg_2380, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1, add_ln66_fu_2136_p2, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
            NPpatches_parameters_4_d1 <= add_ln66_fu_2136_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_parameters_4_d1 <= sext_ln1103_reg_2380;
        else 
            NPpatches_parameters_4_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_parameters_4_we0_assign_proc : process(ap_CS_fsm_state8, select_ln1090_3_fu_1635_p3, icmp_ln1090_fu_1591_p2, ap_CS_fsm_state9, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state12) or (not((select_ln1090_3_fu_1635_p3 = ap_const_lv3_3)) and not((select_ln1090_3_fu_1635_p3 = ap_const_lv3_2)) and not((select_ln1090_3_fu_1635_p3 = ap_const_lv3_1)) and not((select_ln1090_3_fu_1635_p3 = ap_const_lv3_0)) and (icmp_ln1090_fu_1591_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            NPpatches_parameters_4_we0 <= ap_const_logic_1;
        else 
            NPpatches_parameters_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_parameters_4_we1_assign_proc : process(icmp_ln44_reg_2543, icmp_ln57_reg_2553, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_block_pp4_stage1_11001, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln57_reg_2553 = ap_const_lv1_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1)))) then 
            NPpatches_parameters_4_we1 <= ap_const_logic_1;
        else 
            NPpatches_parameters_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_0_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, NPpatches_superpoints_0_addr_9_reg_2439, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints_address0, ap_block_pp3_stage0, ap_CS_fsm_state32, zext_ln1084_6_fu_1556_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_0_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_0_address0 <= NPpatches_superpoints_0_addr_9_reg_2439;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_0_address0 <= zext_ln1084_6_fu_1556_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_0_address0 <= grp_add_patch8_fu_1085_wp_superpoints_address0;
        else 
            NPpatches_superpoints_0_address0 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_0_address1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints_address1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_0_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_0_address1 <= grp_add_patch8_fu_1085_wp_superpoints_address1;
        else 
            NPpatches_superpoints_0_address1 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_0_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints_ce0, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_0_ce0 <= grp_add_patch8_fu_1085_wp_superpoints_ce0;
        else 
            NPpatches_superpoints_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_0_ce1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints_ce1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_0_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_0_ce1 <= grp_add_patch8_fu_1085_wp_superpoints_ce1;
        else 
            NPpatches_superpoints_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_0_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, tmp_fu_1906_p7)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_0_d0 <= tmp_fu_1906_p7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_0_d0 <= ap_const_lv64_0;
        else 
            NPpatches_superpoints_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_0_we0_assign_proc : process(ap_CS_fsm_state6, select_ln1078_3_fu_1488_p3, icmp_ln1078_fu_1444_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, trunc_ln80_reg_2404, ap_enable_reg_pp3_iter1)
    begin
        if ((((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (select_ln1078_3_fu_1488_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (trunc_ln80_reg_2404 = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_0_we0 <= ap_const_logic_1;
        else 
            NPpatches_superpoints_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_1_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, NPpatches_superpoints_1_addr_3_reg_2444, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints1_address0, ap_block_pp3_stage0, ap_CS_fsm_state32, zext_ln1084_6_fu_1556_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_1_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_1_address0 <= NPpatches_superpoints_1_addr_3_reg_2444;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_1_address0 <= zext_ln1084_6_fu_1556_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_1_address0 <= grp_add_patch8_fu_1085_wp_superpoints1_address0;
        else 
            NPpatches_superpoints_1_address0 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_1_address1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints1_address1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_1_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_1_address1 <= grp_add_patch8_fu_1085_wp_superpoints1_address1;
        else 
            NPpatches_superpoints_1_address1 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_1_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints1_ce0, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_1_ce0 <= grp_add_patch8_fu_1085_wp_superpoints1_ce0;
        else 
            NPpatches_superpoints_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_1_ce1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints1_ce1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_1_ce1 <= grp_add_patch8_fu_1085_wp_superpoints1_ce1;
        else 
            NPpatches_superpoints_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_1_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, tmp_fu_1906_p7)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_1_d0 <= tmp_fu_1906_p7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_1_d0 <= ap_const_lv64_0;
        else 
            NPpatches_superpoints_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_1_we0_assign_proc : process(ap_CS_fsm_state6, select_ln1078_3_fu_1488_p3, icmp_ln1078_fu_1444_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, trunc_ln80_reg_2404, ap_enable_reg_pp3_iter1)
    begin
        if ((((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (select_ln1078_3_fu_1488_p3 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (trunc_ln80_reg_2404 = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_1_we0 <= ap_const_logic_1;
        else 
            NPpatches_superpoints_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_2_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, NPpatches_superpoints_2_addr_3_reg_2449, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints2_address0, ap_block_pp3_stage0, ap_CS_fsm_state32, zext_ln1084_6_fu_1556_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_2_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_2_address0 <= NPpatches_superpoints_2_addr_3_reg_2449;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_2_address0 <= zext_ln1084_6_fu_1556_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_2_address0 <= grp_add_patch8_fu_1085_wp_superpoints2_address0;
        else 
            NPpatches_superpoints_2_address0 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_2_address1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints2_address1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_2_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_2_address1 <= grp_add_patch8_fu_1085_wp_superpoints2_address1;
        else 
            NPpatches_superpoints_2_address1 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_2_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints2_ce0, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_2_ce0 <= grp_add_patch8_fu_1085_wp_superpoints2_ce0;
        else 
            NPpatches_superpoints_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_2_ce1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints2_ce1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_2_ce1 <= grp_add_patch8_fu_1085_wp_superpoints2_ce1;
        else 
            NPpatches_superpoints_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_2_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, tmp_fu_1906_p7)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_2_d0 <= tmp_fu_1906_p7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_2_d0 <= ap_const_lv64_0;
        else 
            NPpatches_superpoints_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_2_we0_assign_proc : process(ap_CS_fsm_state6, select_ln1078_3_fu_1488_p3, icmp_ln1078_fu_1444_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, trunc_ln80_reg_2404, ap_enable_reg_pp3_iter1)
    begin
        if ((((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (select_ln1078_3_fu_1488_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (trunc_ln80_reg_2404 = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_2_we0 <= ap_const_logic_1;
        else 
            NPpatches_superpoints_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_3_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, NPpatches_superpoints_3_addr_3_reg_2454, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints3_address0, ap_block_pp3_stage0, ap_CS_fsm_state32, zext_ln1084_6_fu_1556_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_3_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_3_address0 <= NPpatches_superpoints_3_addr_3_reg_2454;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_3_address0 <= zext_ln1084_6_fu_1556_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_3_address0 <= grp_add_patch8_fu_1085_wp_superpoints3_address0;
        else 
            NPpatches_superpoints_3_address0 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_3_address1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints3_address1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_3_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_3_address1 <= grp_add_patch8_fu_1085_wp_superpoints3_address1;
        else 
            NPpatches_superpoints_3_address1 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_3_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints3_ce0, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_3_ce0 <= grp_add_patch8_fu_1085_wp_superpoints3_ce0;
        else 
            NPpatches_superpoints_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_3_ce1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints3_ce1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_3_ce1 <= grp_add_patch8_fu_1085_wp_superpoints3_ce1;
        else 
            NPpatches_superpoints_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_3_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, tmp_fu_1906_p7)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_3_d0 <= tmp_fu_1906_p7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_3_d0 <= ap_const_lv64_0;
        else 
            NPpatches_superpoints_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_3_we0_assign_proc : process(ap_CS_fsm_state6, select_ln1078_3_fu_1488_p3, icmp_ln1078_fu_1444_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, trunc_ln80_reg_2404, ap_enable_reg_pp3_iter1)
    begin
        if ((((icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (select_ln1078_3_fu_1488_p3 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (trunc_ln80_reg_2404 = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_3_we0 <= ap_const_logic_1;
        else 
            NPpatches_superpoints_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_4_address0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, NPpatches_superpoints_4_addr_3_reg_2459, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints4_address0, ap_block_pp3_stage0, ap_CS_fsm_state32, zext_ln1084_6_fu_1556_p1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_4_address0 <= ap_const_lv64_2F(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_4_address0 <= NPpatches_superpoints_4_addr_3_reg_2459;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_4_address0 <= zext_ln1084_6_fu_1556_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_4_address0 <= grp_add_patch8_fu_1085_wp_superpoints4_address0;
        else 
            NPpatches_superpoints_4_address0 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_4_address1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints4_address1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_4_address1 <= ap_const_lv64_2(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_4_address1 <= grp_add_patch8_fu_1085_wp_superpoints4_address1;
        else 
            NPpatches_superpoints_4_address1 <= "XXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_4_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1, grp_add_patch8_fu_1085_wp_superpoints4_ce0, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            NPpatches_superpoints_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_4_ce0 <= grp_add_patch8_fu_1085_wp_superpoints4_ce0;
        else 
            NPpatches_superpoints_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_4_ce1_assign_proc : process(grp_add_patch8_fu_1085_wp_superpoints4_ce1, ap_CS_fsm_state32, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            NPpatches_superpoints_4_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            NPpatches_superpoints_4_ce1 <= grp_add_patch8_fu_1085_wp_superpoints4_ce1;
        else 
            NPpatches_superpoints_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    NPpatches_superpoints_4_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0, tmp_fu_1906_p7)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            NPpatches_superpoints_4_d0 <= tmp_fu_1906_p7;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            NPpatches_superpoints_4_d0 <= ap_const_lv64_0;
        else 
            NPpatches_superpoints_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    NPpatches_superpoints_4_we0_assign_proc : process(ap_CS_fsm_state6, select_ln1078_3_fu_1488_p3, icmp_ln1078_fu_1444_p2, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, trunc_ln80_reg_2404, ap_enable_reg_pp3_iter1)
    begin
        if (((not((trunc_ln80_reg_2404 = ap_const_lv3_0)) and not((trunc_ln80_reg_2404 = ap_const_lv3_1)) and not((trunc_ln80_reg_2404 = ap_const_lv3_2)) and not((trunc_ln80_reg_2404 = ap_const_lv3_3)) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or (not((select_ln1078_3_fu_1488_p3 = ap_const_lv3_0)) and not((select_ln1078_3_fu_1488_p3 = ap_const_lv3_1)) and not((select_ln1078_3_fu_1488_p3 = ap_const_lv3_2)) and not((select_ln1078_3_fu_1488_p3 = ap_const_lv3_3)) and (icmp_ln1078_fu_1444_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6)))) then 
            NPpatches_superpoints_4_we0 <= ap_const_logic_1;
        else 
            NPpatches_superpoints_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1053_3_fu_1271_p2 <= std_logic_vector(unsigned(indvar_flatten13_reg_791) + unsigned(ap_const_lv8_1));
    add_ln1053_fu_1283_p2 <= std_logic_vector(unsigned(a_reg_802) + unsigned(ap_const_lv3_1));
    add_ln1055_3_fu_1404_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_813) + unsigned(ap_const_lv7_1));
    add_ln1055_fu_1329_p2 <= std_logic_vector(unsigned(select_ln1053_fu_1295_p3) + unsigned(ap_const_lv5_1));
    add_ln1057_fu_1398_p2 <= std_logic_vector(unsigned(select_ln1055_fu_1341_p3) + unsigned(ap_const_lv2_1));
    add_ln1059_fu_1383_p2 <= std_logic_vector(unsigned(sub_ln1059_fu_1373_p2) + unsigned(zext_ln1059_5_fu_1379_p1));
    add_ln1078_3_fu_1438_p2 <= std_logic_vector(unsigned(indvar_flatten35_reg_880) + unsigned(ap_const_lv8_1));
    add_ln1078_fu_1450_p2 <= std_logic_vector(unsigned(b_9_reg_891) + unsigned(ap_const_lv3_1));
    add_ln1080_3_fu_1571_p2 <= std_logic_vector(unsigned(indvar_flatten21_reg_902) + unsigned(ap_const_lv7_1));
    add_ln1080_fu_1496_p2 <= std_logic_vector(unsigned(select_ln1078_fu_1462_p3) + unsigned(ap_const_lv5_1));
    add_ln1082_fu_1565_p2 <= std_logic_vector(unsigned(select_ln1080_fu_1508_p3) + unsigned(ap_const_lv2_1));
    add_ln1084_fu_1550_p2 <= std_logic_vector(unsigned(sub_ln1084_fu_1540_p2) + unsigned(zext_ln1084_5_fu_1546_p1));
    add_ln1090_3_fu_1585_p2 <= std_logic_vector(unsigned(indvar_flatten57_reg_935) + unsigned(ap_const_lv7_1));
    add_ln1090_fu_1597_p2 <= std_logic_vector(unsigned(b_10_reg_946) + unsigned(ap_const_lv3_1));
    add_ln1092_3_fu_1723_p2 <= std_logic_vector(unsigned(indvar_flatten43_reg_957) + unsigned(ap_const_lv6_1));
    add_ln1092_fu_1643_p2 <= std_logic_vector(unsigned(select_ln1090_fu_1609_p3) + unsigned(ap_const_lv3_1));
    add_ln1094_fu_1717_p2 <= std_logic_vector(unsigned(select_ln1092_fu_1655_p3) + unsigned(ap_const_lv3_1));
    add_ln1096_fu_1705_p2 <= std_logic_vector(unsigned(sub_ln1096_fu_1695_p2) + unsigned(zext_ln1096_5_fu_1701_p1));
    add_ln61_fu_2174_p2 <= std_logic_vector(unsigned(sub_ln60_reg_2573_pp4_iter4_reg) + unsigned(ap_const_lv5_2));
    add_ln62_fu_2184_p2 <= std_logic_vector(unsigned(sub_ln60_reg_2573_pp4_iter4_reg) + unsigned(ap_const_lv5_3));
    add_ln63_fu_2114_p2 <= std_logic_vector(unsigned(sub_ln60_fu_2108_p2) + unsigned(ap_const_lv5_4));
    add_ln64_fu_2125_p2 <= std_logic_vector(unsigned(sub_ln60_fu_2108_p2) + unsigned(ap_const_lv5_5));
    add_ln66_fu_2136_p2 <= std_logic_vector(unsigned(NPpatches_parameters_4_q1) + unsigned(ap_const_lv64_1));
    add_ln80_fu_1751_p2 <= std_logic_vector(unsigned(indvar_flatten79_reg_990) + unsigned(ap_const_lv70_1));
    add_ln83_3_fu_1892_p2 <= std_logic_vector(unsigned(indvar_flatten65_reg_1012) + unsigned(ap_const_lv7_1));
    add_ln83_fu_1812_p2 <= std_logic_vector(unsigned(select_ln80_fu_1774_p3) + unsigned(ap_const_lv5_1));
    add_ln85_fu_1886_p2 <= std_logic_vector(unsigned(select_ln83_fu_1824_p3) + unsigned(ap_const_lv2_1));
    add_ln88_fu_1866_p2 <= std_logic_vector(unsigned(sub_ln88_fu_1856_p2) + unsigned(zext_ln88_5_fu_1862_p1));
    and_ln1053_fu_1315_p2 <= (xor_ln1053_fu_1303_p2 and icmp_ln1057_fu_1309_p2);
    and_ln1078_fu_1482_p2 <= (xor_ln1078_fu_1470_p2 and icmp_ln1082_fu_1476_p2);
    and_ln1090_fu_1629_p2 <= (xor_ln1090_fu_1617_p2 and icmp_ln1094_fu_1623_p2);
    and_ln80_fu_1806_p2 <= (xor_ln80_fu_1794_p2 and icmp_ln85_fu_1800_p2);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp4_stage1 <= ap_CS_fsm(13);
    ap_CS_fsm_pp4_stage2 <= ap_CS_fsm(14);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state29 <= ap_CS_fsm(15);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(16);
    ap_CS_fsm_state31 <= ap_CS_fsm(17);
    ap_CS_fsm_state32 <= ap_CS_fsm(18);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp4_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp4_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp4_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp4_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp4_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp4_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp4_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp4_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp4_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp4_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp4_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp4_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp3_exit_iter0_state10_assign_proc : process(icmp_ln80_fu_1757_p2)
    begin
        if ((icmp_ln80_fu_1757_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state14_assign_proc : process(icmp_ln44_fu_2001_p2)
    begin
        if ((icmp_ln44_fu_2001_p2 = ap_const_lv1_0)) then 
            ap_condition_pp4_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_add_patch8_fu_1085_ap_done, ap_CS_fsm_state32)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_add_patch8_fu_1085_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter4, ap_enable_reg_pp4_iter1, ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter3)
    begin
        if (((ap_enable_reg_pp4_iter3 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter4 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_a_6_phi_fu_1027_p4_assign_proc : process(a_6_reg_1023, ap_CS_fsm_pp3_stage0, icmp_ln80_reg_2395, select_ln83_5_reg_2409, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln80_reg_2395 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_a_6_phi_fu_1027_p4 <= select_ln83_5_reg_2409;
        else 
            ap_phi_mux_a_6_phi_fu_1027_p4 <= a_6_reg_1023;
        end if; 
    end process;


    ap_phi_mux_i_18_phi_fu_1005_p4_assign_proc : process(i_18_reg_1001, ap_CS_fsm_pp3_stage0, icmp_ln80_reg_2395, select_ln80_3_reg_2399, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (icmp_ln80_reg_2395 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            ap_phi_mux_i_18_phi_fu_1005_p4 <= select_ln80_3_reg_2399;
        else 
            ap_phi_mux_i_18_phi_fu_1005_p4 <= i_18_reg_1001;
        end if; 
    end process;


    ap_phi_mux_i_21_phi_fu_1049_p4_assign_proc : process(i_21_reg_1045, icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage0, j_reg_2562, ap_enable_reg_pp4_iter1, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            ap_phi_mux_i_21_phi_fu_1049_p4 <= j_reg_2562;
        else 
            ap_phi_mux_i_21_phi_fu_1049_p4 <= i_21_reg_1045;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_add_patch8_fu_1085_ap_done, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_add_patch8_fu_1085_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ppl_0_reg_858;
    grp_add_patch8_fu_1085_ap_start <= grp_add_patch8_fu_1085_ap_start_reg;
    grp_get_acceptanceCorners_fu_1261_ap_start <= grp_get_acceptanceCorners_fu_1261_ap_start_reg;
    grp_makeSuperPoint_alignedToLine_fu_1057_ap_start <= grp_makeSuperPoint_alignedToLine_fu_1057_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_done <= grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_done;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_idle;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_ready;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_return <= grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_dout0;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_i <= ap_const_lv3_1;

    grp_straightLineProjectorFromLayerIJtoK_fu_1233_j_assign_proc : process(icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, zext_ln51_fu_2078_p1, zext_ln51_reg_2567, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage1, ap_block_pp4_stage2)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_j <= zext_ln51_reg_2567;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_j <= zext_ln51_fu_2078_p1;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1233_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1233_k <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_i <= sext_ln31_reg_2491;

    grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j_assign_proc : process(icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage1, ap_block_pp4_stage2, z_j_max_fu_2066_p7, z_j_min_fu_2148_p7)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j <= z_j_min_fu_2148_p7;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j <= z_j_max_fu_2066_p7;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_done <= grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_done;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_idle <= grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_idle;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_ready <= grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_ready;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_return <= grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_dout0;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_i <= ap_const_lv3_1;

    grp_straightLineProjectorFromLayerIJtoK_fu_1247_j_assign_proc : process(icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, zext_ln51_fu_2078_p1, zext_ln51_reg_2567, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage1, ap_block_pp4_stage2)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_j <= zext_ln51_reg_2567;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_j <= zext_ln51_fu_2078_p1;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1247_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_1247_k <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_i <= sext_ln29_reg_2497;

    grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j_assign_proc : process(icmp_ln44_reg_2543, ap_CS_fsm_pp4_stage1, ap_enable_reg_pp4_iter0, ap_CS_fsm_pp4_stage2, ap_block_pp4_stage1, ap_block_pp4_stage2, z_j_max_fu_2066_p7, z_j_min_fu_2148_p7)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (icmp_ln44_reg_2543 = ap_const_lv1_1))) then
            if (((ap_const_boolean_0 = ap_block_pp4_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage2))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j <= z_j_min_fu_2148_p7;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage1))) then 
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j <= z_j_max_fu_2066_p7;
            else 
                grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din1 <= sext_ln31_reg_2491;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din2 <= grp_straightLineProjectorFromLayerIJtoK_fu_1233_z_j;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din3 <= ap_const_lv3_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din4 <= grp_straightLineProjectorFromLayerIJtoK_fu_1233_j;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_din5 <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_6001_p_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1233_ap_start_reg;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_ce <= ap_const_logic_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din1 <= sext_ln29_reg_2497;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din2 <= grp_straightLineProjectorFromLayerIJtoK_fu_1247_z_j;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din3 <= ap_const_lv3_1;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din4 <= grp_straightLineProjectorFromLayerIJtoK_fu_1247_j;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_din5 <= ap_const_lv3_5;
    grp_straightLineProjectorFromLayerIJtoK_fu_8559_p_start <= grp_straightLineProjectorFromLayerIJtoK_fu_1247_ap_start_reg;
    i_19_cast_fu_1997_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_i_21_phi_fu_1049_p4),32));
    i_20_fu_1762_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_18_phi_fu_1005_p4) + unsigned(ap_const_lv64_1));
    i_fu_1418_p2 <= std_logic_vector(unsigned(i_013_reg_868) + unsigned(ap_const_lv3_1));
    icmp_ln1053_fu_1277_p2 <= "1" when (indvar_flatten13_reg_791 = ap_const_lv8_F0) else "0";
    icmp_ln1055_fu_1289_p2 <= "1" when (indvar_flatten_reg_813 = ap_const_lv7_30) else "0";
    icmp_ln1057_fu_1309_p2 <= "1" when (c_reg_835 = ap_const_lv2_3) else "0";
    icmp_ln1071_fu_1424_p2 <= "1" when (i_013_reg_868 = ap_const_lv3_5) else "0";
    icmp_ln1078_fu_1444_p2 <= "1" when (indvar_flatten35_reg_880 = ap_const_lv8_F0) else "0";
    icmp_ln1080_fu_1456_p2 <= "1" when (indvar_flatten21_reg_902 = ap_const_lv7_30) else "0";
    icmp_ln1082_fu_1476_p2 <= "1" when (d_reg_924 = ap_const_lv2_3) else "0";
    icmp_ln1090_fu_1591_p2 <= "1" when (indvar_flatten57_reg_935 = ap_const_lv7_78) else "0";
    icmp_ln1092_fu_1603_p2 <= "1" when (indvar_flatten43_reg_957 = ap_const_lv6_18) else "0";
    icmp_ln1094_fu_1623_p2 <= "1" when (d_6_reg_979 = ap_const_lv3_6) else "0";
    icmp_ln28_fu_1931_p2 <= "1" when (signed(NPpatches_superpoints_0_q1) < signed(ap_const_lv64_FFFFFFFFFEB04E1C)) else "0";
    icmp_ln29_fu_1949_p2 <= "1" when (signed(NPpatches_superpoints_0_q0) < signed(ap_const_lv64_14FB1E4)) else "0";
    icmp_ln31_fu_1967_p2 <= "1" when (signed(z1_min_fu_1937_p3) > signed(z1_max_fu_1955_p3)) else "0";
    icmp_ln44_fu_2001_p2 <= "1" when (signed(i_19_cast_fu_1997_p1) < signed(superpoint_count_assign_reg_846)) else "0";
    icmp_ln57_fu_2024_p2 <= "1" when (signed(tmp_175_fu_2014_p4) < signed(ap_const_lv30_1)) else "0";
    icmp_ln80_fu_1757_p2 <= "1" when (indvar_flatten79_reg_990 = mul_ln1103_reg_2385) else "0";
    icmp_ln83_fu_1768_p2 <= "1" when (indvar_flatten65_reg_1012 = ap_const_lv7_30) else "0";
    icmp_ln85_fu_1800_p2 <= "1" when (b_11_reg_1034 = ap_const_lv2_3) else "0";

    init_patch_0_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_address0, ap_block_pp3_stage0, zext_ln1059_6_fu_1389_p1, zext_ln88_6_fu_1872_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            init_patch_0_address0 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_0_address0 <= zext_ln1059_6_fu_1389_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_0_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_address0;
        else 
            init_patch_0_address0 <= "XXXXXX";
        end if; 
    end process;


    init_patch_0_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            init_patch_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_0_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_ce0;
        else 
            init_patch_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_0_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_0_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_0_d0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_d0;
        else 
            init_patch_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    init_patch_0_we0_assign_proc : process(ap_CS_fsm_state2, select_ln1053_3_fu_1321_p3, icmp_ln1053_fu_1277_p2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_we0)
    begin
        if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (select_ln1053_3_fu_1321_p3 = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_0_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_0_we0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch_we0;
        else 
            init_patch_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_address0, ap_block_pp3_stage0, zext_ln1059_6_fu_1389_p1, zext_ln88_6_fu_1872_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            init_patch_1_address0 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_1_address0 <= zext_ln1059_6_fu_1389_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_1_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_address0;
        else 
            init_patch_1_address0 <= "XXXXXX";
        end if; 
    end process;


    init_patch_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            init_patch_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_1_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_ce0;
        else 
            init_patch_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_1_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_1_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_1_d0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_d0;
        else 
            init_patch_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    init_patch_1_we0_assign_proc : process(ap_CS_fsm_state2, select_ln1053_3_fu_1321_p3, icmp_ln1053_fu_1277_p2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_we0)
    begin
        if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (select_ln1053_3_fu_1321_p3 = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_1_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_1_we0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch1_we0;
        else 
            init_patch_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_2_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_address0, ap_block_pp3_stage0, zext_ln1059_6_fu_1389_p1, zext_ln88_6_fu_1872_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            init_patch_2_address0 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_2_address0 <= zext_ln1059_6_fu_1389_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_2_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_address0;
        else 
            init_patch_2_address0 <= "XXXXXX";
        end if; 
    end process;


    init_patch_2_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            init_patch_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_2_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_ce0;
        else 
            init_patch_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_2_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_2_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_2_d0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_d0;
        else 
            init_patch_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    init_patch_2_we0_assign_proc : process(ap_CS_fsm_state2, select_ln1053_3_fu_1321_p3, icmp_ln1053_fu_1277_p2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_we0)
    begin
        if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (select_ln1053_3_fu_1321_p3 = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_2_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_2_we0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch2_we0;
        else 
            init_patch_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_3_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_address0, ap_block_pp3_stage0, zext_ln1059_6_fu_1389_p1, zext_ln88_6_fu_1872_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            init_patch_3_address0 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_3_address0 <= zext_ln1059_6_fu_1389_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_3_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_address0;
        else 
            init_patch_3_address0 <= "XXXXXX";
        end if; 
    end process;


    init_patch_3_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            init_patch_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_3_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_ce0;
        else 
            init_patch_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_3_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_3_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_3_d0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_d0;
        else 
            init_patch_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    init_patch_3_we0_assign_proc : process(ap_CS_fsm_state2, select_ln1053_3_fu_1321_p3, icmp_ln1053_fu_1277_p2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_we0)
    begin
        if (((icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (select_ln1053_3_fu_1321_p3 = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_3_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_3_we0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch3_we0;
        else 
            init_patch_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_4_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_address0, ap_block_pp3_stage0, zext_ln1059_6_fu_1389_p1, zext_ln88_6_fu_1872_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            init_patch_4_address0 <= zext_ln88_6_fu_1872_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_4_address0 <= zext_ln1059_6_fu_1389_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_4_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_address0;
        else 
            init_patch_4_address0 <= "XXXXXX";
        end if; 
    end process;


    init_patch_4_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            init_patch_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_4_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_ce0;
        else 
            init_patch_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    init_patch_4_d0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            init_patch_4_d0 <= ap_const_lv64_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_4_d0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_d0;
        else 
            init_patch_4_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    init_patch_4_we0_assign_proc : process(ap_CS_fsm_state2, select_ln1053_3_fu_1321_p3, icmp_ln1053_fu_1277_p2, ap_CS_fsm_state5, grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_we0)
    begin
        if ((not((select_ln1053_3_fu_1321_p3 = ap_const_lv3_0)) and not((select_ln1053_3_fu_1321_p3 = ap_const_lv3_1)) and not((select_ln1053_3_fu_1321_p3 = ap_const_lv3_2)) and not((select_ln1053_3_fu_1321_p3 = ap_const_lv3_3)) and (icmp_ln1053_fu_1277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            init_patch_4_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            init_patch_4_we0 <= grp_makeSuperPoint_alignedToLine_fu_1057_init_patch4_we0;
        else 
            init_patch_4_we0 <= ap_const_logic_0;
        end if; 
    end process;

    j_fu_2060_p2 <= std_logic_vector(unsigned(i_21_reg_1045) + unsigned(ap_const_lv31_1));
    mul_ln1103_fu_1745_p0 <= mul_ln1103_fu_1745_p00(64 - 1 downto 0);
    mul_ln1103_fu_1745_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1103_fu_1737_p1),70));
    mul_ln1103_fu_1745_p1 <= ap_const_lv70_30(7 - 1 downto 0);

    n_patches_o_assign_proc : process(n_patches_i, grp_add_patch8_fu_1085_n_patches, grp_add_patch8_fu_1085_n_patches_ap_vld, ap_CS_fsm_state32)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state32) and (grp_add_patch8_fu_1085_n_patches_ap_vld = ap_const_logic_1))) then 
            n_patches_o <= grp_add_patch8_fu_1085_n_patches;
        else 
            n_patches_o <= n_patches_i;
        end if; 
    end process;


    n_patches_o_ap_vld_assign_proc : process(grp_add_patch8_fu_1085_n_patches_ap_vld, ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            n_patches_o_ap_vld <= grp_add_patch8_fu_1085_n_patches_ap_vld;
        else 
            n_patches_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1055_fu_1335_p2 <= (icmp_ln1055_fu_1289_p2 or and_ln1053_fu_1315_p2);
    or_ln1080_fu_1502_p2 <= (icmp_ln1080_fu_1456_p2 or and_ln1078_fu_1482_p2);
    or_ln1092_fu_1649_p2 <= (icmp_ln1092_fu_1603_p2 or and_ln1090_fu_1629_p2);
    or_ln60_fu_2164_p2 <= (sub_ln60_reg_2573_pp4_iter3_reg or ap_const_lv5_1);
    or_ln83_fu_1818_p2 <= (icmp_ln83_fu_1768_p2 or and_ln80_fu_1806_p2);
    p_shl2_cast_fu_1532_p3 <= (trunc_ln1084_fu_1528_p1 & ap_const_lv2_0);
    p_shl3_cast_fu_1675_p3 <= (trunc_ln1096_fu_1671_p1 & ap_const_lv3_0);
    p_shl5_cast_fu_1848_p3 <= (trunc_ln88_fu_1844_p1 & ap_const_lv2_0);
    p_shl_cast_fu_1365_p3 <= (trunc_ln1059_fu_1361_p1 & ap_const_lv2_0);
    patches_parameters_0_address0 <= grp_add_patch8_fu_1085_patches_parameters_0_address0;
    patches_parameters_0_ce0 <= grp_add_patch8_fu_1085_patches_parameters_0_ce0;
    patches_parameters_0_d0 <= grp_add_patch8_fu_1085_patches_parameters_0_d0;
    patches_parameters_0_we0 <= grp_add_patch8_fu_1085_patches_parameters_0_we0;
    patches_parameters_10_address0 <= grp_add_patch8_fu_1085_patches_parameters_10_address0;
    patches_parameters_10_ce0 <= grp_add_patch8_fu_1085_patches_parameters_10_ce0;
    patches_parameters_10_d0 <= grp_add_patch8_fu_1085_patches_parameters_10_d0;
    patches_parameters_10_we0 <= grp_add_patch8_fu_1085_patches_parameters_10_we0;
    patches_parameters_11_address0 <= grp_add_patch8_fu_1085_patches_parameters_11_address0;
    patches_parameters_11_ce0 <= grp_add_patch8_fu_1085_patches_parameters_11_ce0;
    patches_parameters_11_d0 <= grp_add_patch8_fu_1085_patches_parameters_11_d0;
    patches_parameters_11_we0 <= grp_add_patch8_fu_1085_patches_parameters_11_we0;
    patches_parameters_12_address0 <= grp_add_patch8_fu_1085_patches_parameters_12_address0;
    patches_parameters_12_ce0 <= grp_add_patch8_fu_1085_patches_parameters_12_ce0;
    patches_parameters_12_d0 <= grp_add_patch8_fu_1085_patches_parameters_12_d0;
    patches_parameters_12_we0 <= grp_add_patch8_fu_1085_patches_parameters_12_we0;
    patches_parameters_13_address0 <= grp_add_patch8_fu_1085_patches_parameters_13_address0;
    patches_parameters_13_ce0 <= grp_add_patch8_fu_1085_patches_parameters_13_ce0;
    patches_parameters_13_d0 <= grp_add_patch8_fu_1085_patches_parameters_13_d0;
    patches_parameters_13_we0 <= grp_add_patch8_fu_1085_patches_parameters_13_we0;
    patches_parameters_14_address0 <= grp_add_patch8_fu_1085_patches_parameters_14_address0;
    patches_parameters_14_ce0 <= grp_add_patch8_fu_1085_patches_parameters_14_ce0;
    patches_parameters_14_d0 <= grp_add_patch8_fu_1085_patches_parameters_14_d0;
    patches_parameters_14_we0 <= grp_add_patch8_fu_1085_patches_parameters_14_we0;
    patches_parameters_15_address0 <= grp_add_patch8_fu_1085_patches_parameters_15_address0;
    patches_parameters_15_ce0 <= grp_add_patch8_fu_1085_patches_parameters_15_ce0;
    patches_parameters_15_d0 <= grp_add_patch8_fu_1085_patches_parameters_15_d0;
    patches_parameters_15_we0 <= grp_add_patch8_fu_1085_patches_parameters_15_we0;
    patches_parameters_16_address0 <= grp_add_patch8_fu_1085_patches_parameters_16_address0;
    patches_parameters_16_ce0 <= grp_add_patch8_fu_1085_patches_parameters_16_ce0;
    patches_parameters_16_d0 <= grp_add_patch8_fu_1085_patches_parameters_16_d0;
    patches_parameters_16_we0 <= grp_add_patch8_fu_1085_patches_parameters_16_we0;
    patches_parameters_17_address0 <= grp_add_patch8_fu_1085_patches_parameters_17_address0;
    patches_parameters_17_ce0 <= grp_add_patch8_fu_1085_patches_parameters_17_ce0;
    patches_parameters_17_d0 <= grp_add_patch8_fu_1085_patches_parameters_17_d0;
    patches_parameters_17_we0 <= grp_add_patch8_fu_1085_patches_parameters_17_we0;
    patches_parameters_18_address0 <= grp_add_patch8_fu_1085_patches_parameters_18_address0;
    patches_parameters_18_ce0 <= grp_add_patch8_fu_1085_patches_parameters_18_ce0;
    patches_parameters_18_d0 <= grp_add_patch8_fu_1085_patches_parameters_18_d0;
    patches_parameters_18_we0 <= grp_add_patch8_fu_1085_patches_parameters_18_we0;
    patches_parameters_19_address0 <= grp_add_patch8_fu_1085_patches_parameters_19_address0;
    patches_parameters_19_ce0 <= grp_add_patch8_fu_1085_patches_parameters_19_ce0;
    patches_parameters_19_d0 <= grp_add_patch8_fu_1085_patches_parameters_19_d0;
    patches_parameters_19_we0 <= grp_add_patch8_fu_1085_patches_parameters_19_we0;
    patches_parameters_1_address0 <= grp_add_patch8_fu_1085_patches_parameters_1_address0;
    patches_parameters_1_ce0 <= grp_add_patch8_fu_1085_patches_parameters_1_ce0;
    patches_parameters_1_d0 <= grp_add_patch8_fu_1085_patches_parameters_1_d0;
    patches_parameters_1_we0 <= grp_add_patch8_fu_1085_patches_parameters_1_we0;
    patches_parameters_20_address0 <= grp_add_patch8_fu_1085_patches_parameters_20_address0;
    patches_parameters_20_ce0 <= grp_add_patch8_fu_1085_patches_parameters_20_ce0;
    patches_parameters_20_d0 <= grp_add_patch8_fu_1085_patches_parameters_20_d0;
    patches_parameters_20_we0 <= grp_add_patch8_fu_1085_patches_parameters_20_we0;
    patches_parameters_21_address0 <= grp_add_patch8_fu_1085_patches_parameters_21_address0;
    patches_parameters_21_ce0 <= grp_add_patch8_fu_1085_patches_parameters_21_ce0;
    patches_parameters_21_d0 <= grp_add_patch8_fu_1085_patches_parameters_21_d0;
    patches_parameters_21_we0 <= grp_add_patch8_fu_1085_patches_parameters_21_we0;
    patches_parameters_22_address0 <= grp_add_patch8_fu_1085_patches_parameters_22_address0;
    patches_parameters_22_ce0 <= grp_add_patch8_fu_1085_patches_parameters_22_ce0;
    patches_parameters_22_d0 <= grp_add_patch8_fu_1085_patches_parameters_22_d0;
    patches_parameters_22_we0 <= grp_add_patch8_fu_1085_patches_parameters_22_we0;
    patches_parameters_23_address0 <= grp_add_patch8_fu_1085_patches_parameters_23_address0;
    patches_parameters_23_ce0 <= grp_add_patch8_fu_1085_patches_parameters_23_ce0;
    patches_parameters_23_d0 <= grp_add_patch8_fu_1085_patches_parameters_23_d0;
    patches_parameters_23_we0 <= grp_add_patch8_fu_1085_patches_parameters_23_we0;
    patches_parameters_24_address0 <= grp_add_patch8_fu_1085_patches_parameters_24_address0;
    patches_parameters_24_ce0 <= grp_add_patch8_fu_1085_patches_parameters_24_ce0;
    patches_parameters_24_d0 <= grp_add_patch8_fu_1085_patches_parameters_24_d0;
    patches_parameters_24_we0 <= grp_add_patch8_fu_1085_patches_parameters_24_we0;
    patches_parameters_25_address0 <= grp_add_patch8_fu_1085_patches_parameters_25_address0;
    patches_parameters_25_ce0 <= grp_add_patch8_fu_1085_patches_parameters_25_ce0;
    patches_parameters_25_d0 <= grp_add_patch8_fu_1085_patches_parameters_25_d0;
    patches_parameters_25_we0 <= grp_add_patch8_fu_1085_patches_parameters_25_we0;
    patches_parameters_26_address0 <= grp_add_patch8_fu_1085_patches_parameters_26_address0;
    patches_parameters_26_ce0 <= grp_add_patch8_fu_1085_patches_parameters_26_ce0;
    patches_parameters_26_d0 <= grp_add_patch8_fu_1085_patches_parameters_26_d0;
    patches_parameters_26_we0 <= grp_add_patch8_fu_1085_patches_parameters_26_we0;
    patches_parameters_27_address0 <= grp_add_patch8_fu_1085_patches_parameters_27_address0;
    patches_parameters_27_ce0 <= grp_add_patch8_fu_1085_patches_parameters_27_ce0;
    patches_parameters_27_d0 <= grp_add_patch8_fu_1085_patches_parameters_27_d0;
    patches_parameters_27_we0 <= grp_add_patch8_fu_1085_patches_parameters_27_we0;
    patches_parameters_28_address0 <= grp_add_patch8_fu_1085_patches_parameters_28_address0;
    patches_parameters_28_ce0 <= grp_add_patch8_fu_1085_patches_parameters_28_ce0;
    patches_parameters_28_d0 <= grp_add_patch8_fu_1085_patches_parameters_28_d0;
    patches_parameters_28_we0 <= grp_add_patch8_fu_1085_patches_parameters_28_we0;
    patches_parameters_29_address0 <= grp_add_patch8_fu_1085_patches_parameters_29_address0;
    patches_parameters_29_ce0 <= grp_add_patch8_fu_1085_patches_parameters_29_ce0;
    patches_parameters_29_d0 <= grp_add_patch8_fu_1085_patches_parameters_29_d0;
    patches_parameters_29_we0 <= grp_add_patch8_fu_1085_patches_parameters_29_we0;
    patches_parameters_2_address0 <= grp_add_patch8_fu_1085_patches_parameters_2_address0;
    patches_parameters_2_ce0 <= grp_add_patch8_fu_1085_patches_parameters_2_ce0;
    patches_parameters_2_d0 <= grp_add_patch8_fu_1085_patches_parameters_2_d0;
    patches_parameters_2_we0 <= grp_add_patch8_fu_1085_patches_parameters_2_we0;
    patches_parameters_30_address0 <= grp_add_patch8_fu_1085_patches_parameters_30_address0;
    patches_parameters_30_ce0 <= grp_add_patch8_fu_1085_patches_parameters_30_ce0;
    patches_parameters_30_d0 <= grp_add_patch8_fu_1085_patches_parameters_30_d0;
    patches_parameters_30_we0 <= grp_add_patch8_fu_1085_patches_parameters_30_we0;
    patches_parameters_31_address0 <= grp_add_patch8_fu_1085_patches_parameters_31_address0;
    patches_parameters_31_ce0 <= grp_add_patch8_fu_1085_patches_parameters_31_ce0;
    patches_parameters_31_d0 <= grp_add_patch8_fu_1085_patches_parameters_31_d0;
    patches_parameters_31_we0 <= grp_add_patch8_fu_1085_patches_parameters_31_we0;
    patches_parameters_3_address0 <= grp_add_patch8_fu_1085_patches_parameters_3_address0;
    patches_parameters_3_ce0 <= grp_add_patch8_fu_1085_patches_parameters_3_ce0;
    patches_parameters_3_d0 <= grp_add_patch8_fu_1085_patches_parameters_3_d0;
    patches_parameters_3_we0 <= grp_add_patch8_fu_1085_patches_parameters_3_we0;
    patches_parameters_4_address0 <= grp_add_patch8_fu_1085_patches_parameters_4_address0;
    patches_parameters_4_ce0 <= grp_add_patch8_fu_1085_patches_parameters_4_ce0;
    patches_parameters_4_d0 <= grp_add_patch8_fu_1085_patches_parameters_4_d0;
    patches_parameters_4_we0 <= grp_add_patch8_fu_1085_patches_parameters_4_we0;
    patches_parameters_5_address0 <= grp_add_patch8_fu_1085_patches_parameters_5_address0;
    patches_parameters_5_ce0 <= grp_add_patch8_fu_1085_patches_parameters_5_ce0;
    patches_parameters_5_d0 <= grp_add_patch8_fu_1085_patches_parameters_5_d0;
    patches_parameters_5_we0 <= grp_add_patch8_fu_1085_patches_parameters_5_we0;
    patches_parameters_6_address0 <= grp_add_patch8_fu_1085_patches_parameters_6_address0;
    patches_parameters_6_ce0 <= grp_add_patch8_fu_1085_patches_parameters_6_ce0;
    patches_parameters_6_d0 <= grp_add_patch8_fu_1085_patches_parameters_6_d0;
    patches_parameters_6_we0 <= grp_add_patch8_fu_1085_patches_parameters_6_we0;
    patches_parameters_7_address0 <= grp_add_patch8_fu_1085_patches_parameters_7_address0;
    patches_parameters_7_ce0 <= grp_add_patch8_fu_1085_patches_parameters_7_ce0;
    patches_parameters_7_d0 <= grp_add_patch8_fu_1085_patches_parameters_7_d0;
    patches_parameters_7_we0 <= grp_add_patch8_fu_1085_patches_parameters_7_we0;
    patches_parameters_8_address0 <= grp_add_patch8_fu_1085_patches_parameters_8_address0;
    patches_parameters_8_ce0 <= grp_add_patch8_fu_1085_patches_parameters_8_ce0;
    patches_parameters_8_d0 <= grp_add_patch8_fu_1085_patches_parameters_8_d0;
    patches_parameters_8_we0 <= grp_add_patch8_fu_1085_patches_parameters_8_we0;
    patches_parameters_9_address0 <= grp_add_patch8_fu_1085_patches_parameters_9_address0;
    patches_parameters_9_ce0 <= grp_add_patch8_fu_1085_patches_parameters_9_ce0;
    patches_parameters_9_d0 <= grp_add_patch8_fu_1085_patches_parameters_9_d0;
    patches_parameters_9_we0 <= grp_add_patch8_fu_1085_patches_parameters_9_we0;
    patches_superpoints_0_address0 <= grp_add_patch8_fu_1085_patches_superpoints_0_address0;
    patches_superpoints_0_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_0_ce0;
    patches_superpoints_0_d0 <= grp_add_patch8_fu_1085_patches_superpoints_0_d0;
    patches_superpoints_0_we0 <= grp_add_patch8_fu_1085_patches_superpoints_0_we0;
    patches_superpoints_10_address0 <= grp_add_patch8_fu_1085_patches_superpoints_10_address0;
    patches_superpoints_10_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_10_ce0;
    patches_superpoints_10_d0 <= grp_add_patch8_fu_1085_patches_superpoints_10_d0;
    patches_superpoints_10_we0 <= grp_add_patch8_fu_1085_patches_superpoints_10_we0;
    patches_superpoints_11_address0 <= grp_add_patch8_fu_1085_patches_superpoints_11_address0;
    patches_superpoints_11_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_11_ce0;
    patches_superpoints_11_d0 <= grp_add_patch8_fu_1085_patches_superpoints_11_d0;
    patches_superpoints_11_we0 <= grp_add_patch8_fu_1085_patches_superpoints_11_we0;
    patches_superpoints_12_address0 <= grp_add_patch8_fu_1085_patches_superpoints_12_address0;
    patches_superpoints_12_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_12_ce0;
    patches_superpoints_12_d0 <= grp_add_patch8_fu_1085_patches_superpoints_12_d0;
    patches_superpoints_12_we0 <= grp_add_patch8_fu_1085_patches_superpoints_12_we0;
    patches_superpoints_13_address0 <= grp_add_patch8_fu_1085_patches_superpoints_13_address0;
    patches_superpoints_13_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_13_ce0;
    patches_superpoints_13_d0 <= grp_add_patch8_fu_1085_patches_superpoints_13_d0;
    patches_superpoints_13_we0 <= grp_add_patch8_fu_1085_patches_superpoints_13_we0;
    patches_superpoints_14_address0 <= grp_add_patch8_fu_1085_patches_superpoints_14_address0;
    patches_superpoints_14_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_14_ce0;
    patches_superpoints_14_d0 <= grp_add_patch8_fu_1085_patches_superpoints_14_d0;
    patches_superpoints_14_we0 <= grp_add_patch8_fu_1085_patches_superpoints_14_we0;
    patches_superpoints_15_address0 <= grp_add_patch8_fu_1085_patches_superpoints_15_address0;
    patches_superpoints_15_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_15_ce0;
    patches_superpoints_15_d0 <= grp_add_patch8_fu_1085_patches_superpoints_15_d0;
    patches_superpoints_15_we0 <= grp_add_patch8_fu_1085_patches_superpoints_15_we0;
    patches_superpoints_16_address0 <= grp_add_patch8_fu_1085_patches_superpoints_16_address0;
    patches_superpoints_16_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_16_ce0;
    patches_superpoints_16_d0 <= grp_add_patch8_fu_1085_patches_superpoints_16_d0;
    patches_superpoints_16_we0 <= grp_add_patch8_fu_1085_patches_superpoints_16_we0;
    patches_superpoints_17_address0 <= grp_add_patch8_fu_1085_patches_superpoints_17_address0;
    patches_superpoints_17_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_17_ce0;
    patches_superpoints_17_d0 <= grp_add_patch8_fu_1085_patches_superpoints_17_d0;
    patches_superpoints_17_we0 <= grp_add_patch8_fu_1085_patches_superpoints_17_we0;
    patches_superpoints_18_address0 <= grp_add_patch8_fu_1085_patches_superpoints_18_address0;
    patches_superpoints_18_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_18_ce0;
    patches_superpoints_18_d0 <= grp_add_patch8_fu_1085_patches_superpoints_18_d0;
    patches_superpoints_18_we0 <= grp_add_patch8_fu_1085_patches_superpoints_18_we0;
    patches_superpoints_19_address0 <= grp_add_patch8_fu_1085_patches_superpoints_19_address0;
    patches_superpoints_19_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_19_ce0;
    patches_superpoints_19_d0 <= grp_add_patch8_fu_1085_patches_superpoints_19_d0;
    patches_superpoints_19_we0 <= grp_add_patch8_fu_1085_patches_superpoints_19_we0;
    patches_superpoints_1_address0 <= grp_add_patch8_fu_1085_patches_superpoints_1_address0;
    patches_superpoints_1_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_1_ce0;
    patches_superpoints_1_d0 <= grp_add_patch8_fu_1085_patches_superpoints_1_d0;
    patches_superpoints_1_we0 <= grp_add_patch8_fu_1085_patches_superpoints_1_we0;
    patches_superpoints_20_address0 <= grp_add_patch8_fu_1085_patches_superpoints_20_address0;
    patches_superpoints_20_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_20_ce0;
    patches_superpoints_20_d0 <= grp_add_patch8_fu_1085_patches_superpoints_20_d0;
    patches_superpoints_20_we0 <= grp_add_patch8_fu_1085_patches_superpoints_20_we0;
    patches_superpoints_21_address0 <= grp_add_patch8_fu_1085_patches_superpoints_21_address0;
    patches_superpoints_21_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_21_ce0;
    patches_superpoints_21_d0 <= grp_add_patch8_fu_1085_patches_superpoints_21_d0;
    patches_superpoints_21_we0 <= grp_add_patch8_fu_1085_patches_superpoints_21_we0;
    patches_superpoints_22_address0 <= grp_add_patch8_fu_1085_patches_superpoints_22_address0;
    patches_superpoints_22_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_22_ce0;
    patches_superpoints_22_d0 <= grp_add_patch8_fu_1085_patches_superpoints_22_d0;
    patches_superpoints_22_we0 <= grp_add_patch8_fu_1085_patches_superpoints_22_we0;
    patches_superpoints_23_address0 <= grp_add_patch8_fu_1085_patches_superpoints_23_address0;
    patches_superpoints_23_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_23_ce0;
    patches_superpoints_23_d0 <= grp_add_patch8_fu_1085_patches_superpoints_23_d0;
    patches_superpoints_23_we0 <= grp_add_patch8_fu_1085_patches_superpoints_23_we0;
    patches_superpoints_24_address0 <= grp_add_patch8_fu_1085_patches_superpoints_24_address0;
    patches_superpoints_24_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_24_ce0;
    patches_superpoints_24_d0 <= grp_add_patch8_fu_1085_patches_superpoints_24_d0;
    patches_superpoints_24_we0 <= grp_add_patch8_fu_1085_patches_superpoints_24_we0;
    patches_superpoints_25_address0 <= grp_add_patch8_fu_1085_patches_superpoints_25_address0;
    patches_superpoints_25_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_25_ce0;
    patches_superpoints_25_d0 <= grp_add_patch8_fu_1085_patches_superpoints_25_d0;
    patches_superpoints_25_we0 <= grp_add_patch8_fu_1085_patches_superpoints_25_we0;
    patches_superpoints_26_address0 <= grp_add_patch8_fu_1085_patches_superpoints_26_address0;
    patches_superpoints_26_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_26_ce0;
    patches_superpoints_26_d0 <= grp_add_patch8_fu_1085_patches_superpoints_26_d0;
    patches_superpoints_26_we0 <= grp_add_patch8_fu_1085_patches_superpoints_26_we0;
    patches_superpoints_27_address0 <= grp_add_patch8_fu_1085_patches_superpoints_27_address0;
    patches_superpoints_27_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_27_ce0;
    patches_superpoints_27_d0 <= grp_add_patch8_fu_1085_patches_superpoints_27_d0;
    patches_superpoints_27_we0 <= grp_add_patch8_fu_1085_patches_superpoints_27_we0;
    patches_superpoints_28_address0 <= grp_add_patch8_fu_1085_patches_superpoints_28_address0;
    patches_superpoints_28_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_28_ce0;
    patches_superpoints_28_d0 <= grp_add_patch8_fu_1085_patches_superpoints_28_d0;
    patches_superpoints_28_we0 <= grp_add_patch8_fu_1085_patches_superpoints_28_we0;
    patches_superpoints_29_address0 <= grp_add_patch8_fu_1085_patches_superpoints_29_address0;
    patches_superpoints_29_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_29_ce0;
    patches_superpoints_29_d0 <= grp_add_patch8_fu_1085_patches_superpoints_29_d0;
    patches_superpoints_29_we0 <= grp_add_patch8_fu_1085_patches_superpoints_29_we0;
    patches_superpoints_2_address0 <= grp_add_patch8_fu_1085_patches_superpoints_2_address0;
    patches_superpoints_2_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_2_ce0;
    patches_superpoints_2_d0 <= grp_add_patch8_fu_1085_patches_superpoints_2_d0;
    patches_superpoints_2_we0 <= grp_add_patch8_fu_1085_patches_superpoints_2_we0;
    patches_superpoints_30_address0 <= grp_add_patch8_fu_1085_patches_superpoints_30_address0;
    patches_superpoints_30_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_30_ce0;
    patches_superpoints_30_d0 <= grp_add_patch8_fu_1085_patches_superpoints_30_d0;
    patches_superpoints_30_we0 <= grp_add_patch8_fu_1085_patches_superpoints_30_we0;
    patches_superpoints_31_address0 <= grp_add_patch8_fu_1085_patches_superpoints_31_address0;
    patches_superpoints_31_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_31_ce0;
    patches_superpoints_31_d0 <= grp_add_patch8_fu_1085_patches_superpoints_31_d0;
    patches_superpoints_31_we0 <= grp_add_patch8_fu_1085_patches_superpoints_31_we0;
    patches_superpoints_3_address0 <= grp_add_patch8_fu_1085_patches_superpoints_3_address0;
    patches_superpoints_3_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_3_ce0;
    patches_superpoints_3_d0 <= grp_add_patch8_fu_1085_patches_superpoints_3_d0;
    patches_superpoints_3_we0 <= grp_add_patch8_fu_1085_patches_superpoints_3_we0;
    patches_superpoints_4_address0 <= grp_add_patch8_fu_1085_patches_superpoints_4_address0;
    patches_superpoints_4_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_4_ce0;
    patches_superpoints_4_d0 <= grp_add_patch8_fu_1085_patches_superpoints_4_d0;
    patches_superpoints_4_we0 <= grp_add_patch8_fu_1085_patches_superpoints_4_we0;
    patches_superpoints_5_address0 <= grp_add_patch8_fu_1085_patches_superpoints_5_address0;
    patches_superpoints_5_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_5_ce0;
    patches_superpoints_5_d0 <= grp_add_patch8_fu_1085_patches_superpoints_5_d0;
    patches_superpoints_5_we0 <= grp_add_patch8_fu_1085_patches_superpoints_5_we0;
    patches_superpoints_6_address0 <= grp_add_patch8_fu_1085_patches_superpoints_6_address0;
    patches_superpoints_6_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_6_ce0;
    patches_superpoints_6_d0 <= grp_add_patch8_fu_1085_patches_superpoints_6_d0;
    patches_superpoints_6_we0 <= grp_add_patch8_fu_1085_patches_superpoints_6_we0;
    patches_superpoints_7_address0 <= grp_add_patch8_fu_1085_patches_superpoints_7_address0;
    patches_superpoints_7_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_7_ce0;
    patches_superpoints_7_d0 <= grp_add_patch8_fu_1085_patches_superpoints_7_d0;
    patches_superpoints_7_we0 <= grp_add_patch8_fu_1085_patches_superpoints_7_we0;
    patches_superpoints_8_address0 <= grp_add_patch8_fu_1085_patches_superpoints_8_address0;
    patches_superpoints_8_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_8_ce0;
    patches_superpoints_8_d0 <= grp_add_patch8_fu_1085_patches_superpoints_8_d0;
    patches_superpoints_8_we0 <= grp_add_patch8_fu_1085_patches_superpoints_8_we0;
    patches_superpoints_9_address0 <= grp_add_patch8_fu_1085_patches_superpoints_9_address0;
    patches_superpoints_9_ce0 <= grp_add_patch8_fu_1085_patches_superpoints_9_ce0;
    patches_superpoints_9_d0 <= grp_add_patch8_fu_1085_patches_superpoints_9_d0;
    patches_superpoints_9_we0 <= grp_add_patch8_fu_1085_patches_superpoints_9_we0;
    select_ln1053_3_fu_1321_p3 <= 
        add_ln1053_fu_1283_p2 when (icmp_ln1055_fu_1289_p2(0) = '1') else 
        a_reg_802;
    select_ln1053_fu_1295_p3 <= 
        ap_const_lv5_0 when (icmp_ln1055_fu_1289_p2(0) = '1') else 
        b_reg_824;
    select_ln1055_5_fu_1349_p3 <= 
        add_ln1055_fu_1329_p2 when (and_ln1053_fu_1315_p2(0) = '1') else 
        select_ln1053_fu_1295_p3;
    select_ln1055_6_fu_1410_p3 <= 
        ap_const_lv7_1 when (icmp_ln1055_fu_1289_p2(0) = '1') else 
        add_ln1055_3_fu_1404_p2;
    select_ln1055_fu_1341_p3 <= 
        ap_const_lv2_0 when (or_ln1055_fu_1335_p2(0) = '1') else 
        c_reg_835;
    select_ln1078_3_fu_1488_p3 <= 
        add_ln1078_fu_1450_p2 when (icmp_ln1080_fu_1456_p2(0) = '1') else 
        b_9_reg_891;
    select_ln1078_fu_1462_p3 <= 
        ap_const_lv5_0 when (icmp_ln1080_fu_1456_p2(0) = '1') else 
        c_7_reg_913;
    select_ln1080_5_fu_1516_p3 <= 
        add_ln1080_fu_1496_p2 when (and_ln1078_fu_1482_p2(0) = '1') else 
        select_ln1078_fu_1462_p3;
    select_ln1080_6_fu_1577_p3 <= 
        ap_const_lv7_1 when (icmp_ln1080_fu_1456_p2(0) = '1') else 
        add_ln1080_3_fu_1571_p2;
    select_ln1080_fu_1508_p3 <= 
        ap_const_lv2_0 when (or_ln1080_fu_1502_p2(0) = '1') else 
        d_reg_924;
    select_ln1090_3_fu_1635_p3 <= 
        add_ln1090_fu_1597_p2 when (icmp_ln1092_fu_1603_p2(0) = '1') else 
        b_10_reg_946;
    select_ln1090_fu_1609_p3 <= 
        ap_const_lv3_0 when (icmp_ln1092_fu_1603_p2(0) = '1') else 
        c_8_reg_968;
    select_ln1092_5_fu_1663_p3 <= 
        add_ln1092_fu_1643_p2 when (and_ln1090_fu_1629_p2(0) = '1') else 
        select_ln1090_fu_1609_p3;
    select_ln1092_6_fu_1729_p3 <= 
        ap_const_lv6_1 when (icmp_ln1092_fu_1603_p2(0) = '1') else 
        add_ln1092_3_fu_1723_p2;
    select_ln1092_fu_1655_p3 <= 
        ap_const_lv3_0 when (or_ln1092_fu_1649_p2(0) = '1') else 
        d_6_reg_979;
    select_ln80_3_fu_1782_p3 <= 
        i_20_fu_1762_p2 when (icmp_ln83_fu_1768_p2(0) = '1') else 
        ap_phi_mux_i_18_phi_fu_1005_p4;
    select_ln80_fu_1774_p3 <= 
        ap_const_lv5_0 when (icmp_ln83_fu_1768_p2(0) = '1') else 
        ap_phi_mux_a_6_phi_fu_1027_p4;
    select_ln83_5_fu_1832_p3 <= 
        add_ln83_fu_1812_p2 when (and_ln80_fu_1806_p2(0) = '1') else 
        select_ln80_fu_1774_p3;
    select_ln83_6_fu_1898_p3 <= 
        ap_const_lv7_1 when (icmp_ln83_fu_1768_p2(0) = '1') else 
        add_ln83_3_fu_1892_p2;
    select_ln83_fu_1824_p3 <= 
        ap_const_lv2_0 when (or_ln83_fu_1818_p2(0) = '1') else 
        b_11_reg_1034;
        sext_ln1103_fu_1737_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(superpoint_count_assign_reg_846),64));

        sext_ln29_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z1_max_3_fu_1985_p3),64));

        sext_ln31_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z1_min_3_fu_1973_p3),64));

    sub_ln1059_fu_1373_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1365_p3) - unsigned(zext_ln1059_fu_1357_p1));
    sub_ln1084_fu_1540_p2 <= std_logic_vector(unsigned(p_shl2_cast_fu_1532_p3) - unsigned(zext_ln1084_fu_1524_p1));
    sub_ln1096_fu_1695_p2 <= std_logic_vector(unsigned(p_shl3_cast_fu_1675_p3) - unsigned(zext_ln1096_fu_1691_p1));
    sub_ln59_fu_2054_p2 <= std_logic_vector(unsigned(tmp_121_cast_fu_2034_p3) - unsigned(tmp_123_cast_fu_2046_p3));
    sub_ln60_fu_2108_p2 <= std_logic_vector(unsigned(tmp_125_fu_2088_p3) - unsigned(zext_ln60_fu_2104_p1));
    sub_ln88_fu_1856_p2 <= std_logic_vector(unsigned(p_shl5_cast_fu_1848_p3) - unsigned(zext_ln88_fu_1840_p1));
    temp_address0 <= grp_makeSuperPoint_alignedToLine_fu_1057_temp_address0;
    temp_ce0 <= grp_makeSuperPoint_alignedToLine_fu_1057_temp_ce0;
    temp_d0 <= grp_makeSuperPoint_alignedToLine_fu_1057_temp_d0;
    temp_we0 <= grp_makeSuperPoint_alignedToLine_fu_1057_temp_we0;
    tmp_121_cast_fu_2034_p3 <= (trunc_ln59_fu_2030_p1 & ap_const_lv3_0);
    tmp_123_cast_fu_2046_p3 <= (trunc_ln59_3_fu_2042_p1 & ap_const_lv1_0);
    tmp_125_fu_2088_p3 <= (trunc_ln60_fu_2084_p1 & ap_const_lv3_0);
    tmp_127_fu_2096_p3 <= (trunc_ln60_fu_2084_p1 & ap_const_lv1_0);
    tmp_174_fu_1683_p3 <= (select_ln1092_5_fu_1663_p3 & ap_const_lv1_0);
    tmp_175_fu_2014_p4 <= empty_119_fu_368(31 downto 2);
    trunc_ln1059_fu_1361_p1 <= select_ln1055_5_fu_1349_p3(4 - 1 downto 0);
    trunc_ln1084_fu_1528_p1 <= select_ln1080_5_fu_1516_p3(4 - 1 downto 0);
    trunc_ln1096_fu_1671_p1 <= select_ln1092_5_fu_1663_p3(2 - 1 downto 0);
    trunc_ln28_fu_1945_p1 <= z1_min_fu_1937_p3(26 - 1 downto 0);
    trunc_ln29_fu_1963_p1 <= z1_max_fu_1955_p3(26 - 1 downto 0);
    trunc_ln48_fu_2010_p1 <= ap_phi_mux_i_21_phi_fu_1049_p4(3 - 1 downto 0);
    trunc_ln59_3_fu_2042_p1 <= empty_119_fu_368(4 - 1 downto 0);
    trunc_ln59_fu_2030_p1 <= empty_119_fu_368(2 - 1 downto 0);
    trunc_ln60_fu_2084_p1 <= NPpatches_parameters_4_q1(2 - 1 downto 0);
    trunc_ln80_fu_1790_p1 <= select_ln80_3_fu_1782_p3(3 - 1 downto 0);
    trunc_ln88_fu_1844_p1 <= select_ln83_5_fu_1832_p3(4 - 1 downto 0);
    xor_ln1053_fu_1303_p2 <= (icmp_ln1055_fu_1289_p2 xor ap_const_lv1_1);
    xor_ln1078_fu_1470_p2 <= (icmp_ln1080_fu_1456_p2 xor ap_const_lv1_1);
    xor_ln1090_fu_1617_p2 <= (icmp_ln1092_fu_1603_p2 xor ap_const_lv1_1);
    xor_ln80_fu_1794_p2 <= (icmp_ln83_fu_1768_p2 xor ap_const_lv1_1);
    z1_max_3_fu_1985_p3 <= 
        ap_const_lv26_15EF424 when (icmp_ln31_fu_1967_p2(0) = '1') else 
        trunc_ln29_fu_1963_p1;
    z1_max_fu_1955_p3 <= 
        NPpatches_superpoints_0_q0 when (icmp_ln29_fu_1949_p2(0) = '1') else 
        ap_const_lv64_14FB1E4;
    z1_min_3_fu_1973_p3 <= 
        ap_const_lv26_15EF424 when (icmp_ln31_fu_1967_p2(0) = '1') else 
        trunc_ln28_fu_1945_p1;
    z1_min_fu_1937_p3 <= 
        ap_const_lv64_FFFFFFFFFEB04E1C when (icmp_ln28_fu_1931_p2(0) = '1') else 
        NPpatches_superpoints_0_q1;
    zext_ln1059_5_fu_1379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1055_fu_1341_p3),6));
    zext_ln1059_6_fu_1389_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1059_fu_1383_p2),64));
    zext_ln1059_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1055_5_fu_1349_p3),6));
    zext_ln1084_5_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1080_fu_1508_p3),6));
    zext_ln1084_6_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1084_fu_1550_p2),64));
    zext_ln1084_fu_1524_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1080_5_fu_1516_p3),6));
    zext_ln1096_5_fu_1701_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1092_fu_1655_p3),5));
    zext_ln1096_6_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1096_fu_1705_p2),64));
    zext_ln1096_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_174_fu_1683_p3),5));
    zext_ln51_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_2060_p2),32));
    zext_ln59_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln59_reg_2557_pp4_iter3_reg),64));
    zext_ln60_3_fu_2169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln60_fu_2164_p2),64));
    zext_ln60_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_127_fu_2096_p3),5));
    zext_ln61_fu_2179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln61_fu_2174_p2),64));
    zext_ln62_fu_2189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln62_fu_2184_p2),64));
    zext_ln63_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln63_fu_2114_p2),64));
    zext_ln64_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln64_fu_2125_p2),64));
    zext_ln88_5_fu_1862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_fu_1824_p3),6));
    zext_ln88_6_fu_1872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_fu_1866_p2),64));
    zext_ln88_fu_1840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln83_5_fu_1832_p3),6));
end behav;
