# Reading C:/intelFPGA_lite_new/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite_new/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Shared/3TB4_labs/lab5 {C:/Shared/3TB4_labs/lab5/branch_logic.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:16:43 on Apr 12,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Shared/3TB4_labs/lab5" C:/Shared/3TB4_labs/lab5/branch_logic.v 
# -- Compiling module branch_logic
# 
# Top level modules:
# 	branch_logic
# End time: 00:16:43 on Apr 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
