{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "26", "@year": "2019", "@timestamp": "2019-12-26T05:20:04.000004-05:00", "@month": "12"}, "ait:date-sort": {"@day": "01", "@year": "2009", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETIUA"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Jo\u00e3o F.", "preferred-name": {"ce:given-name": "Jo\u00e3o F.", "ce:initials": "J.F.", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}, "@seq": "3", "ce:initials": "J.F.", "@_fa": "true", "ce:surname": "Lima", "@auid": "57199424877", "ce:indexed-name": "Lima J.F."}]}], "citation-title": "Design and implementation of communicating fixed and variable instruction set processors", "abstracts": "The paper describes a computational system that is composed of a special-purpose processor augmented by an application-targeted coprocessor with variable instruction set. The primary objective is to form the processor architecture in such a way that is the most appropriate to a selected scope of applications and to optimize instructions of the coprocessor for a particular application. As an example the scope of combinatorial search algorithms was examined and experiments were carried out and analyzed with the relevant system implemented in FPGAs. \u00a9 2009 IEEE.", "correspondence": {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "DETIUA"}, {"$": "IEETA"}, {"$": "University of Aveiro"}]}, "person": {"ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Combinatorial search algorithms", "@xml:lang": "eng"}, {"$": "Computational system", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. Conf. Comput. Electr. Eng., ICCEE", "@country": "usa", "issuetitle": "2009 International Conference on Computer and Electrical Engineering, ICCEE 2009", "volisspag": {"voliss": {"@volume": "1"}, "pagerange": {"@first": "163", "@last": "167"}}, "@type": "p", "publicationyear": {"@first": "2009"}, "isbn": {"$": "9780769539256", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings", "procpartno": "1 of 2"}, "confevent": {"confname": "2009 International Conference on Computer and Electrical Engineering, ICCEE 2009", "confsponsors": {"confsponsor": [{"$": "International Association of Computer"}, {"$": "Science and Information Technology (IACSIT)"}], "@complete": "y"}, "confcatnumber": "P3925", "conflocation": {"city-group": "Dubai", "@country": "are"}, "confcode": "79725", "confdate": {"enddate": {"@day": "30", "@year": "2009", "@month": "12"}, "startdate": {"@day": "28", "@year": "2009", "@month": "12"}}}}}, "sourcetitle": "2009 International Conference on Computer and Electrical Engineering, ICCEE 2009", "article-number": "5380645", "@srcid": "19700169421", "publicationdate": {"year": "2009", "date-text": {"@xfab-added": "true", "$": "2009"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "933.1", "classification-description": "Crystalline Solids"}, {"classification-code": "921.4", "classification-description": "Combinatorial Mathematics, Includes Graph Theory, Set Theory"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "761", "classification-description": "Nanotechnology"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "709", "classification-description": "Electrical Engineering, General"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2010 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "12", "@year": "2010", "@month": "04"}}, "itemidlist": {"itemid": [{"$": "358575017", "@idtype": "PUI"}, {"$": "20101512832918", "@idtype": "CPX"}, {"$": "77950495089", "@idtype": "SCP"}, {"$": "77950495089", "@idtype": "SGR"}], "ce:doi": "10.1109/ICCEE.2009.238"}}, "tail": {"bibliography": {"@refcount": "12", "reference": [{"ref-fulltext": "D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini, G. De Micheli, \"Network-on-Chip design and synthesis outlook\", Integration, the VLSI Journal 41, 2008, pp. 340-359.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Network-on-Chip design and synthesis outlook"}, "refd-itemidlist": {"itemid": {"$": "43049181319", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "41"}, "pagerange": {"@first": "340", "@last": "359"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Atienza", "ce:indexed-name": "Atienza D."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Angiolini", "ce:indexed-name": "Angiolini F."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Murali", "ce:indexed-name": "Murali S."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Pullini", "ce:indexed-name": "Pullini A."}, {"@seq": "5", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}, {"@seq": "6", "ce:initials": "G.", "@_fa": "true", "ce:surname": "De Micheli", "ce:indexed-name": "De Micheli G."}]}, "ref-sourcetitle": "Integration, the VLSI Journal"}}, {"ref-fulltext": "A. Sangiovanni Vincentelli, D. Densmore, J. Cong, R. Marculescu, \"System-Level Synthesis - Functions, Architectures, and Communications\", ASP DAC 2008 Tutorial.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "77950482164", "@idtype": "SGR"}}, "ref-text": "ASP DAC Tutorial", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.S.", "@_fa": "true", "ce:surname": "Vincentelli", "ce:indexed-name": "Vincentelli A.S."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Densmore", "ce:indexed-name": "Densmore D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cong", "ce:indexed-name": "Cong J."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Marculescu", "ce:indexed-name": "Marculescu R."}]}, "ref-sourcetitle": "System-Level Synthesis - Functions, Architectures, and Communications"}}, {"ref-fulltext": "J. Liu, F. Chow, T. Kong, R. Roy, \"Variable Instruction Set Architecture and Its Compiler Support\", IEEE Trans. on Computers, vol.52, no.7, July 2003, pp. 881-895.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Variable Instruction Set Architecture and Its Compiler Support"}, "refd-itemidlist": {"itemid": {"$": "0042850573", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "52", "@issue": "7"}, "pagerange": {"@first": "881", "@last": "895"}}, "ref-text": "July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu J."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Chow", "ce:indexed-name": "Chow F."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kong", "ce:indexed-name": "Kong T."}, {"@seq": "4", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Roy", "ce:indexed-name": "Roy R."}]}, "ref-sourcetitle": "IEEE Trans. on Computers"}}, {"ref-fulltext": "Available at: http://www-md.e-technik.unirostock. de/lehre/vlsi-i/proc8/ index.html.", "@id": "4", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www-md.e-technik.unirostock.de/lehre/vlsi_i/proc8/index.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77950463708", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Design Methods for FPGA-based implementation of combinatorial Search Algorithms\", Proc. Int. Workshop on SoC Design - IWSOC'2006, Yogyakarta, Indonesia, Dec. 2006, pp. 359-368.", "@id": "5", "ref-info": {"ref-title": {"ref-titletext": "Design Methods for FPGA-based implementation of combinatorial Search Algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. Int. Workshop on SoC Design - IWSOC'2006, Yogyakarta, Indonesia, Dec. 2006"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Oliveira, A.B. Ferrari, \"A Dynamically Reconfigurable Accelerator for Operations over Boolean and Ternary Vectors\", Euromicro Symp. on Digital System Design, Turkey, pp. 222-229, 2003.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "A Dynamically Reconfigurable Accelerator for Operations over Boolean and Ternary Vectors"}, "refd-itemidlist": {"itemid": {"$": "20344362539", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "222", "@last": "229"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Oliveira", "ce:indexed-name": "Oliveira A."}, {"@seq": "4", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Euromicro Symp. on Digital System Design, Turkey"}}, {"ref-fulltext": "V. Sklyarov, \"Reconfigurable models of finite state machines and their implementation in FPGAs\", Journal of Sys. Arch., 47, 2002, pp. 1043-1064.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "ref-title": {"ref-titletext": "Reconfigurable models of finite state machines and their implementation in FPGAs"}, "refd-itemidlist": {"itemid": {"$": "0036684805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "47"}, "pagerange": {"@first": "1043", "@last": "1064"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Journal of Sys. Arch."}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and Their Use for Digital Control\", IEEE Trans. on VLSI Systems, vol.7, no.2, pp. 222-228, 1999.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical Finite-State Machines and Their Use for Digital Control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Trans. on VLSI Systems"}}, {"ref-fulltext": "CC1101 Low-Cost Low-Power Sub-1GHz RF Transceiver: www.ti.com.", "@id": "9", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.ti.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77950462235", "@idtype": "SGR"}}, "ref-text": "CC1101", "ref-sourcetitle": "Low-Cost Low-Power Sub-1GHz RF Transceiver"}}, {"ref-fulltext": "Available at: http://www.digilentinc.com/.", "@id": "10", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77950488994", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "Available at: http://www.embeddedstar.com/press/content/2005/5/ embedded18313. html.", "@id": "11", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.embeddedstar.com/press/content/2005/5/embedded18313.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77950483442", "@idtype": "SGR"}}, "ref-text": "Available at"}}, {"ref-fulltext": "J. Lima, \"Remotely Reprogrammed Variable Instruction Set Processor\", M.Sc. Thesis, University of Aveiro, Portugal, 2009. Available at: http://radiosrd.com.sapo.pt/thesis.rar.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-website": {"ce:e-address": {"$": "http://radiosrd.com.sapo.pt/thesis.rar", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "77950487217", "@idtype": "SGR"}}, "ref-text": "M.Sc. Thesis, University of Aveiro, Portugal, Available at", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}]}, "ref-sourcetitle": "Remotely Reprogrammed Variable Instruction Set Processor"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "p", "eid": "2-s2.0-77950495089", "dc:description": "The paper describes a computational system that is composed of a special-purpose processor augmented by an application-targeted coprocessor with variable instruction set. The primary objective is to form the processor architecture in such a way that is the most appropriate to a selected scope of applications and to optimize instructions of the coprocessor for a particular application. As an example the scope of combinatorial search algorithms was examined and experiments were carried out and analyzed with the relevant system implemented in FPGAs. \u00a9 2009 IEEE.", "prism:coverDate": "2009-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/77950495089", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/77950495089"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=77950495089&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=77950495089&origin=inward"}], "prism:isbn": "9780769539256", "prism:publicationName": "2009 International Conference on Computer and Electrical Engineering, ICCEE 2009", "source-id": "19700169421", "citedby-count": "4", "prism:volume": "1", "subtype": "cp", "prism:pageRange": "163-167", "dc:title": "Design and implementation of communicating fixed and variable instruction set processors", "prism:endingPage": "167", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICCEE.2009.238", "prism:startingPage": "163", "article-number": "5380645", "dc:identifier": "SCOPUS_ID:77950495089"}, "idxterms": {"mainterm": [{"$": "Co-processors", "@weight": "a", "@candidate": "n"}, {"$": "Combinatorial search", "@weight": "a", "@candidate": "n"}, {"$": "Computational system", "@weight": "a", "@candidate": "n"}, {"$": "Instruction set", "@weight": "a", "@candidate": "n"}, {"$": "Instruction set processors", "@weight": "a", "@candidate": "n"}, {"$": "Primary objective", "@weight": "a", "@candidate": "n"}, {"$": "Processor architectures", "@weight": "a", "@candidate": "n"}, {"$": "Scope of application", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Combinatorial search algorithms"}, {"@_fa": "true", "$": "Computational system"}, {"@_fa": "true", "$": "FPGA"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o F.", "preferred-name": {"ce:given-name": "Jo\u00e3o F.", "ce:initials": "J.F.", "ce:surname": "Lima", "ce:indexed-name": "Lima J."}, "@seq": "3", "ce:initials": "J.F.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Lima", "@auid": "57199424877", "author-url": "https://api.elsevier.com/content/author/author_id/57199424877", "ce:indexed-name": "Lima J.F."}]}}