// Seed: 1485815666
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    output uwire id_9,
    input wand id_10
    , id_20,
    input tri0 id_11,
    input tri0 void id_12,
    input tri0 id_13,
    input wor id_14,
    input wand id_15,
    input wand id_16,
    input tri0 id_17,
    input wand id_18
);
  assign id_2 = id_4;
  always id_20 <= 1;
  always begin : LABEL_0
    if (1'b0) begin : LABEL_0
      id_2 = 1;
    end
  end
  tri id_21 = id_18;
  wire id_22 = id_22, id_23, id_24, id_25, id_26, id_27;
  wire id_28;
  assign id_23 = ~1;
  wire id_29 = id_18, id_30;
  id_31(
      1 ? 1'b0 : id_8
  );
  assign id_26 = id_22;
  assign id_21 = 1;
  wire id_32;
  assign id_21 = id_29;
  assign module_1.id_9 = 0;
  string id_33 = "";
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6,
    output wor id_7,
    output wire id_8,
    output wand id_9,
    input supply0 id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri1 id_16
);
  wire id_18;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_5,
      id_4,
      id_6,
      id_6,
      id_6,
      id_11,
      id_15,
      id_9,
      id_6,
      id_0,
      id_10,
      id_11,
      id_16,
      id_0,
      id_2,
      id_6,
      id_10
  );
endmodule
