$date
	Sat Oct 22 23:32:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#23278
b100 &
b100 %
1$
b100 !
1"
#23279
0"
#23282
b10 &
b10 %
#23286
b1 &
1#
b1 %
#23290
b0 &
b0 %
0#
0$
#1037955
b11 !
1"
#1037958
b11 &
b11 %
1$
#1037959
0"
#1037962
b1010 &
b1010 %
#1037966
b101 &
b101 %
#1037970
b10000 &
b10000 %
#1037974
b1000 &
b1000 %
#1037978
b100 &
b100 %
#1037982
b10 &
b10 %
#1037986
b1 &
b1 %
1#
#1037990
b0 &
0#
b0 %
0$
#2048168
b10100 !
1"
#2048170
b10100 &
b10100 %
1$
#2048171
0"
#2048174
b1010 &
b1010 %
#2048178
b101 &
b101 %
#2048182
b10000 &
b10000 %
#2048186
b1000 &
b1000 %
#2048190
b100 &
b100 %
#2048194
b10 &
b10 %
#2048198
b1 &
1#
b1 %
#2048202
b0 &
b0 %
0#
0$
#4500012
