Timing Analyzer report for SUPER_IO_BOARD
Sun Nov 19 12:42:47 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|cpuClock'
 13. Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 14. Slow 1200mV 85C Model Setup: 'CLK_50'
 15. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 16. Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 17. Slow 1200mV 85C Model Setup: 'FPGA_UART_8255_SELECT-'
 18. Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 19. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Setup: 'FPGA_S100_SERIAL_PORTS-'
 21. Slow 1200mV 85C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 22. Slow 1200mV 85C Model Setup: 'FPGA_SPI_I2C_PORTS-'
 23. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 25. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|cpuClock'
 26. Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 27. Slow 1200mV 85C Model Hold: 'FPGA_SPI_I2C_PORTS-'
 28. Slow 1200mV 85C Model Hold: 'FPGA_S100_SERIAL_PORTS-'
 29. Slow 1200mV 85C Model Hold: 'CLK_50'
 30. Slow 1200mV 85C Model Hold: 'FPGA_UART_8255_SELECT-'
 31. Slow 1200mV 85C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 32. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 34. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 35. Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 36. Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 37. Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|cpuClock'
 38. Slow 1200mV 85C Model Recovery: 'FPGA_INTERFACE_PORTS-'
 39. Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 40. Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 41. Slow 1200mV 85C Model Recovery: 'FPGA_BOARD_RESET-'
 42. Slow 1200mV 85C Model Recovery: 'FPGA_UART_8255_SELECT-'
 43. Slow 1200mV 85C Model Recovery: 'CLK_50'
 44. Slow 1200mV 85C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'
 45. Slow 1200mV 85C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'
 46. Slow 1200mV 85C Model Recovery: 'FPGA_SPI_I2C_PORTS-'
 47. Slow 1200mV 85C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 48. Slow 1200mV 85C Model Removal: 'FPGA_UART_8255_SELECT-'
 49. Slow 1200mV 85C Model Removal: 'FPGA_S100_SERIAL_PORTS-'
 50. Slow 1200mV 85C Model Removal: 'FPGA_INTERFACE_PORTS-'
 51. Slow 1200mV 85C Model Removal: 'FPGA_SPI_I2C_PORTS-'
 52. Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 53. Slow 1200mV 85C Model Removal: 'FPGA_BOARD_RESET-'
 54. Slow 1200mV 85C Model Removal: 'Microcomputer:inst|cpuClock'
 55. Slow 1200mV 85C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'
 56. Slow 1200mV 85C Model Removal: 'CLK_50'
 57. Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 58. Slow 1200mV 85C Model Metastability Summary
 59. Slow 1200mV 0C Model Fmax Summary
 60. Slow 1200mV 0C Model Setup Summary
 61. Slow 1200mV 0C Model Hold Summary
 62. Slow 1200mV 0C Model Recovery Summary
 63. Slow 1200mV 0C Model Removal Summary
 64. Slow 1200mV 0C Model Minimum Pulse Width Summary
 65. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'
 66. Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 67. Slow 1200mV 0C Model Setup: 'CLK_50'
 68. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 69. Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 70. Slow 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'
 71. Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 72. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 73. Slow 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'
 74. Slow 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 75. Slow 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'
 76. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 77. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 78. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'
 79. Slow 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'
 80. Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 81. Slow 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'
 82. Slow 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'
 83. Slow 1200mV 0C Model Hold: 'CLK_50'
 84. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 85. Slow 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 86. Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
 87. Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 88. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
 89. Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'
 90. Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
 91. Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
 92. Slow 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'
 93. Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
 94. Slow 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'
 95. Slow 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'
 96. Slow 1200mV 0C Model Recovery: 'CLK_50'
 97. Slow 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'
 98. Slow 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'
 99. Slow 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'
100. Slow 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
101. Slow 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'
102. Slow 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'
103. Slow 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'
104. Slow 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'
105. Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
106. Slow 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'
107. Slow 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'
108. Slow 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'
109. Slow 1200mV 0C Model Removal: 'CLK_50'
110. Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
111. Slow 1200mV 0C Model Metastability Summary
112. Fast 1200mV 0C Model Setup Summary
113. Fast 1200mV 0C Model Hold Summary
114. Fast 1200mV 0C Model Recovery Summary
115. Fast 1200mV 0C Model Removal Summary
116. Fast 1200mV 0C Model Minimum Pulse Width Summary
117. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'
118. Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
119. Fast 1200mV 0C Model Setup: 'CLK_50'
120. Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
121. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
122. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
123. Fast 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'
124. Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
125. Fast 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'
126. Fast 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
127. Fast 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'
128. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
129. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'
130. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
131. Fast 1200mV 0C Model Hold: 'CLK_50'
132. Fast 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'
133. Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
134. Fast 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'
135. Fast 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
136. Fast 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'
137. Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
138. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
139. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'
140. Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'
141. Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
142. Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
143. Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'
144. Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
145. Fast 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'
146. Fast 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'
147. Fast 1200mV 0C Model Recovery: 'CLK_50'
148. Fast 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'
149. Fast 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'
150. Fast 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'
151. Fast 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'
152. Fast 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'
153. Fast 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'
154. Fast 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'
155. Fast 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'
156. Fast 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'
157. Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'
158. Fast 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'
159. Fast 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'
160. Fast 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'
161. Fast 1200mV 0C Model Removal: 'CLK_50'
162. Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'
163. Fast 1200mV 0C Model Metastability Summary
164. Multicorner Timing Analysis Summary
165. Board Trace Model Assignments
166. Input Transition Times
167. Signal Integrity Metrics (Slow 1200mv 0c Model)
168. Signal Integrity Metrics (Slow 1200mv 85c Model)
169. Signal Integrity Metrics (Fast 1200mv 0c Model)
170. Setup Transfers
171. Hold Transfers
172. Recovery Transfers
173. Removal Transfers
174. Report TCCS
175. Report RSKM
176. Unconstrained Paths Summary
177. Clock Status Summary
178. Unconstrained Input Ports
179. Unconstrained Output Ports
180. Unconstrained Input Ports
181. Unconstrained Output Ports
182. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; SUPER_IO_BOARD                                         ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE10F17C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
;     Processor 3            ;   6.3%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK_50                                                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK_50 }                                                                                           ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] }  ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] } ;
; FPGA_BOARD_RESET-                                                                                ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_BOARD_RESET- }                                                                                ;
; FPGA_INTERFACE_PORTS-                                                                            ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_INTERFACE_PORTS- }                                                                            ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_S100_SERIAL_PORTS- }                                                                          ;
; FPGA_SPI_I2C_PORTS-                                                                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_SPI_I2C_PORTS- }                                                                              ;
; FPGA_UART_8255_SELECT-                                                                           ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FPGA_UART_8255_SELECT- }                                                                           ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; 500.000 ; 2.0 MHz    ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] }                                                ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; 50.000  ; 20.0 MHz   ; 0.000 ; 25.000  ; 50.00      ; 5         ; 2           ;       ;        ;           ;            ; false    ; CLK_50 ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[2] }                                                ;
; Microcomputer:inst|cpuClock                                                                      ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|cpuClock }                                                                      ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|T80s:cpu1|IORQ_n }                                                              ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { Microcomputer:inst|T80s:cpu1|MREQ_n }                                                              ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst37|ascii_new }                                                           ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result }        ;
+--------------------------------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                               ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 64.14 MHz  ; 64.14 MHz       ; CLK_50                                                                                           ;                                                ;
; 66.9 MHz   ; 66.9 MHz        ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 150.15 MHz ; 150.15 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ;                                                ;
; 287.6 MHz  ; 287.6 MHz       ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 328.52 MHz ; 328.52 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 823.72 MHz ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; limit due to minimum period restriction (tmin) ;
; 891.27 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -13.947 ; -3760.312     ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -5.660  ; -356.023      ;
; CLK_50                                                                                           ; -4.707  ; -1164.424     ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.165  ; -160.870      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.255  ; -5.873        ;
; FPGA_UART_8255_SELECT-                                                                           ; -2.658  ; -19.430       ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -2.171  ; -57.668       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.007  ; -14.584       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -1.109  ; -26.208       ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.855  ; -1.805        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.686  ; -2.623        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 46.523  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -0.764 ; -10.998       ;
; Microcomputer:inst|cpuClock                                                                      ; -0.549 ; -0.928        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.348 ; -0.605        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.092 ; -0.624        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.078 ; -0.530        ;
; CLK_50                                                                                           ; 0.050  ; 0.000         ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.215  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.528  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.558  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.727  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.737  ; 0.000         ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 0.814  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                    ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -5.412 ; -83.803       ;
; Microcomputer:inst|cpuClock                                                                      ; -5.371 ; -666.439      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -4.471 ; -19.942       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -4.411 ; -15.251       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -4.337 ; -14.682       ;
; FPGA_BOARD_RESET-                                                                                ; -2.797 ; -2.797        ;
; FPGA_UART_8255_SELECT-                                                                           ; -2.199 ; -16.259       ;
; CLK_50                                                                                           ; -1.860 ; -75.981       ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.640 ; -1.640        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.882 ; -40.584       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.594 ; -3.806        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.902 ; -71.619       ;
; FPGA_UART_8255_SELECT-                                                                           ; -0.696 ; -15.249       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.681 ; -17.708       ;
; FPGA_INTERFACE_PORTS-                                                                            ; -0.525 ; -0.525        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.349 ; -2.761        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.287 ; -1.631        ;
; FPGA_BOARD_RESET-                                                                                ; 1.011  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 1.050  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1.304  ; 0.000         ;
; CLK_50                                                                                           ; 1.584  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2.178  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.255  ; -300.289      ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -3.201  ; -105.406      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -3.000  ; -19.357       ;
; FPGA_BOARD_RESET-                                                                                ; -3.000  ; -4.487        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -3.000  ; -3.000        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -3.000  ; -3.000        ;
; FPGA_UART_8255_SELECT-                                                                           ; -3.000  ; -3.000        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487  ; -514.502      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.487  ; -118.960      ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.487  ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487  ; -5.948        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.487  ; -1.487        ;
; CLK_50                                                                                           ; 9.597   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 24.720  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.715 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                  ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                     ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -13.947 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 15.323     ;
; -13.859 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 15.241     ;
; -13.838 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.344     ;
; -13.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 15.248     ;
; -13.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.276     ;
; -13.768 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.274     ;
; -13.767 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.273     ;
; -13.767 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.273     ;
; -13.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 15.137     ;
; -13.719 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 15.109     ;
; -13.716 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 15.106     ;
; -13.712 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.218     ;
; -13.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 15.082     ;
; -13.689 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 15.066     ;
; -13.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 15.063     ;
; -13.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 15.066     ;
; -13.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.155     ;
; -13.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 15.034     ;
; -13.621 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 15.042     ;
; -13.618 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 15.000     ;
; -13.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 14.987     ;
; -13.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.394      ; 15.000     ;
; -13.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.435      ; 15.036     ;
; -13.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.981     ;
; -13.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.413      ; 15.011     ;
; -13.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.103     ;
; -13.592 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 15.007     ;
; -13.583 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.965     ;
; -13.582 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.972     ;
; -13.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.084     ;
; -13.573 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 14.988     ;
; -13.557 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.947     ;
; -13.554 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.453      ; 15.008     ;
; -13.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.035     ;
; -13.527 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.033     ;
; -13.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.032     ;
; -13.526 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.032     ;
; -13.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.905     ;
; -13.515 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.905     ;
; -13.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.891     ;
; -13.511 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 14.887     ;
; -13.510 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.016     ;
; -13.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.014     ;
; -13.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.013     ;
; -13.507 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.013     ;
; -13.506 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.896     ;
; -13.502 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 12.008     ;
; -13.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 14.912     ;
; -13.496 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.886     ;
; -13.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.857     ; 12.639     ;
; -13.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.496     ; 11.999     ;
; -13.493 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 14.869     ;
; -13.489 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.401      ; 14.891     ;
; -13.487 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.877     ;
; -13.481 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.405      ; 14.887     ;
; -13.479 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.348      ; 14.828     ;
; -13.478 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.868     ;
; -13.477 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.983     ;
; -13.475 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.865     ;
; -13.474 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.866     ;
; -13.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.416      ; 14.888     ;
; -13.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 14.811     ;
; -13.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.852     ;
; -13.459 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.849     ;
; -13.457 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.834     ;
; -13.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.846     ;
; -13.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.375      ; 14.829     ;
; -13.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.453      ; 14.902     ;
; -13.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.825     ;
; -13.441 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.823     ;
; -13.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.940     ;
; -13.432 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.938     ;
; -13.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.937     ;
; -13.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.937     ;
; -13.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.496     ; 11.936     ;
; -13.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.806     ;
; -13.423 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.813     ;
; -13.423 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.381      ; 14.805     ;
; -13.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 14.811     ;
; -13.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.503     ; 11.912     ;
; -13.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.920     ;
; -13.413 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.790     ;
; -13.412 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.789     ;
; -13.411 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.801     ;
; -13.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.418      ; 14.829     ;
; -13.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 14.825     ;
; -13.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.786     ;
; -13.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.405      ; 14.815     ;
; -13.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 14.827     ;
; -13.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.495     ; 11.908     ;
; -13.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.446      ; 14.845     ;
; -13.397 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 14.793     ;
; -13.397 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 14.812     ;
; -13.391 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.414      ; 14.806     ;
; -13.383 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.773     ;
; -13.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.389      ; 14.770     ;
; -13.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 14.801     ;
; -13.378 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.395      ; 14.774     ;
; -13.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.435      ; 14.811     ;
; -13.372 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.416      ; 14.789     ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                  ;
+--------+-----------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                               ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.660 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.576      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.646 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.562      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.635 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.551      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.634 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.550      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.612 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.528      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.611 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.527      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.607 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.523      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.600 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.516      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.566 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.460      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.552 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.446      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.544 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.088     ; 6.457      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.541 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.107     ; 6.435      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
; -5.540 ; spi_16bit_master:inst74|count[9]  ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.085     ; 6.456      ;
+--------+-----------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                        ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.747     ; 4.998      ;
; -4.051 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.990      ; 6.079      ;
; -4.027 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.977      ; 6.042      ;
; -3.984 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.981      ; 6.003      ;
; -3.979 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.976      ; 5.993      ;
; -3.951 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.977      ; 5.966      ;
; -3.942 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.785     ; 4.195      ;
; -3.907 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.997      ; 5.942      ;
; -3.893 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.786     ; 4.145      ;
; -3.819 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.982      ; 5.839      ;
; -3.808 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.980      ; 5.826      ;
; -3.764 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.997      ; 5.799      ;
; -3.716 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.984      ; 5.738      ;
; -3.688 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.988      ; 5.714      ;
; -3.650 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.984      ; 5.672      ;
; -3.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.983      ; 5.592      ;
; -3.521 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.779     ; 3.780      ;
; -3.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.987      ; 5.450      ;
; -3.422 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.989      ; 5.449      ;
; -3.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.964      ; 5.347      ;
; -3.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.004      ; 5.330      ;
; -3.282 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.779     ; 3.541      ;
; -3.215 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.723      ;
; -3.190 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[4]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 6.192      ;
; -3.171 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[3]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 6.173      ;
; -3.171 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[0]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 6.173      ;
; -3.169 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[5]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 6.171      ;
; -3.164 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.766     ; 3.436      ;
; -3.119 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.388      ; 5.545      ;
; -3.097 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.261      ; 5.349      ;
; -3.095 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.375      ; 5.508      ;
; -3.067 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.780     ; 3.325      ;
; -3.052 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.379      ; 5.469      ;
; -3.047 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.374      ; 5.459      ;
; -3.024 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.532      ;
; -3.019 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.375      ; 5.432      ;
; -2.995 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.981      ; 4.967      ;
; -2.989 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.261      ; 5.241      ;
; -2.988 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.248      ; 5.227      ;
; -2.975 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.395      ; 5.408      ;
; -2.956 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.464      ;
; -2.956 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.464      ;
; -2.956 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.464      ;
; -2.938 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.248      ; 5.177      ;
; -2.887 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.380      ; 5.305      ;
; -2.876 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.378      ; 5.292      ;
; -2.876 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.384      ;
; -2.856 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.364      ;
; -2.850 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.358      ;
; -2.832 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[4]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.511      ; 6.334      ;
; -2.823 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[3]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.511      ; 6.325      ;
; -2.823 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[0]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.511      ; 6.325      ;
; -2.822 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[5]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.511      ; 6.324      ;
; -2.765 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.273      ;
; -2.765 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.273      ;
; -2.765 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.273      ;
; -2.756 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.386      ; 5.180      ;
; -2.750 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.261      ; 5.002      ;
; -2.743 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.395      ; 5.176      ;
; -2.736 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.382      ; 5.156      ;
; -2.705 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.689      ;
; -2.705 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.689      ;
; -2.705 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.689      ;
; -2.705 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.689      ;
; -2.694 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.994      ; 4.679      ;
; -2.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.248      ; 4.923      ;
; -2.648 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.381      ; 5.067      ;
; -2.648 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.156      ;
; -2.644 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.152      ;
; -2.617 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.125      ;
; -2.617 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.125      ;
; -2.617 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.125      ;
; -2.609 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.117      ;
; -2.602 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.382      ; 5.022      ;
; -2.600 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.382      ; 5.020      ;
; -2.597 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.105      ;
; -2.597 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.105      ;
; -2.597 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.105      ;
; -2.591 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.099      ;
; -2.591 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.099      ;
; -2.591 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 3.099      ;
; -2.581 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.395      ; 5.014      ;
; -2.544 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.261      ; 4.796      ;
; -2.541 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_data[7]                                                                                            ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.526      ; 5.558      ;
; -2.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.769     ; 2.807      ;
; -2.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.248      ; 4.777      ;
; -2.533 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.382      ; 4.953      ;
; -2.522 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[2]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 5.524      ;
; -2.520 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[3]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.528      ; 5.539      ;
; -2.520 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.528      ; 5.539      ;
; -2.518 ; FPGA_BOARD_RESET-                                                    ; uart:inst106|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.528      ; 5.537      ;
; -2.515 ; FPGA_BOARD_RESET-                                                    ; uart:325|recv_state.RX_READ_BITS                                                                               ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 5.517      ;
; -2.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.498      ;
; -2.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.498      ;
; -2.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.498      ;
; -2.514 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.493      ; 3.498      ;
; -2.510 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.385      ; 4.933      ;
; -2.494 ; FPGA_BOARD_RESET-                                                    ; WIFI_uart:inst1|tx_state.TX_DELAY_RESTART                                                                      ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.538      ; 5.523      ;
; -2.489 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.017      ; 2.997      ;
; -2.483 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[1]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.511      ; 5.485      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                    ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -4.165 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.687     ; 2.362      ;
; -3.835 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.697     ; 2.087      ;
; -3.754 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.445     ; 2.699      ;
; -3.728 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.437     ; 2.682      ;
; -3.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.441     ; 2.459      ;
; -3.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.070     ; 2.728      ;
; -3.466 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.827     ; 1.010      ;
; -3.462 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.824     ; 1.009      ;
; -3.437 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.227     ; 2.640      ;
; -3.365 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.071     ; 2.708      ;
; -3.321 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.210     ; 2.539      ;
; -3.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.643     ; 2.198      ;
; -3.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.231     ; 2.588      ;
; -3.275 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.069     ; 2.621      ;
; -3.259 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.435     ; 2.038      ;
; -3.245 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.092     ; 2.521      ;
; -3.196 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.391     ; 2.397      ;
; -3.193 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.220     ; 2.397      ;
; -3.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.437     ; 2.128      ;
; -3.165 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.066     ; 2.518      ;
; -3.111 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.220     ; 2.321      ;
; -3.105 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.220     ; 2.309      ;
; -3.066 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.430     ; 2.027      ;
; -3.051 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.433     ; 2.009      ;
; -3.026 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.066     ; 2.379      ;
; -3.022 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.690     ; 2.032      ;
; -2.932 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.066     ; 2.285      ;
; -2.905 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.055     ; 2.271      ;
; -2.870 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.233     ; 2.065      ;
; -2.785 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.254     ; 2.094      ;
; -2.671 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.456     ; 1.740      ;
; -2.644 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.075     ; 2.134      ;
; -2.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.346      ; 2.168      ;
; -2.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.672     ; 1.206      ;
; -2.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.381     ; 1.607      ;
; -2.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.383     ; 1.568      ;
; -2.238 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.784     ; 1.633      ;
; -2.160 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.163     ; 1.566      ;
; -2.151 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.198     ; 1.524      ;
; -2.084 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.610     ; 1.169      ;
; -2.063 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.379     ; 1.381      ;
; -1.964 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.252     ; 1.210      ;
; -1.740 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.038      ; 1.340      ;
; -1.696 ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.279     ; 0.723      ;
; -1.696 ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.270     ; 0.723      ;
; -1.610 ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.281     ; 0.723      ;
; -1.603 ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.274     ; 0.723      ;
; -1.542 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 0.723      ;
; -1.539 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.898     ; 0.723      ;
; -1.433 ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.273     ; 0.723      ;
; -1.432 ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.278     ; 0.723      ;
; -1.431 ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.271     ; 0.723      ;
; -1.424 ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.272     ; 0.723      ;
; -1.303 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.653     ; 0.723      ;
; -1.303 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.653     ; 0.723      ;
; -1.296 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.654     ; 0.723      ;
; -1.296 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.653     ; 0.723      ;
; -1.295 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.654     ; 0.723      ;
; -1.294 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.653     ; 0.723      ;
; -1.143 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.981      ; 4.125      ;
; -1.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.004      ; 4.135      ;
; -1.105 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.020      ; 4.126      ;
; -1.094 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.017      ; 4.112      ;
; -1.090 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.006      ; 4.097      ;
; -1.083 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.976      ; 4.060      ;
; -1.042 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.977      ; 4.020      ;
; -0.918 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.983      ; 3.902      ;
; -0.714 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.265      ; 1.980      ;
; -0.188 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.762      ; 2.521      ;
; -0.170 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.950      ; 2.801      ;
; -0.106 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.763      ; 2.432      ;
; -0.089 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.764      ; 2.416      ;
; -0.038 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.277      ; 1.316      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                             ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.255 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -2.865     ; 0.891      ;
; -2.375 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -2.477     ; 0.909      ;
; -0.122 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.053     ; 1.090      ;
; -0.121 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.052     ; 1.090      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_UART_8255_SELECT-'                                                                                     ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -2.658 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.232     ; 0.723      ;
; -1.096 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.101     ; 1.176      ;
; -1.093 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.164     ; 0.791      ;
; -1.063 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.050      ; 0.815      ;
; -1.053 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.067     ; 1.169      ;
; -1.036 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.127     ; 0.789      ;
; -0.895 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.235     ; 0.723      ;
; -0.895 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.235     ; 0.723      ;
; -0.890 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.230     ; 0.723      ;
; -0.888 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.229     ; 0.723      ;
; -0.886 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.227     ; 0.723      ;
; -0.885 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.232     ; 0.723      ;
; -0.885 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.049      ; 0.814      ;
; -0.864 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.049      ; 0.776      ;
; -0.732 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.325      ; 1.127      ;
; -0.600 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.579      ; 1.360      ;
; -0.437 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.223      ; 0.723      ;
; -0.430 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.223      ; 0.723      ;
; -0.429 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.222      ; 0.723      ;
; -0.429 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.222      ; 0.723      ;
; -0.429 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.223      ; 0.723      ;
; -0.429 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.224      ; 0.723      ;
; -0.428 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.224      ; 0.723      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -2.171 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.155      ; 4.374      ;
; -2.162 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.146      ; 4.356      ;
; -2.113 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.159      ; 4.320      ;
; -2.034 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.155      ; 4.237      ;
; -1.955 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.146      ; 4.149      ;
; -1.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.159      ; 4.113      ;
; -1.884 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.156      ; 4.088      ;
; -1.876 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.143      ; 4.067      ;
; -1.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.154      ; 4.057      ;
; -1.851 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.156      ; 4.055      ;
; -1.819 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.156      ; 4.023      ;
; -1.815 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.287      ; 6.150      ;
; -1.813 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.138      ; 3.999      ;
; -1.811 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.137      ; 3.996      ;
; -1.793 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.284      ; 6.125      ;
; -1.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.136      ; 3.974      ;
; -1.779 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.265      ; 6.092      ;
; -1.776 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.148      ; 3.972      ;
; -1.775 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.156      ; 3.979      ;
; -1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.264      ; 6.082      ;
; -1.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.156      ; 3.973      ;
; -1.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.283      ; 6.091      ;
; -1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.284      ; 6.084      ;
; -1.747 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.276      ; 6.071      ;
; -1.744 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.269      ; 6.061      ;
; -1.737 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.138      ; 3.923      ;
; -1.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.137      ; 3.920      ;
; -1.725 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.580      ; 6.353      ;
; -1.718 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.154      ; 3.920      ;
; -1.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.284      ; 6.039      ;
; -1.705 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.259      ; 6.012      ;
; -1.702 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.578      ; 6.328      ;
; -1.699 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.579      ; 6.326      ;
; -1.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.271      ; 6.011      ;
; -1.691 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.553      ; 6.292      ;
; -1.681 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.168      ; 3.897      ;
; -1.674 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.548      ; 6.270      ;
; -1.674 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.156      ; 3.878      ;
; -1.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.276      ; 5.993      ;
; -1.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.143      ; 3.860      ;
; -1.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.579      ; 6.295      ;
; -1.666 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.277      ; 5.991      ;
; -1.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.274      ; 5.980      ;
; -1.657 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.560      ; 6.265      ;
; -1.657 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.282      ; 5.987      ;
; -1.653 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.136      ; 3.837      ;
; -1.652 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.267      ; 5.967      ;
; -1.648 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.580      ; 6.276      ;
; -1.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.266      ; 5.956      ;
; -1.631 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.148      ; 3.827      ;
; -1.630 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.267      ; 5.945      ;
; -1.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.265      ; 5.940      ;
; -1.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.259      ; 5.934      ;
; -1.623 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.276      ; 5.947      ;
; -1.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.168      ; 3.833      ;
; -1.616 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.295      ; 5.959      ;
; -1.615 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.277      ; 5.940      ;
; -1.608 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.256      ; 5.912      ;
; -1.607 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.284      ; 5.939      ;
; -1.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.278      ; 5.926      ;
; -1.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.287      ; 5.931      ;
; -1.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.561      ; 6.204      ;
; -1.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.276      ; 5.919      ;
; -1.594 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.269      ; 5.911      ;
; -1.593 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.294      ; 5.935      ;
; -1.589 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.566      ; 6.203      ;
; -1.583 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.284      ; 5.915      ;
; -1.581 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.136      ; 3.765      ;
; -1.578 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.264      ; 5.890      ;
; -1.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.282      ; 5.905      ;
; -1.572 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.264      ; 5.884      ;
; -1.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.266      ; 5.885      ;
; -1.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.260      ; 5.876      ;
; -1.564 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.256      ; 5.868      ;
; -1.563 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.167      ; 3.778      ;
; -1.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.137      ; 3.746      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.562      ; 6.168      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.560      ; 6.166      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.561      ; 6.167      ;
; -1.555 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.271      ; 5.874      ;
; -1.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.130      ; 3.725      ;
; -1.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.136      ; 3.731      ;
; -1.546 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.258      ; 5.852      ;
; -1.546 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.265      ; 5.859      ;
; -1.543 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.284      ; 5.875      ;
; -1.541 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.560      ; 6.149      ;
; -1.541 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.295      ; 5.884      ;
; -1.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.277      ; 5.863      ;
; -1.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.540      ; 6.124      ;
; -1.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.549      ; 6.133      ;
; -1.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.558      ; 6.135      ;
; -1.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.147      ; 3.720      ;
; -1.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.256      ; 5.829      ;
; -1.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.560      ; 6.130      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.137      ; 3.701      ;
; -1.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.267      ; 5.829      ;
; -1.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.296      ; 5.856      ;
; -1.511 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.555      ; 6.114      ;
; -1.509 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.561      ; 6.118      ;
; -1.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.549      ; 6.105      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.007  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.614      ;
; -1.861  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.468      ;
; -1.831  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.438      ;
; -1.715  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.322      ;
; -1.685  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.292      ;
; -1.597  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.704      ;
; -1.569  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.176      ;
; -1.567  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.674      ;
; -1.539  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.146      ;
; -1.451  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.558      ;
; -1.421  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.528      ;
; -1.393  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 2.000      ;
; -1.305  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.412      ;
; -1.275  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.382      ;
; -1.159  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.266      ;
; -1.129  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 2.236      ;
; -0.984  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 1.591      ;
; -0.980  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.105     ; 1.597      ;
; -0.524  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 1.641      ;
; -0.497  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.105     ; 1.604      ;
; 496.956 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.963      ;
; 497.054 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.865      ;
; 497.070 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.849      ;
; 497.102 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.817      ;
; 497.105 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.814      ;
; 497.132 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.787      ;
; 497.200 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.719      ;
; 497.200 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.719      ;
; 497.216 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.703      ;
; 497.216 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.703      ;
; 497.248 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.671      ;
; 497.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.668      ;
; 497.252 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.667      ;
; 497.278 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.641      ;
; 497.281 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.638      ;
; 497.346 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.573      ;
; 497.346 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.573      ;
; 497.346 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.573      ;
; 497.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.557      ;
; 497.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.557      ;
; 497.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.557      ;
; 497.394 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.525      ;
; 497.397 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.522      ;
; 497.398 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.521      ;
; 497.398 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.521      ;
; 497.424 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.495      ;
; 497.427 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.492      ;
; 497.428 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.491      ;
; 497.492 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.427      ;
; 497.492 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.427      ;
; 497.492 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.427      ;
; 497.493 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.426      ;
; 497.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.411      ;
; 497.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.411      ;
; 497.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.411      ;
; 497.509 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.410      ;
; 497.540 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.379      ;
; 497.541 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.378      ;
; 497.543 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.376      ;
; 497.544 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.375      ;
; 497.544 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.375      ;
; 497.570 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.349      ;
; 497.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.346      ;
; 497.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.345      ;
; 497.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.345      ;
; 497.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.281      ;
; 497.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.281      ;
; 497.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.281      ;
; 497.639 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.280      ;
; 497.654 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.265      ;
; 497.654 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.265      ;
; 497.654 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.265      ;
; 497.655 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.264      ;
; 497.686 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.233      ;
; 497.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.232      ;
; 497.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.230      ;
; 497.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.230      ;
; 497.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.229      ;
; 497.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.229      ;
; 497.716 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.203      ;
; 497.717 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.202      ;
; 497.719 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.200      ;
; 497.720 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.199      ;
; 497.720 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.199      ;
; 497.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.135      ;
; 497.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.135      ;
; 497.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.135      ;
; 497.784 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.135      ;
; 497.785 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.134      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.119      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.119      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.119      ;
; 497.800 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.119      ;
; 497.801 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.118      ;
; 497.832 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.087      ;
; 497.833 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.086      ;
; 497.834 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.085      ;
; 497.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.084      ;
; 497.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.084      ;
; 497.836 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.082     ; 2.083      ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_S100_SERIAL_PORTS-'                                                                                         ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -1.109 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.706      ; 2.512      ;
; -1.075 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.519      ; 2.169      ;
; -0.981 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.707      ; 2.569      ;
; -0.917 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.447      ; 1.434      ;
; -0.895 ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.706      ; 2.462      ;
; -0.862 ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.706      ; 2.447      ;
; -0.857 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.448      ; 1.376      ;
; -0.836 ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.505      ; 1.405      ;
; -0.832 ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.705      ; 2.418      ;
; -0.805 ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.515      ; 2.198      ;
; -0.793 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.154      ; 2.810      ;
; -0.769 ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.227      ; 1.178      ;
; -0.753 ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.845      ; 1.662      ;
; -0.749 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.150      ; 1.802      ;
; -0.706 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.705      ; 2.322      ;
; -0.689 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.381      ; 1.136      ;
; -0.634 ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.925      ; 2.584      ;
; -0.625 ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.925      ; 2.576      ;
; -0.611 ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.534      ; 1.328      ;
; -0.590 ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.818      ; 1.590      ;
; -0.587 ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.514      ; 2.180      ;
; -0.563 ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.515      ; 2.149      ;
; -0.563 ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.519      ; 2.153      ;
; -0.562 ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.518      ; 2.150      ;
; -0.560 ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.564      ; 2.306      ;
; -0.555 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.839      ; 1.575      ;
; -0.543 ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.518      ; 2.124      ;
; -0.523 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.359      ; 2.913      ;
; -0.514 ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.155      ; 1.857      ;
; -0.499 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.802      ; 2.490      ;
; -0.451 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.696      ; 2.335      ;
; -0.363 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.421      ; 1.974      ;
; -0.342 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.380      ; 1.921      ;
; -0.333 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.338      ; 1.852      ;
; -0.319 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.505      ; 0.723      ;
; -0.281 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.370      ; 0.723      ;
; -0.280 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.380      ; 0.723      ;
; -0.279 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.373      ; 0.723      ;
; -0.277 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.382      ; 0.723      ;
; -0.273 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.371      ; 0.723      ;
; -0.272 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.375      ; 0.723      ;
; -0.266 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.378      ; 0.723      ;
; -0.159 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.501      ; 0.723      ;
; -0.158 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.500      ; 0.723      ;
; -0.151 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.502      ; 0.723      ;
; -0.151 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.500      ; 0.723      ;
; -0.149 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.504      ; 0.723      ;
; -0.147 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.504      ; 0.723      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.855 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.237     ; 1.109      ;
; -0.214 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 1.134      ;
; -0.198 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 1.118      ;
; -0.188 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 1.108      ;
; -0.188 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 1.108      ;
; -0.162 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 1.082      ;
; 0.000  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 0.920      ;
; 0.000  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 0.920      ;
; 0.001  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 0.919      ;
; 0.010  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 0.910      ;
; 0.011  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.081     ; 0.909      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FPGA_SPI_I2C_PORTS-'                                                                                                                       ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.686 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.640      ; 1.408      ;
; -0.381 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.512      ; 0.723      ;
; -0.326 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.516      ; 0.723      ;
; -0.324 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.516      ; 0.723      ;
; -0.312 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.515      ; 0.723      ;
; -0.307 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.518      ; 0.723      ;
; -0.146 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.514      ; 0.723      ;
; -0.141 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.518      ; 0.723      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.523 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.398      ;
; 46.611 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.310      ;
; 46.638 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.283      ;
; 46.666 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.255      ;
; 46.669 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.252      ;
; 46.699 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.222      ;
; 46.757 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.164      ;
; 46.764 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.157      ;
; 46.780 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.141      ;
; 46.784 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.137      ;
; 46.812 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.109      ;
; 46.812 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.109      ;
; 46.815 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.106      ;
; 46.842 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.079      ;
; 46.845 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.076      ;
; 46.903 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.018      ;
; 46.910 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.011      ;
; 46.910 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 3.011      ;
; 46.926 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.995      ;
; 46.926 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.995      ;
; 46.930 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.991      ;
; 46.958 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.963      ;
; 46.958 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.963      ;
; 46.958 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.963      ;
; 46.961 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.960      ;
; 46.988 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.933      ;
; 46.988 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.933      ;
; 46.991 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.930      ;
; 47.048 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.873      ;
; 47.049 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.872      ;
; 47.056 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.865      ;
; 47.056 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.865      ;
; 47.072 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.849      ;
; 47.072 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.849      ;
; 47.075 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.846      ;
; 47.076 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.845      ;
; 47.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.817      ;
; 47.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.817      ;
; 47.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.817      ;
; 47.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.816      ;
; 47.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.814      ;
; 47.134 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.787      ;
; 47.134 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.787      ;
; 47.134 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.787      ;
; 47.137 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.784      ;
; 47.194 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.727      ;
; 47.195 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.726      ;
; 47.195 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.726      ;
; 47.202 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.719      ;
; 47.202 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.719      ;
; 47.218 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.703      ;
; 47.218 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.703      ;
; 47.221 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.700      ;
; 47.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.699      ;
; 47.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.699      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.670      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.671      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.671      ;
; 47.250 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.671      ;
; 47.251 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.670      ;
; 47.253 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.668      ;
; 47.280 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.641      ;
; 47.280 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.641      ;
; 47.280 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.641      ;
; 47.281 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.640      ;
; 47.283 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.638      ;
; 47.340 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.581      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.580      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.580      ;
; 47.342 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.579      ;
; 47.348 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.573      ;
; 47.348 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.573      ;
; 47.364 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.557      ;
; 47.364 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.557      ;
; 47.367 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.554      ;
; 47.368 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.553      ;
; 47.368 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.553      ;
; 47.368 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.553      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.524      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.524      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.525      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.525      ;
; 47.396 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.525      ;
; 47.397 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.524      ;
; 47.399 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.522      ;
; 47.400 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.083     ; 2.518      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.494      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.495      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.495      ;
; 47.426 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.495      ;
; 47.427 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.494      ;
; 47.429 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.492      ;
; 47.486 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.435      ;
; 47.487 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.434      ;
; 47.487 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.434      ;
; 47.488 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.433      ;
; 47.494 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.426      ;
; 47.494 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.427      ;
; 47.494 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.080     ; 2.427      ;
; 47.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.081     ; 2.410      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.764 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.407      ; 0.663      ;
; -0.764 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.407      ; 0.663      ;
; -0.764 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.407      ; 0.663      ;
; -0.763 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.406      ; 0.663      ;
; -0.763 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.406      ; 0.663      ;
; -0.763 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.406      ; 0.663      ;
; -0.554 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.053      ; 1.519      ;
; -0.509 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.152      ; 0.663      ;
; -0.508 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.151      ; 0.663      ;
; -0.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.485      ; 1.246      ;
; -0.461 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.870      ; 3.641      ;
; -0.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.869      ; 3.662      ;
; -0.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.875      ; 3.683      ;
; -0.423 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.105      ; 2.212      ;
; -0.400 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.103      ; 2.233      ;
; -0.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.899      ; 3.745      ;
; -0.384 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.914      ; 3.762      ;
; -0.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.898      ; 3.776      ;
; -0.346 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.873      ; 3.759      ;
; -0.311 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.102      ; 2.321      ;
; -0.227 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.298      ; 2.601      ;
; -0.220 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.911      ; 3.923      ;
; 0.042  ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.091      ; 0.663      ;
; 0.042  ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.091      ; 0.663      ;
; 0.043  ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.090      ; 0.663      ;
; 0.045  ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.088      ; 0.663      ;
; 0.045  ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.088      ; 0.663      ;
; 0.049  ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.084      ; 0.663      ;
; 0.051  ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.082      ; 0.663      ;
; 0.053  ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.080      ; 0.663      ;
; 0.163  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.473      ; 1.868      ;
; 0.205  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.253      ; 0.978      ;
; 0.221  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.521      ; 1.262      ;
; 0.320  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.218      ; 1.058      ;
; 0.477  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.981      ; 0.978      ;
; 0.970  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.114      ; 1.604      ;
; 1.180  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.138      ; 1.838      ;
; 1.184  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.141      ; 1.845      ;
; 1.194  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.218      ; 1.932      ;
; 1.213  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.135      ; 1.868      ;
; 1.284  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.134      ; 1.938      ;
; 1.449  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.961      ; 1.930      ;
; 1.548  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.396      ; 1.464      ;
; 1.550  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.424      ; 1.494      ;
; 1.554  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.065     ; 1.009      ;
; 1.568  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.175      ; 1.263      ;
; 1.569  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.763      ; 1.852      ;
; 1.571  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.955      ; 2.046      ;
; 1.575  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.242      ; 2.337      ;
; 1.587  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.131      ; 2.238      ;
; 1.591  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.105     ; 1.006      ;
; 1.625  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.756      ; 1.901      ;
; 1.634  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.974      ; 2.128      ;
; 1.641  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.975      ; 2.136      ;
; 1.704  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.974      ; 2.198      ;
; 1.710  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.108      ; 2.338      ;
; 1.715  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.812      ; 2.047      ;
; 1.732  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.171      ; 1.423      ;
; 1.764  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.172      ; 1.456      ;
; 1.775  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.135      ; 2.430      ;
; 1.802  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.126      ; 2.448      ;
; 1.812  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.766      ; 2.098      ;
; 1.913  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.984      ; 2.417      ;
; 1.973  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.797      ; 2.290      ;
; 2.027  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.967      ; 2.514      ;
; 2.209  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.247      ; 1.976      ;
; 2.304  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.256      ; 2.080      ;
; 2.343  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.266      ; 2.129      ;
; 2.380  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.256      ; 2.156      ;
; 2.526  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.256      ; 2.302      ;
; 2.619  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.252      ; 2.391      ;
; 2.685  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.251      ; 2.456      ;
; 2.685  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.252      ; 2.457      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                 ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                           ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -0.549 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.687      ; 3.631      ;
; -0.379 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.669      ; 3.783      ;
; 0.067  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.687      ; 3.747      ;
; 0.140  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.673      ; 4.306      ;
; 0.217  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.669      ; 4.379      ;
; 0.220  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.669      ; 4.382      ;
; 0.230  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.712      ; 4.435      ;
; 0.238  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.701      ; 4.432      ;
; 0.250  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.669      ; 3.912      ;
; 0.289  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.686      ; 4.468      ;
; 0.435  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.693      ; 4.621      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF     ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r       ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2    ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 0.746      ;
; 0.465  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 0.758      ;
; 0.550  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 0.844      ;
; 0.552  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 0.846      ;
; 0.585  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.692      ; 4.770      ;
; 0.596  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.685      ; 4.774      ;
; 0.641  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 0.935      ;
; 0.662  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.669      ; 4.324      ;
; 0.666  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.669      ; 4.328      ;
; 0.671  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.712      ; 4.376      ;
; 0.672  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.704      ; 4.869      ;
; 0.694  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.701      ; 4.388      ;
; 0.724  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.018      ;
; 0.724  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.018      ;
; 0.724  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.018      ;
; 0.729  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.021      ;
; 0.730  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.024      ;
; 0.741  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.685      ; 4.919      ;
; 0.749  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.041      ;
; 0.752  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.044      ;
; 0.757  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.684      ; 4.934      ;
; 0.760  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.054      ;
; 0.761  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.055      ;
; 0.761  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.686      ; 4.940      ;
; 0.763  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.057      ;
; 0.763  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.056      ;
; 0.764  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.057      ;
; 0.765  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.058      ;
; 0.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.058      ;
; 0.766  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.059      ;
; 0.767  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.059      ;
; 0.768  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.060      ;
; 0.768  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.061      ;
; 0.769  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.061      ;
; 0.781  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.074      ;
; 0.790  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.084      ;
; 0.806  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.098      ;
; 0.848  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.142      ;
; 0.850  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.143      ;
; 0.851  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.686      ; 4.530      ;
; 0.853  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.146      ;
; 0.854  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.147      ;
; 0.899  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.673      ; 4.565      ;
; 0.905  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.197      ;
; 0.947  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.240      ;
; 0.948  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.241      ;
; 0.959  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.082      ; 1.253      ;
; 0.971  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.078      ; 1.261      ;
; 0.975  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.712      ; 5.180      ;
; 1.002  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.687      ; 5.182      ;
; 1.012  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.686      ; 5.191      ;
; 1.014  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.704      ; 5.211      ;
; 1.075  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.367      ;
; 1.079  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.371      ;
; 1.107  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.693      ; 4.793      ;
; 1.118  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.411      ;
; 1.119  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.412      ;
; 1.125  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.418      ;
; 1.125  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.418      ;
; 1.127  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.420      ;
; 1.129  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.684      ; 4.806      ;
; 1.134  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.427      ;
; 1.134  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.427      ;
; 1.136  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.429      ;
; 1.166  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.083      ; 1.461      ;
; 1.183  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.476      ;
; 1.204  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.500      ;
; 1.232  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.692      ; 4.917      ;
; 1.245  ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.080      ; 1.537      ;
; 1.249  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.542      ;
; 1.252  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.685      ; 4.930      ;
; 1.258  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.084      ; 1.554      ;
; 1.258  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.551      ;
; 1.265  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.558      ;
; 1.265  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.558      ;
; 1.265  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.673      ; 5.431      ;
; 1.270  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.704      ; 4.967      ;
; 1.273  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.083      ; 1.568      ;
; 1.273  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.686      ; 4.952      ;
; 1.274  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.567      ;
; 1.274  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.081      ; 1.567      ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.348 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 3.339      ;
; -0.257 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 3.424      ;
; 0.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.445      ; 3.306      ;
; 0.202  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.439      ; 3.383      ;
; 0.453  ; spi_16bit_master:inst74|clk_ratio[31]  ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454  ; spi_16bit_master:inst74|sclk           ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; spi_16bit_master:inst74|assert_data    ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.746      ;
; 0.502  ; spi_16bit_master:inst74|tx_buffer[10]  ; spi_16bit_master:inst74|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; spi_16bit_master:inst74|tx_buffer[2]   ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 0.793      ;
; 0.642  ; spi_16bit_master:inst74|tx_buffer[14]  ; spi_16bit_master:inst74|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.934      ;
; 0.643  ; spi_16bit_master:inst74|tx_buffer[5]   ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 0.934      ;
; 0.645  ; spi_16bit_master:inst74|tx_buffer[13]  ; spi_16bit_master:inst74|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.937      ;
; 0.707  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.999      ;
; 0.707  ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 0.999      ;
; 0.708  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.000      ;
; 0.709  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.001      ;
; 0.709  ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.001      ;
; 0.709  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.001      ;
; 0.709  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.001      ;
; 0.709  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.001      ;
; 0.710  ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.002      ;
; 0.711  ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_data[3]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.003      ;
; 0.724  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.016      ;
; 0.742  ; spi_16bit_master:inst74|tx_buffer[12]  ; spi_16bit_master:inst74|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.034      ;
; 0.742  ; spi_16bit_master:inst74|tx_buffer[6]   ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 1.033      ;
; 0.742  ; spi_16bit_master:inst74|tx_buffer[4]   ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 1.033      ;
; 0.743  ; spi_16bit_master:inst74|tx_buffer[3]   ; spi_16bit_master:inst74|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 1.034      ;
; 0.743  ; spi_16bit_master:inst74|tx_buffer[1]   ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 1.034      ;
; 0.744  ; spi_16bit_master:inst74|tx_buffer[8]   ; spi_16bit_master:inst74|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.038      ;
; 0.749  ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.041      ;
; 0.750  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.042      ;
; 0.758  ; spi_16bit_master:inst74|clk_toggles[5] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.050      ;
; 0.804  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.096      ;
; 0.866  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.159      ;
; 0.907  ; inst377                                ; inst379                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.846      ; 2.485      ;
; 0.918  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_data[6]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.079      ; 1.209      ;
; 0.918  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_data[4]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.210      ;
; 0.918  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.210      ;
; 0.955  ; spi_16bit_master:inst74|tx_buffer[9]   ; spi_16bit_master:inst74|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.247      ;
; 0.955  ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.247      ;
; 0.986  ; spi_16bit_master:inst74|tx_buffer[0]   ; spi_16bit_master:inst74|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.078      ; 1.276      ;
; 0.993  ; spi_16bit_master:inst74|tx_buffer[15]  ; spi_16bit_master:inst74|mosi~reg0      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.088      ; 1.293      ;
; 0.994  ; inst387                                ; inst389                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 0.754      ; 1.480      ;
; 1.003  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.684      ;
; 1.003  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.684      ;
; 1.003  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.684      ;
; 1.003  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.684      ;
; 1.003  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.684      ;
; 1.003  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.684      ;
; 1.099  ; spi_16bit_master:inst74|tx_buffer[7]   ; spi_16bit_master:inst74|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.102      ; 1.413      ;
; 1.101  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.393      ;
; 1.110  ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.402      ;
; 1.111  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.403      ;
; 1.117  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|assert_data    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.439      ; 4.798      ;
; 1.120  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.412      ;
; 1.131  ; inst389                                ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.424      ;
; 1.142  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.434      ;
; 1.151  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.443      ;
; 1.172  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.050      ; 1.434      ;
; 1.173  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.418      ; 4.833      ;
; 1.173  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.050      ; 1.435      ;
; 1.174  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.050      ; 1.436      ;
; 1.193  ; spi_16bit_master:inst74|ss_n[0]        ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.081      ; 1.486      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[23]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[0]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[10]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[9]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[11]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[12]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[15]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[13]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[14]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[16]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[22]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[25]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[28]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[26]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.195  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[27]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.882      ;
; 1.215  ; spi_16bit_master:inst74|tx_buffer[11]  ; spi_16bit_master:inst74|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.507      ;
; 1.232  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.524      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.236  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 4.915      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[17]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[18]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[19]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[20]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[21]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[24]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[29]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[31]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.239  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[30]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.445      ; 4.926      ;
; 1.241  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.533      ;
; 1.251  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 1.543      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_SPI_I2C_PORTS-'                                                                                                                        ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.092 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.725      ; 0.663      ;
; -0.091 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.724      ; 0.663      ;
; -0.090 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.723      ; 0.663      ;
; -0.089 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.722      ; 0.663      ;
; -0.088 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.721      ; 0.663      ;
; -0.088 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.721      ; 0.663      ;
; -0.086 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.719      ; 0.663      ;
; 0.423  ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.870      ; 1.313      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.078 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.711      ; 0.663      ;
; -0.078 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.711      ; 0.663      ;
; -0.077 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.710      ; 0.663      ;
; -0.076 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.709      ; 0.663      ;
; -0.075 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.708      ; 0.663      ;
; -0.073 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.706      ; 0.663      ;
; -0.073 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.706      ; 0.663      ;
; 0.015  ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.642      ; 2.687      ;
; 0.050  ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.583      ; 0.663      ;
; 0.052  ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.581      ; 0.663      ;
; 0.055  ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.578      ; 0.663      ;
; 0.057  ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.576      ; 0.663      ;
; 0.060  ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.573      ; 0.663      ;
; 0.062  ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.571      ; 0.663      ;
; 0.063  ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.570      ; 0.663      ;
; 0.072  ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.623      ; 1.725      ;
; 0.097  ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.428      ; 2.555      ;
; 0.098  ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.665      ; 1.793      ;
; 0.106  ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.578      ; 1.714      ;
; 0.133  ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.952      ; 2.115      ;
; 0.151  ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.958      ; 2.139      ;
; 0.157  ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.767      ; 1.954      ;
; 0.162  ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.188      ; 2.380      ;
; 0.169  ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.188      ; 2.387      ;
; 0.175  ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.766      ; 1.971      ;
; 0.177  ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.767      ; 1.974      ;
; 0.182  ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.061      ; 2.273      ;
; 0.198  ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.767      ; 1.995      ;
; 0.199  ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.763      ; 1.992      ;
; 0.221  ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.958      ; 2.209      ;
; 0.222  ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.763      ; 2.015      ;
; 0.230  ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.763      ; 2.023      ;
; 0.256  ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.959      ; 2.245      ;
; 0.260  ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.959      ; 2.249      ;
; 0.262  ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.387      ; 1.679      ;
; 0.280  ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.383      ; 1.693      ;
; 0.306  ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.959      ; 2.295      ;
; 0.310  ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.814      ; 2.154      ;
; 0.359  ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.960      ; 2.349      ;
; 0.392  ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.582      ; 1.004      ;
; 0.393  ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.058      ; 1.481      ;
; 0.438  ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.064      ; 1.532      ;
; 0.441  ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.036      ; 1.507      ;
; 0.464  ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.740      ; 1.234      ;
; 0.573  ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.712      ; 1.315      ;
; 0.573  ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.420      ; 1.023      ;
; 0.619  ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.651      ; 1.300      ;
; 0.667  ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.650      ; 1.347      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50'                                                                                                                                                                                                                     ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.050 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|rx_countdown[0]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 2.926      ;
; 0.050 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|rx_countdown[4]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 2.926      ;
; 0.051 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|rx_countdown[5]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 2.927      ;
; 0.076 ; FPGA_BOARD_RESET-                   ; uart:inst13|rx_countdown[0]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 2.943      ;
; 0.076 ; FPGA_BOARD_RESET-                   ; uart:inst13|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 2.943      ;
; 0.078 ; FPGA_BOARD_RESET-                   ; uart:inst13|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 2.945      ;
; 0.103 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_data[6]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 2.979      ;
; 0.104 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_data[5]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 2.980      ;
; 0.126 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_data[3]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.635      ; 3.003      ;
; 0.147 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_data[0]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.635      ; 3.024      ;
; 0.147 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_data[1]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.635      ; 3.024      ;
; 0.147 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_data[2]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.635      ; 3.024      ;
; 0.183 ; FPGA_BOARD_RESET-                   ; uart:inst14|recv_state.RX_IDLE                                                                                ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.062      ;
; 0.196 ; FPGA_BOARD_RESET-                   ; uart:inst14|rx_countdown[0]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.623      ; 3.061      ;
; 0.198 ; FPGA_BOARD_RESET-                   ; uart:inst14|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.623      ; 3.063      ;
; 0.206 ; FPGA_BOARD_RESET-                   ; uart:inst106|my_recv_state                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.619      ; 3.067      ;
; 0.213 ; FPGA_BOARD_RESET-                   ; uart:inst13|recv_state.RX_IDLE                                                                                ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.626      ; 3.081      ;
; 0.216 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 3.006      ; 3.767      ;
; 0.220 ; FPGA_BOARD_RESET-                   ; uart:inst106|recv_state.RX_RECEIVED                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.632      ; 3.094      ;
; 0.239 ; FPGA_BOARD_RESET-                   ; uart:inst90|recv_state.RX_IDLE                                                                                ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.639      ; 3.120      ;
; 0.240 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_bits_remaining[0]                                                                          ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.107      ;
; 0.248 ; FPGA_BOARD_RESET-                   ; uart:325|recv_state.RX_ERROR                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.606      ; 3.096      ;
; 0.248 ; FPGA_BOARD_RESET-                   ; uart:325|recv_state.RX_IDLE                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.606      ; 3.096      ;
; 0.249 ; FPGA_BOARD_RESET-                   ; uart:inst120|recv_state.RX_ERROR                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.620      ; 3.111      ;
; 0.250 ; FPGA_BOARD_RESET-                   ; uart:325|recv_state.RX_RECEIVED                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.606      ; 3.098      ;
; 0.258 ; FPGA_BOARD_RESET-                   ; uart:inst120|tx_bits_remaining[0]                                                                             ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.624      ; 3.124      ;
; 0.261 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_bits_remaining[0]                                                                             ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 3.137      ;
; 0.264 ; FPGA_BOARD_RESET-                   ; uart:inst120|rx_countdown[0]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.621      ; 3.127      ;
; 0.277 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[5]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.141      ;
; 0.277 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[6]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.141      ;
; 0.279 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[1]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.143      ;
; 0.279 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[3]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.143      ;
; 0.280 ; FPGA_BOARD_RESET-                   ; uart:325|rx_countdown[0]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.608      ; 3.130      ;
; 0.280 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[0]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.144      ;
; 0.281 ; FPGA_BOARD_RESET-                   ; uart:325|rx_countdown[4]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.608      ; 3.131      ;
; 0.281 ; FPGA_BOARD_RESET-                   ; uart:inst106|tx_state.TX_SENDING                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 3.157      ;
; 0.281 ; FPGA_BOARD_RESET-                   ; uart:inst106|recv_state.RX_IDLE                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.632      ; 3.155      ;
; 0.282 ; FPGA_BOARD_RESET-                   ; uart:325|rx_countdown[5]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.608      ; 3.132      ;
; 0.292 ; FPGA_BOARD_RESET-                   ; uart:inst14|tx_bits_remaining[0]                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 3.168      ;
; 0.292 ; FPGA_BOARD_RESET-                   ; uart:inst14|tx_state.TX_SENDING                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.171      ;
; 0.295 ; FPGA_BOARD_RESET-                   ; uart:inst106|recv_state.RX_ERROR                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.632      ; 3.169      ;
; 0.297 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|recv_state.RX_RECEIVED                                                                        ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.636      ; 3.175      ;
; 0.298 ; FPGA_BOARD_RESET-                   ; uart:325|rx_countdown[3]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.608      ; 3.148      ;
; 0.299 ; FPGA_BOARD_RESET-                   ; uart:325|recv_state.RX_CHECK_STOP                                                                             ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.608      ; 3.149      ;
; 0.299 ; FPGA_BOARD_RESET-                   ; uart:inst14|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.623      ; 3.164      ;
; 0.299 ; FPGA_BOARD_RESET-                   ; uart:inst14|my_recv_state                                                                                     ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.178      ;
; 0.305 ; FPGA_BOARD_RESET-                   ; uart:inst106|rx_countdown[5]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.172      ;
; 0.306 ; FPGA_BOARD_RESET-                   ; uart:inst13|recv_state.RX_CHECK_STOP                                                                          ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.173      ;
; 0.308 ; FPGA_BOARD_RESET-                   ; uart:inst106|rx_countdown[4]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.175      ;
; 0.312 ; FPGA_BOARD_RESET-                   ; uart:inst14|recv_state.RX_ERROR                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.191      ;
; 0.314 ; FPGA_BOARD_RESET-                   ; uart:inst14|rx_countdown[3]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.623      ; 3.179      ;
; 0.314 ; FPGA_BOARD_RESET-                   ; uart:inst14|recv_state.RX_RECEIVED                                                                            ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.193      ;
; 0.320 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|recv_state.RX_CHECK_STOP                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.636      ; 3.198      ;
; 0.321 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|recv_state.RX_IDLE                                                                            ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.636      ; 3.199      ;
; 0.323 ; FPGA_BOARD_RESET-                   ; uart:inst106|recv_state.RX_CHECK_STOP                                                                         ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.190      ;
; 0.323 ; FPGA_BOARD_RESET-                   ; uart:inst106|rx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.190      ;
; 0.333 ; FPGA_BOARD_RESET-                   ; uart:inst14|recv_state.RX_CHECK_STOP                                                                          ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.212      ;
; 0.333 ; FPGA_BOARD_RESET-                   ; uart:inst13|recv_state.RX_ERROR                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.200      ;
; 0.334 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.213      ;
; 0.336 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[2]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.200      ;
; 0.337 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_data[4]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.201      ;
; 0.339 ; FPGA_BOARD_RESET-                   ; uart:inst13|rx_countdown[3]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.206      ;
; 0.341 ; FPGA_BOARD_RESET-                   ; uart:inst13|tx_bits_remaining[0]                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.637      ; 3.220      ;
; 0.342 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|my_recv_state                                                                                 ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.636      ; 3.220      ;
; 0.346 ; FPGA_BOARD_RESET-                   ; uart:inst13|my_recv_state                                                                                     ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.213      ;
; 0.350 ; FPGA_BOARD_RESET-                   ; uart:inst90|tx_bits_remaining[0]                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.623      ; 3.215      ;
; 0.351 ; FPGA_BOARD_RESET-                   ; uart:inst13|recv_state.RX_RECEIVED                                                                            ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.625      ; 3.218      ;
; 0.352 ; FPGA_BOARD_RESET-                   ; uart:inst120|recv_state.RX_RECEIVED                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.624      ; 3.218      ;
; 0.356 ; FPGA_BOARD_RESET-                   ; uart:325|tx_bits_remaining[0]                                                                                 ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.621      ; 3.219      ;
; 0.357 ; FPGA_BOARD_RESET-                   ; uart:inst90|rx_countdown[3]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.639      ; 3.238      ;
; 0.364 ; FPGA_BOARD_RESET-                   ; uart:inst120|my_recv_state                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.624      ; 3.230      ;
; 0.373 ; FPGA_BOARD_RESET-                   ; uart:inst120|rx_countdown[4]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.621      ; 3.236      ;
; 0.373 ; FPGA_BOARD_RESET-                   ; uart:inst120|rx_countdown[5]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.621      ; 3.236      ;
; 0.377 ; FPGA_BOARD_RESET-                   ; uart:inst120|recv_state.RX_IDLE                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.624      ; 3.243      ;
; 0.378 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|tx_state.TX_SENDING                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.635      ; 3.255      ;
; 0.385 ; FPGA_BOARD_RESET-                   ; uart:inst120|recv_state.RX_CHECK_STOP                                                                         ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.624      ; 3.251      ;
; 0.386 ; FPGA_BOARD_RESET-                   ; WIFI_uart:inst1|rx_countdown[3]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.634      ; 3.262      ;
; 0.390 ; FPGA_BOARD_RESET-                   ; uart:inst90|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.639      ; 3.271      ;
; 0.391 ; FPGA_BOARD_RESET-                   ; uart:inst120|rx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.621      ; 3.254      ;
; 0.394 ; FPGA_BOARD_RESET-                   ; uart:inst90|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.639      ; 3.275      ;
; 0.395 ; FPGA_BOARD_RESET-                   ; uart:inst90|rx_countdown[0]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.639      ; 3.276      ;
; 0.416 ; FPGA_BOARD_RESET-                   ; uart:325|my_recv_state                                                                                        ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.607      ; 3.265      ;
; 0.419 ; FPGA_BOARD_RESET-                   ; uart:inst106|rx_countdown[0]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.624      ; 3.285      ;
; 0.430 ; uart:inst106|tx_bits_remaining[1]   ; uart:inst106|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; uart:inst106|tx_bits_remaining[2]   ; uart:inst106|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.104      ; 0.746      ;
; 0.430 ; uart:inst106|tx_bits_remaining[3]   ; uart:inst106|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.104      ; 0.746      ;
; 0.434 ; uart:325|tx_bits_remaining[1]       ; uart:325|tx_bits_remaining[1]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.100      ; 0.746      ;
; 0.447 ; FPGA_BOARD_RESET-                   ; uart:325|tx_data[0]                                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.311      ;
; 0.448 ; FPGA_BOARD_RESET-                   ; uart:325|tx_data[1]                                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.312      ;
; 0.448 ; FPGA_BOARD_RESET-                   ; uart:325|tx_data[2]                                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.312      ;
; 0.448 ; FPGA_BOARD_RESET-                   ; uart:325|tx_data[4]                                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.312      ;
; 0.449 ; FPGA_BOARD_RESET-                   ; uart:325|tx_data[5]                                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.313      ;
; 0.449 ; FPGA_BOARD_RESET-                   ; uart:325|tx_data[6]                                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.622      ; 3.313      ;
; 0.451 ; uart:inst13|tx_out                  ; uart:inst13|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst13|tx_data[7]              ; uart:inst13|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst14|tx_out                  ; uart:inst14|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst90|rx_bits_remaining[2]    ; uart:inst90|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst13|tx_bits_remaining[1]    ; uart:inst13|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst13|tx_bits_remaining[0]    ; uart:inst13|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:inst13|tx_bits_remaining[3]    ; uart:inst13|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.083      ; 0.746      ;
+-------+-------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FPGA_UART_8255_SELECT-'                                                                                     ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; 0.215 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.418      ; 0.663      ;
; 0.215 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.418      ; 0.663      ;
; 0.216 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.417      ; 0.663      ;
; 0.216 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.417      ; 0.663      ;
; 0.217 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.416      ; 0.663      ;
; 0.217 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.416      ; 0.663      ;
; 0.217 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.416      ; 0.663      ;
; 0.424 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.788      ; 1.242      ;
; 0.453 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.236      ; 0.719      ;
; 0.486 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.237      ; 0.753      ;
; 0.494 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.237      ; 0.761      ;
; 0.530 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.523      ; 1.083      ;
; 0.654 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.053      ; 0.737      ;
; 0.685 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.052     ; 0.663      ;
; 0.686 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.053     ; 0.663      ;
; 0.687 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.054     ; 0.663      ;
; 0.689 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.056     ; 0.663      ;
; 0.689 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.056     ; 0.663      ;
; 0.692 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.059     ; 0.663      ;
; 0.693 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.060     ; 0.663      ;
; 0.694 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.015      ; 0.739      ;
; 0.879 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.116      ; 1.025      ;
; 0.910 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.082      ; 1.022      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.528 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.821      ;
; 0.528 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.821      ;
; 0.532 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.828      ;
; 0.652 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.945      ;
; 0.675 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 0.968      ;
; 0.708 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 1.001      ;
; 0.713 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 1.006      ;
; 0.733 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.081      ; 1.026      ;
; 1.319 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.017     ; 1.044      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.558 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.454      ;
; 0.566 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.452      ;
; 0.734 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.028      ;
; 0.735 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.735 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.029      ;
; 0.736 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.033      ;
; 0.762 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.919 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.815      ;
; 0.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.824      ;
; 1.010 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 1.406      ;
; 1.032 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 1.418      ;
; 1.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.955      ;
; 1.068 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 1.964      ;
; 1.089 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.383      ;
; 1.090 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.384      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.091 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.385      ;
; 1.092 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.386      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.100 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.108 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.109 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.403      ;
; 1.199 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.095      ;
; 1.208 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.104      ;
; 1.220 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.514      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.515      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.222 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.516      ;
; 1.229 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.230 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.231 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.239 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.240 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.248 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.543      ;
; 1.337 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 1.733      ;
; 1.339 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.235      ;
; 1.348 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.323      ; 2.244      ;
; 1.360 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.654      ;
; 1.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.361 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.655      ;
; 1.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.362 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.656      ;
; 1.369 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.663      ;
; 1.370 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.370 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.370 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.664      ;
; 1.371 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.371 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.379 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.673      ;
; 1.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.380 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.388 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.389 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.683      ;
; 1.389 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.683      ;
; 1.389 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.683      ;
; 1.389 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.683      ;
; 1.468 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 1.864      ;
; 1.477 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.323      ; 1.873      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.727 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.052      ; 0.991      ;
; 0.727 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.053      ; 0.992      ;
; 2.737 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.138     ; 0.821      ;
; 3.594 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -2.525     ; 0.801      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.739 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.031      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.746 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.756 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.048      ;
; 0.764 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 1.091 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.386      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.386      ;
; 1.098 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.391      ;
; 1.100 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.392      ;
; 1.101 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.395      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.394      ;
; 1.102 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.394      ;
; 1.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.404      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.403      ;
; 1.111 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.404      ;
; 1.118 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.412      ;
; 1.127 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.420      ;
; 1.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.515      ;
; 1.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.516      ;
; 1.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.517      ;
; 1.224 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.516      ;
; 1.231 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.524      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.524      ;
; 1.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.525      ;
; 1.233 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.526      ;
; 1.238 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.531      ;
; 1.239 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.532      ;
; 1.240 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.532      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.532      ;
; 1.242 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.534      ;
; 1.242 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.535      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                    ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; 0.814 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.839      ; 4.927      ;
; 0.824 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.827      ; 4.925      ;
; 0.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.841      ; 4.941      ;
; 0.840 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.521      ; 2.635      ;
; 0.840 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.830      ; 4.944      ;
; 0.849 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.840      ; 4.963      ;
; 0.861 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.506      ; 2.641      ;
; 0.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.821      ; 4.966      ;
; 0.875 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.540      ; 2.689      ;
; 0.878 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.822      ; 4.974      ;
; 0.879 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.506      ; 2.659      ;
; 0.881 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.524      ; 2.679      ;
; 0.881 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.510      ; 2.665      ;
; 0.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.523      ; 2.679      ;
; 0.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.522      ; 2.678      ;
; 0.883 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.541      ; 2.698      ;
; 0.885 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.505      ; 2.664      ;
; 0.906 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.540      ; 2.720      ;
; 0.912 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.521      ; 2.707      ;
; 0.917 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.521      ; 2.712      ;
; 0.918 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.522      ; 2.714      ;
; 0.918 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.522      ; 2.714      ;
; 0.922 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.540      ; 2.736      ;
; 0.924 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.529      ; 2.727      ;
; 0.925 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.508      ; 2.707      ;
; 0.926 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.822      ; 5.022      ;
; 0.926 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.840      ; 5.040      ;
; 0.927 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.860      ; 5.061      ;
; 0.931 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.822      ; 5.027      ;
; 0.933 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.530      ; 2.737      ;
; 0.937 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.541      ; 2.752      ;
; 0.938 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.508      ; 2.720      ;
; 0.938 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.754      ;
; 0.941 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.528      ; 2.743      ;
; 0.943 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.839      ; 5.056      ;
; 0.951 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.527      ; 2.752      ;
; 0.953 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.531      ; 2.758      ;
; 0.955 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.840      ; 5.069      ;
; 0.957 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.523      ; 2.754      ;
; 0.958 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.774      ;
; 0.961 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.846      ; 5.081      ;
; 0.961 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.524      ; 2.759      ;
; 0.962 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.523      ; 2.759      ;
; 0.965 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.781      ;
; 0.965 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.505      ; 2.744      ;
; 0.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.529      ; 2.783      ;
; 0.982 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.528      ; 2.784      ;
; 0.984 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.521      ; 2.779      ;
; 0.986 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.522      ; 2.782      ;
; 0.988 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.848      ; 5.110      ;
; 0.990 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.525      ; 2.789      ;
; 0.991 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.807      ;
; 0.992 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.840      ; 5.106      ;
; 0.993 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.523      ; 2.790      ;
; 0.994 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.522      ; 2.790      ;
; 0.996 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.812      ;
; 0.996 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|address_reg_a[0]                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.123      ; 2.351      ;
; 0.999 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.522      ; 2.795      ;
; 1.005 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.511      ; 2.790      ;
; 1.009 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.846      ; 5.129      ;
; 1.011 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.845      ; 5.130      ;
; 1.014 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.830      ;
; 1.017 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.506      ; 2.797      ;
; 1.018 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.524      ; 2.816      ;
; 1.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.845      ; 5.138      ;
; 1.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.510      ; 2.803      ;
; 1.020 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.523      ; 2.817      ;
; 1.021 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.521      ; 2.816      ;
; 1.021 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.516      ; 2.811      ;
; 1.026 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.543      ; 2.843      ;
; 1.027 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.529      ; 2.830      ;
; 1.027 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.860      ; 5.161      ;
; 1.028 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.541      ; 2.843      ;
; 1.029 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.516      ; 2.819      ;
; 1.030 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.528      ; 2.832      ;
; 1.031 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.542      ; 2.847      ;
; 1.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.523      ; 2.829      ;
; 1.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.543      ; 2.849      ;
; 1.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.568      ; 4.875      ;
; 1.034 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.532      ; 2.840      ;
; 1.034 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.541      ; 2.849      ;
; 1.035 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.829      ; 5.138      ;
; 1.036 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.543      ; 2.853      ;
; 1.037 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.521      ; 2.832      ;
; 1.041 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.830      ; 5.145      ;
; 1.046 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.527      ; 2.847      ;
; 1.049 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.832      ; 5.155      ;
; 1.052 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.514      ; 2.840      ;
; 1.054 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.531      ; 2.859      ;
; 1.055 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.519      ; 2.848      ;
; 1.056 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.839      ; 5.169      ;
; 1.056 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.513      ; 2.843      ;
; 1.058 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.512      ; 2.844      ;
; 1.064 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.827      ; 5.165      ;
; 1.070 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.530      ; 2.874      ;
; 1.077 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.514      ; 2.865      ;
; 1.078 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.505      ; 2.857      ;
; 1.078 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.837      ; 5.189      ;
; 1.085 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.504      ; 2.863      ;
; 1.090 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.534      ; 2.898      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -5.412 ; spi_16bit_master:inst74|busy             ; inst377         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.875     ; 4.038      ;
; -5.012 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.569      ; 7.072      ;
; -4.573 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.569      ; 7.133      ;
; -4.014 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.150      ; 9.165      ;
; -3.953 ; spi_16bit_master:inst74|busy             ; inst387         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.754     ; 3.700      ;
; -3.936 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.150      ; 9.087      ;
; -3.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.434      ; 9.010      ;
; -3.553 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.690      ; 6.734      ;
; -3.524 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.167      ; 8.692      ;
; -3.321 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.434      ; 8.756      ;
; -3.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.409      ; 6.730      ;
; -3.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.409      ; 6.730      ;
; -3.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.409      ; 6.652      ;
; -3.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.409      ; 6.652      ;
; -3.175 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.434      ; 8.610      ;
; -3.137 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.690      ; 6.818      ;
; -2.897 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.434      ; 8.332      ;
; -2.888 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.320      ; 4.514      ;
; -2.881 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 6.575      ;
; -2.881 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 6.575      ;
; -2.830 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.426      ; 6.257      ;
; -2.830 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.426      ; 6.257      ;
; -2.803 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.318      ; 4.515      ;
; -2.732 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.697      ; 8.920      ;
; -2.631 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.697      ; 8.819      ;
; -2.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 6.321      ;
; -2.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 6.321      ;
; -2.615 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.327      ; 4.513      ;
; -2.530 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.329      ; 4.156      ;
; -2.481 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 6.175      ;
; -2.481 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 6.175      ;
; -2.439 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.325      ; 4.158      ;
; -2.425 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.697      ; 9.113      ;
; -2.365 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.697      ; 8.824      ;
; -2.337 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.005      ; 4.281      ;
; -2.327 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.697      ; 9.286      ;
; -2.295 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.004      ; 4.173      ;
; -2.269 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.321      ; 4.159      ;
; -2.269 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.326      ; 4.158      ;
; -2.266 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.328      ; 4.157      ;
; -2.220 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.697      ; 8.908      ;
; -2.203 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 5.897      ;
; -2.203 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.693      ; 5.897      ;
; -2.180 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.320      ; 4.306      ;
; -2.095 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.318      ; 4.307      ;
; -1.955 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.875      ; 3.191      ;
; -1.951 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.878      ; 3.190      ;
; -1.930 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.329      ; 4.056      ;
; -1.905 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.327      ; 4.303      ;
; -1.864 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.956      ; 6.582      ;
; -1.864 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.956      ; 6.582      ;
; -1.839 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.325      ; 4.058      ;
; -1.818 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.004      ; 4.196      ;
; -1.778 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.956      ; 6.225      ;
; -1.778 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.956      ; 6.225      ;
; -1.769 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.005      ; 4.213      ;
; -1.677 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.956      ; 6.124      ;
; -1.677 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.956      ; 6.124      ;
; -1.669 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.321      ; 4.059      ;
; -1.668 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.326      ; 4.057      ;
; -1.665 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.328      ; 4.056      ;
; -1.633 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.956      ; 6.851      ;
; -1.633 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.956      ; 6.851      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.001      ; 4.297      ;
; -1.604 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.052      ; 4.193      ;
; -1.538 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.660      ; 3.867      ;
; -1.526 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.875      ; 3.262      ;
; -1.523 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.878      ; 3.262      ;
; -1.472 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.719      ; 7.682      ;
; -1.457 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.719      ; 8.167      ;
; -1.406 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.672      ; 7.569      ;
; -1.406 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.672      ; 7.569      ;
; -1.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.150      ; 6.463      ;
; -1.304 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.672      ; 7.967      ;
; -1.304 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.672      ; 7.967      ;
; -1.288 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.784      ; 3.642      ;
; -1.288 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.783      ; 3.643      ;
; -1.288 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.783      ; 3.642      ;
; -1.284 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.784      ; 3.640      ;
; -1.270 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.956      ; 6.217      ;
; -1.270 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.956      ; 6.217      ;
; -1.224 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.784      ; 3.571      ;
; -1.224 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.784      ; 3.571      ;
; -1.223 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.672      ; 7.386      ;
; -1.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.409      ; 4.608      ;
; -1.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.409      ; 4.608      ;
; -1.198 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.674      ; 7.363      ;
; -1.196 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.699      ; 7.386      ;
; -1.196 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.699      ; 7.386      ;
; -1.191 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.699      ; 7.881      ;
; -1.191 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.699      ; 7.881      ;
; -1.151 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.672      ; 7.814      ;
; -1.109 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.674      ; 7.774      ;
; -1.109 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.052      ; 4.198      ;
; -1.078 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.538      ; 3.185      ;
; -1.075 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.538      ; 3.185      ;
; -1.072 ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.697      ; 7.260      ;
; -1.065 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.956      ; 6.012      ;
; -1.065 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.956      ; 6.012      ;
; -1.049 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.001      ; 4.240      ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                                           ;
+--------+------------------------------------------+------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -5.371 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.092     ; 6.280      ;
; -5.371 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.092     ; 6.280      ;
; -5.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.092     ; 6.202      ;
; -5.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.092     ; 6.202      ;
; -4.936 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 6.125      ;
; -4.936 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 6.125      ;
; -4.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.281      ; 6.184      ;
; -4.859 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 5.807      ;
; -4.859 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.053     ; 5.807      ;
; -4.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.481      ;
; -4.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.481      ;
; -4.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.481      ;
; -4.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.481      ;
; -4.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.481      ;
; -4.824 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.281      ; 6.106      ;
; -4.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.403      ;
; -4.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.403      ;
; -4.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.403      ;
; -4.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.403      ;
; -4.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.353     ; 5.403      ;
; -4.682 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 5.871      ;
; -4.682 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 5.871      ;
; -4.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 5.725      ;
; -4.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 5.725      ;
; -4.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.953      ; 7.470      ;
; -4.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.953      ; 7.470      ;
; -4.494 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|RD_n              ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.447      ; 6.432      ;
; -4.494 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|WR_n              ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.447      ; 6.432      ;
; -4.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.565      ; 6.029      ;
; -4.438 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.953      ; 7.392      ;
; -4.438 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.953      ; 7.392      ;
; -4.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.971      ; 7.406      ;
; -4.412 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.298      ; 5.711      ;
; -4.393 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|RD_n              ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.447      ; 6.331      ;
; -4.393 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|WR_n              ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.447      ; 6.331      ;
; -4.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.326      ;
; -4.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.326      ;
; -4.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.326      ;
; -4.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.326      ;
; -4.380 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.326      ;
; -4.364 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.967      ; 7.332      ;
; -4.356 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.971      ; 7.328      ;
; -4.343 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.336     ; 5.008      ;
; -4.343 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.336     ; 5.008      ;
; -4.343 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.336     ; 5.008      ;
; -4.343 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.336     ; 5.008      ;
; -4.343 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.336     ; 5.008      ;
; -4.286 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.967      ; 7.254      ;
; -4.258 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 5.447      ;
; -4.258 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.188      ; 5.447      ;
; -4.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.194      ;
; -4.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.194      ;
; -4.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.194      ;
; -4.209 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.565      ; 5.775      ;
; -4.170 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.116      ;
; -4.170 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.116      ;
; -4.170 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.116      ;
; -4.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.072      ;
; -4.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.072      ;
; -4.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.072      ;
; -4.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.072      ;
; -4.126 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 5.072      ;
; -4.077 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.237      ; 7.315      ;
; -4.077 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.237      ; 7.315      ;
; -4.063 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.565      ; 5.629      ;
; -4.026 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.970      ; 6.997      ;
; -4.026 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.970      ; 6.997      ;
; -4.024 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.952      ; 6.977      ;
; -4.024 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.952      ; 6.977      ;
; -4.017 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.828      ; 6.336      ;
; -3.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.255      ; 7.251      ;
; -3.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 4.926      ;
; -3.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 4.926      ;
; -3.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 4.926      ;
; -3.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 4.926      ;
; -3.980 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.055     ; 4.926      ;
; -3.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.959      ; 6.914      ;
; -3.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.959      ; 6.914      ;
; -3.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.959      ; 6.914      ;
; -3.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.959      ; 6.914      ;
; -3.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.961      ; 6.914      ;
; -3.952 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.190      ; 5.633      ;
; -3.952 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.190      ; 5.633      ;
; -3.952 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.190      ; 5.633      ;
; -3.952 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.190      ; 5.633      ;
; -3.952 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.190      ; 5.633      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.962      ; 6.912      ;
; -3.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.952      ; 6.899      ;
; -3.946 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.952      ; 6.899      ;
; -3.944 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.988      ; 6.933      ;
; -3.942 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.964      ; 6.907      ;
; -3.942 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.964      ; 6.907      ;
+--------+------------------------------------------+------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -4.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.456      ; 7.418      ;
; -4.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.456      ; 7.340      ;
; -4.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.740      ; 7.263      ;
; -3.981 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.473      ; 6.945      ;
; -3.778 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.740      ; 7.009      ;
; -3.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.740      ; 6.863      ;
; -3.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.740      ; 6.585      ;
; -3.224 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.321      ; 9.536      ;
; -3.182 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.037      ; 9.210      ;
; -3.174 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.321      ; 9.486      ;
; -2.920 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.321      ; 9.232      ;
; -2.805 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.054      ; 8.850      ;
; -2.784 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.003      ; 7.539      ;
; -2.774 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.321      ; 9.086      ;
; -2.327 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.003      ; 6.821      ;
; -2.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.037      ; 8.340      ;
; -2.272 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.456      ; 5.219      ;
; -2.206 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.321      ; 8.518      ;
; -2.112 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.003      ; 6.616      ;
; -2.027 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.584      ; 9.363      ;
; -1.931 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.003      ; 7.186      ;
; -1.926 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.584      ; 9.762      ;
; -1.919 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.003      ; 6.913      ;
; -1.808 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.003      ; 6.812      ;
; -1.751 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.740      ; 4.982      ;
; -1.738 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.183      ; 7.412      ;
; -1.593 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.393      ; 8.477      ;
; -1.366 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.525      ; 4.392      ;
; -1.319 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.392      ; 8.202      ;
; -1.319 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.392      ; 8.202      ;
; -1.276 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.400      ; 8.167      ;
; -1.276 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.395      ; 8.162      ;
; -1.274 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.413      ; 8.178      ;
; -1.226 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.394      ; 8.111      ;
; -1.226 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.394      ; 8.111      ;
; -1.193 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.183      ; 7.367      ;
; -0.690 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.037      ; 6.718      ;
; -0.548 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.393      ; 7.932      ;
; -0.400 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.392      ; 7.783      ;
; -0.400 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.392      ; 7.783      ;
; -0.291 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.400      ; 7.682      ;
; -0.282 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.413      ; 7.686      ;
; -0.273 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.395      ; 7.659      ;
; -0.215 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.394      ; 7.600      ;
; -0.215 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.394      ; 7.600      ;
; 0.020  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.584      ; 7.055      ;
; 0.734  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.584      ; 6.841      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                       ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.411 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.276      ; 8.178      ;
; -4.411 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.276      ; 8.178      ;
; -3.419 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.276      ; 7.686      ;
; -3.419 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.276      ; 7.686      ;
; -3.386 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.256      ; 7.133      ;
; -3.145 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.108     ; 4.038      ;
; -3.043 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.284      ; 6.818      ;
; -2.825 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.256      ; 7.072      ;
; -2.779 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.080     ; 3.700      ;
; -2.459 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.284      ; 6.734      ;
; 0.082  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.277      ; 3.686      ;
; 0.082  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.277      ; 3.686      ;
; 0.082  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.277      ; 3.686      ;
; 0.082  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.277      ; 3.686      ;
; 0.082  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.277      ; 3.686      ;
; 0.082  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.277      ; 3.686      ;
; 0.091  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.284      ; 3.684      ;
; 0.175  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.287      ; 3.603      ;
; 0.175  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.287      ; 3.603      ;
; 0.175  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 3.287      ; 3.603      ;
; 0.529  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.277      ; 3.739      ;
; 0.529  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.277      ; 3.739      ;
; 0.529  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.277      ; 3.739      ;
; 0.529  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.277      ; 3.739      ;
; 0.529  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.277      ; 3.739      ;
; 0.529  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.277      ; 3.739      ;
; 0.636  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.287      ; 3.642      ;
; 0.636  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.287      ; 3.642      ;
; 0.636  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.287      ; 3.642      ;
; 0.708  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 3.284      ; 3.567      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                  ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.337 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.529      ; 7.367      ;
; -4.337 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.529      ; 7.367      ;
; -3.882 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.529      ; 7.412      ;
; -3.882 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.529      ; 7.412      ;
; -3.423 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.052     ; 4.392      ;
; -3.420 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 4.392      ;
; -3.004 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.370      ; 5.875      ;
; -3.004 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.370      ; 5.875      ;
; -2.362 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.370      ; 5.733      ;
; -2.362 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.370      ; 5.733      ;
; -1.732 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.053     ; 2.700      ;
; -1.728 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.049     ; 2.700      ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_BOARD_RESET-'                                                                                                                      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; -2.797 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.022      ; 5.810      ;
; -2.495 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.022      ; 5.508      ;
; -2.269 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.005      ; 5.265      ;
; -2.157 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.005      ; 5.153      ;
; -2.073 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.005      ; 5.069      ;
; -2.002 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.289      ; 5.282      ;
; -1.900 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.289      ; 5.180      ;
; -1.828 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.289      ; 5.108      ;
; -1.646 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.289      ; 4.926      ;
; -1.500 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.289      ; 4.780      ;
; -1.132 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.500        ; 3.552      ; 5.436      ;
; -0.918 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 1.000        ; 3.552      ; 5.722      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_UART_8255_SELECT-'                                                                      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -2.199 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.394      ; 2.390      ;
; -1.662 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.394      ; 2.353      ;
; -0.736 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.975      ; 2.921      ;
; -0.678 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.472      ; 2.332      ;
; -0.570 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.687      ; 2.459      ;
; -0.562 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.475      ; 2.399      ;
; -0.524 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.686      ; 2.590      ;
; -0.523 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.687      ; 3.776      ;
; -0.512 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.394      ; 2.476      ;
; -0.462 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.470      ; 2.331      ;
; -0.460 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.471      ; 2.331      ;
; -0.457 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.467      ; 2.328      ;
; -0.457 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.468      ; 2.329      ;
; -0.456 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.466      ; 2.327      ;
; -0.455 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.499      ; 2.334      ;
; -0.453 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.472      ; 2.331      ;
; -0.433 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.396      ; 2.392      ;
; -0.432 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.391      ; 2.386      ;
; -0.432 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.399      ; 2.395      ;
; -0.432 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.397      ; 2.393      ;
; -0.431 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.391      ; 2.385      ;
; -0.406 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.959      ; 2.935      ;
; -0.404 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.686      ; 2.453      ;
; -0.400 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.536      ; 2.617      ;
; -0.389 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.816      ; 2.769      ;
; -0.384 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.818      ; 2.768      ;
; -0.380 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.812      ; 2.771      ;
; -0.307 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.812      ; 2.797      ;
; -0.306 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.813      ; 2.796      ;
; -0.306 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.812      ; 2.797      ;
; -0.301 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.817      ; 2.795      ;
; -0.274 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.560      ; 2.517      ;
; -0.235 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.975      ; 2.920      ;
; -0.220 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.687      ; 3.973      ;
; -0.211 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.472      ; 2.365      ;
; -0.183 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.849      ; 2.595      ;
; -0.180 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.849      ; 2.600      ;
; -0.103 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.202      ; 2.986      ;
; -0.057 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.850      ; 2.477      ;
; -0.057 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.850      ; 2.478      ;
; -0.055 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.849      ; 2.474      ;
; -0.052 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.848      ; 2.472      ;
; -0.051 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.848      ; 2.471      ;
; -0.044 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.687      ; 2.433      ;
; -0.039 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.475      ; 2.376      ;
; 0.005  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.470      ; 2.364      ;
; 0.007  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.471      ; 2.364      ;
; 0.009  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.686      ; 2.557      ;
; 0.009  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.467      ; 2.362      ;
; 0.010  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.466      ; 2.361      ;
; 0.010  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.468      ; 2.362      ;
; 0.014  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.472      ; 2.364      ;
; 0.038  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.394      ; 2.426      ;
; 0.046  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.959      ; 2.983      ;
; 0.096  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.499      ; 2.283      ;
; 0.104  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.391      ; 2.350      ;
; 0.105  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.396      ; 2.354      ;
; 0.105  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.391      ; 2.349      ;
; 0.106  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.399      ; 2.357      ;
; 0.106  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.397      ; 2.355      ;
; 0.120  ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.686      ; 2.429      ;
; 0.141  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.536      ; 2.576      ;
; 0.197  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.816      ; 2.683      ;
; 0.201  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.818      ; 2.683      ;
; 0.206  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.812      ; 2.685      ;
; 0.242  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.560      ; 2.501      ;
; 0.269  ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.849      ; 2.643      ;
; 0.311  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.813      ; 2.679      ;
; 0.311  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.812      ; 2.679      ;
; 0.311  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.812      ; 2.680      ;
; 0.313  ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.849      ; 2.607      ;
; 0.316  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.817      ; 2.678      ;
; 0.393  ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.202      ; 2.990      ;
; 0.493  ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.850      ; 2.427      ;
; 0.493  ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.850      ; 2.428      ;
; 0.494  ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.849      ; 2.425      ;
; 0.497  ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.848      ; 2.423      ;
; 0.497  ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.848      ; 2.423      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK_50'                                                                                            ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; -1.860 ; FPGA_BOARD_RESET-             ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.541      ; 4.892      ;
; -1.860 ; FPGA_BOARD_RESET-             ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.541      ; 4.892      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.836 ; FPGA_BOARD_RESET-             ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.524      ; 4.851      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.742 ; FPGA_BOARD_RESET-             ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.529      ; 4.762      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.707 ; FPGA_BOARD_RESET-             ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.528      ; 4.726      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.685 ; FPGA_BOARD_RESET-             ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.712      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.680 ; FPGA_BOARD_RESET-             ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.536      ; 4.707      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.673 ; FPGA_BOARD_RESET-             ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.537      ; 4.701      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.351 ; FPGA_BOARD_RESET-             ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.524      ; 4.866      ;
; -1.322 ; FPGA_BOARD_RESET-             ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.541      ; 4.854      ;
; -1.322 ; FPGA_BOARD_RESET-             ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.541      ; 4.854      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.291 ; FPGA_BOARD_RESET-             ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.818      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.280 ; FPGA_BOARD_RESET-             ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.528      ; 4.799      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.245 ; FPGA_BOARD_RESET-             ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.536      ; 4.772      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.200 ; FPGA_BOARD_RESET-             ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.529      ; 4.720      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; -1.144 ; FPGA_BOARD_RESET-             ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.537      ; 4.672      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|5 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|6 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|7 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|8 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 15.520 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|9 ; CLK_50            ; CLK_50      ; 20.000       ; -0.082     ; 4.399      ;
; 16.422 ; uart:inst13|tx_state.TX_IDLE  ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.066     ; 3.513      ;
; 16.422 ; uart:inst13|tx_state.TX_IDLE  ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.066     ; 3.513      ;
; 16.492 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.085     ; 3.424      ;
; 16.492 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.085     ; 3.424      ;
; 16.492 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.085     ; 3.424      ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                       ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; -1.640 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 2.354      ; 4.495      ;
; -1.351 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 2.354      ; 4.206      ;
; -1.065 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 2.354      ; 4.420      ;
; -0.815 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 2.354      ; 4.170      ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'                                                                      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -0.882 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.061      ; 3.179      ;
; -0.877 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.317      ; 4.391      ;
; -0.825 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.528      ; 3.840      ;
; -0.804 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.316      ; 4.501      ;
; -0.801 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.317      ; 4.497      ;
; -0.795 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.318      ; 4.494      ;
; -0.787 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.140      ; 4.002      ;
; -0.765 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.624      ; 3.877      ;
; -0.762 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.625      ; 3.877      ;
; -0.739 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.060      ; 3.349      ;
; -0.738 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.060      ; 3.349      ;
; -0.735 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.061      ; 3.347      ;
; -0.712 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.317      ; 4.390      ;
; -0.686 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.144      ; 3.229      ;
; -0.653 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.625      ; 3.843      ;
; -0.651 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.270      ; 3.490      ;
; -0.646 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.627      ; 3.840      ;
; -0.645 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.628      ; 3.841      ;
; -0.642 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.626      ; 3.839      ;
; -0.638 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.627      ; 3.838      ;
; -0.631 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.072      ; 3.273      ;
; -0.627 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.073      ; 3.271      ;
; -0.606 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.317      ; 4.620      ;
; -0.605 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.817      ; 2.984      ;
; -0.577 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.595      ; 2.734      ;
; -0.575 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.594      ; 2.736      ;
; -0.568 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.083      ; 3.328      ;
; -0.566 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.598      ; 2.730      ;
; -0.558 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.131      ; 3.249      ;
; -0.558 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.131      ; 3.249      ;
; -0.550 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.129      ; 3.247      ;
; -0.544 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.440      ; 3.666      ;
; -0.541 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.316      ; 4.738      ;
; -0.538 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.317      ; 4.734      ;
; -0.535 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.784      ; 3.722      ;
; -0.533 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.318      ; 4.732      ;
; -0.528 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.139      ; 3.232      ;
; -0.528 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.140      ; 3.231      ;
; -0.521 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.144      ; 3.229      ;
; -0.514 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.143      ; 3.229      ;
; -0.505 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.269      ; 3.331      ;
; -0.501 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.270      ; 3.330      ;
; -0.489 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.139      ; 3.200      ;
; -0.486 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.141      ; 3.197      ;
; -0.483 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.143      ; 3.196      ;
; -0.482 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.136      ; 3.996      ;
; -0.467 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.316      ; 4.194      ;
; -0.453 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.528      ; 3.968      ;
; -0.453 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.010      ; 2.834      ;
; -0.441 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.317      ; 4.619      ;
; -0.440 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.520      ; 3.531      ;
; -0.440 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.059      ; 3.178      ;
; -0.439 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.464      ; 3.584      ;
; -0.425 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.140      ; 4.140      ;
; -0.412 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.749      ; 2.848      ;
; -0.409 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.624      ; 4.021      ;
; -0.406 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.625      ; 4.021      ;
; -0.403 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.469      ; 3.436      ;
; -0.402 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.536      ; 4.463      ;
; -0.401 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.158      ; 3.242      ;
; -0.400 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.536      ; 4.462      ;
; -0.389 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.060      ; 3.499      ;
; -0.388 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.060      ; 3.499      ;
; -0.387 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.995      ; 2.954      ;
; -0.387 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.998      ; 2.956      ;
; -0.385 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.061      ; 3.497      ;
; -0.382 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.000      ; 2.958      ;
; -0.380 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.996      ; 2.955      ;
; -0.378 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.003      ; 2.960      ;
; -0.375 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.775      ; 3.838      ;
; -0.373 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.924      ; 2.975      ;
; -0.373 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.925      ; 2.977      ;
; -0.370 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.923      ; 2.970      ;
; -0.368 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.921      ; 2.967      ;
; -0.345 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.852      ; 2.879      ;
; -0.330 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.005      ; 2.898      ;
; -0.328 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.007      ; 2.899      ;
; -0.324 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.626      ; 4.021      ;
; -0.323 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.786      ; 4.472      ;
; -0.320 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.627      ; 4.020      ;
; -0.319 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.625      ; 4.009      ;
; -0.314 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.627      ; 4.008      ;
; -0.312 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.628      ; 4.008      ;
; -0.311 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.270      ; 3.650      ;
; -0.295 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.322      ; 3.296      ;
; -0.295 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.321      ; 3.293      ;
; -0.294 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.061      ; 3.091      ;
; -0.291 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.139      ; 4.000      ;
; -0.291 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.140      ; 4.002      ;
; -0.291 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.319      ; 3.288      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.136      ; 3.997      ;
; -0.282 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.135      ; 3.996      ;
; -0.278 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.002      ; 2.979      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.001      ; 2.978      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.003      ; 2.979      ;
; -0.276 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.001      ; 2.978      ;
; -0.275 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.316      ; 4.502      ;
; -0.249 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.131      ; 3.440      ;
; -0.249 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.131      ; 3.440      ;
; -0.241 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.129      ; 3.438      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'FPGA_SPI_I2C_PORTS-'                                                                      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.594 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.149      ; 3.073      ;
; -0.547 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.153      ; 3.081      ;
; -0.544 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.153      ; 3.080      ;
; -0.531 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.155      ; 3.084      ;
; -0.530 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.152      ; 3.078      ;
; -0.366 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.155      ; 3.085      ;
; -0.363 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.151      ; 3.077      ;
; -0.331 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.116      ; 3.019      ;
; -0.131 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.149      ; 3.110      ;
; -0.082 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.153      ; 3.116      ;
; -0.079 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.153      ; 3.115      ;
; -0.065 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.152      ; 3.113      ;
; -0.065 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.155      ; 3.118      ;
; 0.095  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.116      ; 3.093      ;
; 0.101  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.151      ; 3.113      ;
; 0.101  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.155      ; 3.118      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                            ;
+--------+------------------------------------------+----------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node        ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -1.902 ; FPGA_BOARD_RESET-                        ; inst416        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.337      ; 3.465      ;
; -1.820 ; FPGA_BOARD_RESET-                        ; inst541        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.042      ; 3.252      ;
; -1.808 ; FPGA_BOARD_RESET-                        ; inst544        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.767      ; 2.989      ;
; -1.794 ; FPGA_BOARD_RESET-                        ; inst542        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.743      ; 2.979      ;
; -1.722 ; FPGA_BOARD_RESET-                        ; inst334        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.785      ; 3.093      ;
; -1.721 ; FPGA_BOARD_RESET-                        ; inst532        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.727      ; 3.036      ;
; -1.534 ; FPGA_BOARD_RESET-                        ; inst158[3]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.633      ; 3.129      ;
; -1.527 ; FPGA_BOARD_RESET-                        ; inst444        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.660      ; 3.163      ;
; -1.526 ; FPGA_BOARD_RESET-                        ; inst443        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.659      ; 3.163      ;
; -1.524 ; FPGA_BOARD_RESET-                        ; inst439        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.646      ; 3.152      ;
; -1.524 ; FPGA_BOARD_RESET-                        ; inst441        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.656      ; 3.162      ;
; -1.524 ; FPGA_BOARD_RESET-                        ; inst446        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.656      ; 3.162      ;
; -1.523 ; FPGA_BOARD_RESET-                        ; inst445        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.655      ; 3.162      ;
; -1.520 ; FPGA_BOARD_RESET-                        ; inst440        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.650      ; 3.160      ;
; -1.520 ; FPGA_BOARD_RESET-                        ; inst442        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.651      ; 3.161      ;
; -1.450 ; FPGA_BOARD_RESET-                        ; inst402        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.513      ; 3.093      ;
; -1.424 ; FPGA_BOARD_RESET-                        ; inst242        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.592      ; 6.198      ;
; -1.396 ; FPGA_BOARD_RESET-                        ; inst158[4]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.496      ; 3.130      ;
; -1.395 ; FPGA_BOARD_RESET-                        ; inst158[0]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.493      ; 3.128      ;
; -1.395 ; FPGA_BOARD_RESET-                        ; inst158[1]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.493      ; 3.128      ;
; -1.395 ; FPGA_BOARD_RESET-                        ; inst158[2]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.495      ; 3.130      ;
; -1.395 ; FPGA_BOARD_RESET-                        ; inst158[5]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.492      ; 3.127      ;
; -1.395 ; FPGA_BOARD_RESET-                        ; inst158[6]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.495      ; 3.130      ;
; -1.392 ; FPGA_BOARD_RESET-                        ; inst232        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.583      ; 6.221      ;
; -1.392 ; FPGA_BOARD_RESET-                        ; inst244        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.590      ; 6.228      ;
; -1.379 ; FPGA_BOARD_RESET-                        ; inst544        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.767      ; 2.918      ;
; -1.364 ; FPGA_BOARD_RESET-                        ; inst195        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.615      ; 4.281      ;
; -1.363 ; FPGA_BOARD_RESET-                        ; inst542        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.743      ; 2.910      ;
; -1.359 ; FPGA_BOARD_RESET-                        ; inst201        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.612      ; 4.283      ;
; -1.359 ; FPGA_BOARD_RESET-                        ; inst196        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.613      ; 4.284      ;
; -1.356 ; FPGA_BOARD_RESET-                        ; inst541        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.042      ; 3.216      ;
; -1.356 ; FPGA_BOARD_RESET-                        ; inst414        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.428      ; 3.102      ;
; -1.355 ; FPGA_BOARD_RESET-                        ; inst413        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.427      ; 3.102      ;
; -1.307 ; FPGA_BOARD_RESET-                        ; inst240        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.558      ; 6.281      ;
; -1.287 ; FPGA_BOARD_RESET-                        ; inst236        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.593      ; 6.336      ;
; -1.280 ; FPGA_BOARD_RESET-                        ; inst334        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.785      ; 3.035      ;
; -1.280 ; FPGA_BOARD_RESET-                        ; inst408        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.684      ; 3.434      ;
; -1.279 ; FPGA_BOARD_RESET-                        ; inst407        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.684      ; 3.435      ;
; -1.274 ; FPGA_BOARD_RESET-                        ; inst194        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.809      ; 4.565      ;
; -1.262 ; FPGA_BOARD_RESET-                        ; inst532        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.727      ; 2.995      ;
; -1.219 ; FPGA_BOARD_RESET-                        ; inst409        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.684      ; 3.495      ;
; -1.215 ; FPGA_BOARD_RESET-                        ; inst411        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.683      ; 3.498      ;
; -1.214 ; FPGA_BOARD_RESET-                        ; inst416        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.337      ; 3.653      ;
; -1.214 ; FPGA_BOARD_RESET-                        ; inst406        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.683      ; 3.499      ;
; -1.213 ; FPGA_BOARD_RESET-                        ; inst410        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.683      ; 3.500      ;
; -1.182 ; FPGA_BOARD_RESET-                        ; inst226        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.579      ; 6.427      ;
; -1.116 ; FPGA_BOARD_RESET-                        ; inst444        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.660      ; 3.074      ;
; -1.115 ; FPGA_BOARD_RESET-                        ; inst443        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.659      ; 3.074      ;
; -1.112 ; FPGA_BOARD_RESET-                        ; inst441        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.656      ; 3.074      ;
; -1.112 ; FPGA_BOARD_RESET-                        ; inst445        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.655      ; 3.073      ;
; -1.112 ; FPGA_BOARD_RESET-                        ; inst446        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.656      ; 3.074      ;
; -1.108 ; FPGA_BOARD_RESET-                        ; inst442        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.651      ; 3.073      ;
; -1.107 ; FPGA_BOARD_RESET-                        ; inst440        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.650      ; 3.073      ;
; -1.104 ; FPGA_BOARD_RESET-                        ; inst439        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.646      ; 3.072      ;
; -1.074 ; FPGA_BOARD_RESET-                        ; inst158[3]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.633      ; 3.089      ;
; -1.034 ; FPGA_BOARD_RESET-                        ; inst225        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.564      ; 6.560      ;
; -1.014 ; FPGA_BOARD_RESET-                        ; inst245        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 7.573      ; 6.589      ;
; -1.008 ; FPGA_BOARD_RESET-                        ; inst402        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.513      ; 3.035      ;
; -0.987 ; FPGA_BOARD_RESET-                        ; inst158[7]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.322      ; 3.365      ;
; -0.956 ; FPGA_BOARD_RESET-                        ; inst427        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.775      ; 2.849      ;
; -0.954 ; FPGA_BOARD_RESET-                        ; inst431        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.776      ; 2.852      ;
; -0.952 ; FPGA_BOARD_RESET-                        ; inst428        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.777      ; 2.855      ;
; -0.952 ; FPGA_BOARD_RESET-                        ; inst432        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.777      ; 2.855      ;
; -0.951 ; FPGA_BOARD_RESET-                        ; inst433        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.777      ; 2.856      ;
; -0.951 ; FPGA_BOARD_RESET-                        ; inst430        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.777      ; 2.856      ;
; -0.950 ; FPGA_BOARD_RESET-                        ; inst429        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.777      ; 2.857      ;
; -0.945 ; FPGA_BOARD_RESET-                        ; inst413        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.427      ; 3.012      ;
; -0.945 ; FPGA_BOARD_RESET-                        ; inst414        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.428      ; 3.013      ;
; -0.936 ; FPGA_BOARD_RESET-                        ; inst158[4]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.496      ; 3.090      ;
; -0.936 ; FPGA_BOARD_RESET-                        ; inst158[6]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.495      ; 3.089      ;
; -0.935 ; FPGA_BOARD_RESET-                        ; inst158[0]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.493      ; 3.088      ;
; -0.935 ; FPGA_BOARD_RESET-                        ; inst158[1]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.493      ; 3.088      ;
; -0.935 ; FPGA_BOARD_RESET-                        ; inst158[2]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.495      ; 3.090      ;
; -0.935 ; FPGA_BOARD_RESET-                        ; inst158[5]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.492      ; 3.087      ;
; -0.886 ; FPGA_BOARD_RESET-                        ; inst426        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.779      ; 2.923      ;
; -0.831 ; FPGA_BOARD_RESET-                        ; inst408        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.684      ; 3.383      ;
; -0.831 ; FPGA_BOARD_RESET-                        ; inst407        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.684      ; 3.383      ;
; -0.790 ; FPGA_BOARD_RESET-                        ; inst195        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.615      ; 4.355      ;
; -0.786 ; FPGA_BOARD_RESET-                        ; inst196        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.613      ; 4.357      ;
; -0.767 ; FPGA_BOARD_RESET-                        ; inst409        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.684      ; 3.447      ;
; -0.764 ; FPGA_BOARD_RESET-                        ; inst411        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.683      ; 3.449      ;
; -0.763 ; FPGA_BOARD_RESET-                        ; inst410        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.683      ; 3.450      ;
; -0.763 ; FPGA_BOARD_RESET-                        ; inst406        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.683      ; 3.450      ;
; -0.673 ; FPGA_BOARD_RESET-                        ; inst201        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.612      ; 4.469      ;
; -0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst117|9 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.230      ; 5.804      ;
; -0.568 ; FPGA_BOARD_RESET-                        ; inst158[7]     ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.322      ; 3.284      ;
; -0.513 ; FPGA_BOARD_RESET-                        ; inst427        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.775      ; 2.792      ;
; -0.512 ; FPGA_BOARD_RESET-                        ; inst431        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.776      ; 2.794      ;
; -0.511 ; FPGA_BOARD_RESET-                        ; inst428        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.777      ; 2.796      ;
; -0.510 ; FPGA_BOARD_RESET-                        ; inst430        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.777      ; 2.797      ;
; -0.510 ; FPGA_BOARD_RESET-                        ; inst432        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.777      ; 2.797      ;
; -0.509 ; FPGA_BOARD_RESET-                        ; inst433        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.777      ; 2.798      ;
; -0.509 ; FPGA_BOARD_RESET-                        ; inst429        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.777      ; 2.798      ;
; -0.504 ; FPGA_BOARD_RESET-                        ; inst242        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.592      ; 6.618      ;
; -0.504 ; FPGA_BOARD_RESET-                        ; inst194        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.809      ; 4.835      ;
; -0.503 ; FPGA_BOARD_RESET-                        ; inst244        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.590      ; 6.617      ;
; -0.448 ; FPGA_BOARD_RESET-                        ; inst426        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.779      ; 2.861      ;
; -0.438 ; FPGA_BOARD_RESET-                        ; inst232        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.583      ; 6.675      ;
; -0.414 ; FPGA_BOARD_RESET-                        ; inst236        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.593      ; 6.709      ;
; -0.387 ; FPGA_BOARD_RESET-                        ; inst240        ; FPGA_BOARD_RESET-           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.558      ; 6.701      ;
+--------+------------------------------------------+----------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_UART_8255_SELECT-'                                                                       ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -0.696 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.945      ; 2.279      ;
; -0.696 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.945      ; 2.279      ;
; -0.695 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.946      ; 2.281      ;
; -0.694 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.947      ; 2.283      ;
; -0.694 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.947      ; 2.283      ;
; -0.520 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.946      ; 2.456      ;
; -0.515 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.314      ; 2.829      ;
; -0.502 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.776      ; 2.304      ;
; -0.499 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.777      ; 2.308      ;
; -0.482 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.945      ; 2.493      ;
; -0.448 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.582      ; 2.164      ;
; -0.415 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.914      ; 2.529      ;
; -0.413 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.912      ; 2.529      ;
; -0.412 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.913      ; 2.531      ;
; -0.407 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.909      ; 2.532      ;
; -0.407 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.907      ; 2.530      ;
; -0.406 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.908      ; 2.532      ;
; -0.405 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.907      ; 2.532      ;
; -0.379 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.777      ; 2.428      ;
; -0.344 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.077      ; 2.763      ;
; -0.333 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.556      ; 2.253      ;
; -0.314 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.645      ; 2.361      ;
; -0.293 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.554      ; 2.291      ;
; -0.293 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.553      ; 2.290      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.553      ; 2.291      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.552      ; 2.290      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.475      ; 2.215      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.477      ; 2.217      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.476      ; 2.216      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.548      ; 2.288      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.548      ; 2.288      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.549      ; 2.289      ;
; -0.289 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.470      ; 2.211      ;
; -0.289 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.473      ; 2.214      ;
; -0.288 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.469      ; 2.211      ;
; -0.273 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.060      ; 2.817      ;
; -0.221 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.473      ; 2.282      ;
; -0.220 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.621      ; 2.431      ;
; -0.129 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.945      ; 2.346      ;
; -0.128 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.945      ; 2.347      ;
; -0.127 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.946      ; 2.349      ;
; -0.126 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.947      ; 2.351      ;
; -0.125 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.947      ; 2.352      ;
; -0.083 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.820      ; 3.767      ;
; -0.058 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.314      ; 2.786      ;
; -0.006 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.946      ; 2.470      ;
; -0.004 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.945      ; 2.471      ;
; 0.012  ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.776      ; 2.318      ;
; 0.016  ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.777      ; 2.323      ;
; 0.081  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.582      ; 2.193      ;
; 0.117  ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.077      ; 2.724      ;
; 0.132  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.777      ; 2.439      ;
; 0.160  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.913      ; 2.603      ;
; 0.161  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.645      ; 2.336      ;
; 0.165  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.909      ; 2.604      ;
; 0.166  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.908      ; 2.604      ;
; 0.168  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.907      ; 2.605      ;
; 0.179  ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.556      ; 2.265      ;
; 0.179  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.553      ; 2.262      ;
; 0.179  ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.554      ; 2.263      ;
; 0.179  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.553      ; 2.262      ;
; 0.180  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.552      ; 2.262      ;
; 0.181  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.548      ; 2.259      ;
; 0.181  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.548      ; 2.259      ;
; 0.181  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.549      ; 2.260      ;
; 0.187  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.914      ; 2.631      ;
; 0.190  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.912      ; 2.632      ;
; 0.196  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.907      ; 2.633      ;
; 0.201  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.060      ; 2.791      ;
; 0.249  ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.820      ; 3.599      ;
; 0.270  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.470      ; 2.270      ;
; 0.270  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.475      ; 2.275      ;
; 0.270  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.469      ; 2.269      ;
; 0.271  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.477      ; 2.278      ;
; 0.271  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.476      ; 2.277      ;
; 0.271  ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.473      ; 2.274      ;
; 0.281  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.621      ; 2.432      ;
; 0.347  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.473      ; 2.350      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -0.681 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 5.177      ; 4.526      ;
; -0.572 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.491      ; 3.949      ;
; -0.505 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.291      ; 3.816      ;
; -0.471 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.147      ; 3.706      ;
; -0.469 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.205      ; 3.766      ;
; -0.447 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.963      ; 4.546      ;
; -0.432 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.353      ; 3.951      ;
; -0.400 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.110      ; 2.740      ;
; -0.395 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.287      ; 3.922      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.290      ; 3.926      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.287      ; 3.923      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.287      ; 3.923      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.291      ; 3.927      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.291      ; 3.927      ;
; -0.394 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.113      ; 2.749      ;
; -0.391 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.108      ; 2.747      ;
; -0.377 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.117      ; 3.770      ;
; -0.365 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.583      ; 4.248      ;
; -0.314 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 5.177      ; 4.393      ;
; -0.313 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.111      ; 2.828      ;
; -0.312 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.109      ; 2.827      ;
; -0.310 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.331      ; 3.051      ;
; -0.279 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.910      ; 3.661      ;
; -0.279 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.106      ; 2.857      ;
; -0.278 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.104      ; 2.856      ;
; -0.278 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.105      ; 2.857      ;
; -0.278 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.106      ; 2.858      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.101      ; 2.854      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.104      ; 2.857      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.104      ; 2.857      ;
; -0.276 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.099      ; 2.853      ;
; -0.275 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.098      ; 2.853      ;
; -0.271 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.491      ; 3.750      ;
; -0.270 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.166      ; 2.926      ;
; -0.270 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.164      ; 2.924      ;
; -0.268 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.435      ; 3.197      ;
; -0.267 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.438      ; 3.201      ;
; -0.266 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.439      ; 3.203      ;
; -0.248 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.920      ; 3.702      ;
; -0.238 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.963      ; 4.255      ;
; -0.216 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.703      ; 4.517      ;
; -0.216 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.703      ; 4.517      ;
; -0.211 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.251      ; 3.070      ;
; -0.209 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.250      ; 3.071      ;
; -0.209 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.021      ; 2.842      ;
; -0.207 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.948      ; 2.771      ;
; -0.207 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.022      ; 2.845      ;
; -0.206 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.024      ; 2.848      ;
; -0.206 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.025      ; 2.849      ;
; -0.203 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.247      ; 3.074      ;
; -0.190 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.253      ; 3.093      ;
; -0.189 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.252      ; 3.093      ;
; -0.189 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.252      ; 3.093      ;
; -0.185 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.591      ; 3.436      ;
; -0.184 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.249      ; 3.095      ;
; -0.183 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.586      ; 3.433      ;
; -0.181 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.247      ; 3.096      ;
; -0.160 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.473      ; 4.343      ;
; -0.160 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.267      ; 3.137      ;
; -0.151 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.644      ; 3.523      ;
; -0.150 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.291      ; 3.671      ;
; -0.144 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.147      ; 3.533      ;
; -0.135 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.841      ; 2.736      ;
; -0.133 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.353      ; 3.750      ;
; -0.130 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.205      ; 3.605      ;
; -0.114 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.583      ; 3.999      ;
; -0.097 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.474      ; 4.407      ;
; -0.096 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.474      ; 4.408      ;
; -0.076 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.179      ; 3.133      ;
; -0.076 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.117      ; 3.571      ;
; -0.073 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.178      ; 3.135      ;
; -0.065 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.384      ; 3.349      ;
; -0.063 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.383      ; 3.350      ;
; -0.040 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.189      ; 3.179      ;
; -0.028 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.561      ; 3.563      ;
; -0.007 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.287      ; 3.810      ;
; -0.007 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.287      ; 3.810      ;
; -0.006 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.683      ; 2.707      ;
; -0.006 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.290      ; 3.814      ;
; -0.006 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.287      ; 3.811      ;
; -0.006 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.291      ; 3.815      ;
; -0.005 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.291      ; 3.816      ;
; 0.000  ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.680      ; 2.710      ;
; 0.003  ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.679      ; 2.712      ;
; 0.011  ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.475      ; 4.516      ;
; 0.014  ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.474      ; 4.518      ;
; 0.018  ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.473      ; 4.521      ;
; 0.027  ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.703      ; 4.260      ;
; 0.028  ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.703      ; 4.261      ;
; 0.030  ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.755      ; 3.815      ;
; 0.030  ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.755      ; 3.815      ;
; 0.034  ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.754      ; 3.818      ;
; 0.035  ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.753      ; 3.818      ;
; 0.036  ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.108      ; 2.674      ;
; 0.040  ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.113      ; 2.683      ;
; 0.047  ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.383      ; 3.460      ;
; 0.047  ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.473      ; 4.050      ;
; 0.051  ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.239      ; 3.320      ;
; 0.052  ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.237      ; 3.319      ;
; 0.052  ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.238      ; 3.320      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                  ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.525 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.856      ; 6.573      ;
; 0.189  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.856      ; 6.787      ;
; 0.374  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.655      ; 7.271      ;
; 0.374  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.655      ; 7.271      ;
; 0.430  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.656      ; 7.328      ;
; 0.437  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.674      ; 7.353      ;
; 0.447  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.661      ; 7.350      ;
; 0.511  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.393      ; 6.146      ;
; 0.552  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.653      ; 7.447      ;
; 0.552  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.653      ; 7.447      ;
; 0.693  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.654      ; 7.589      ;
; 1.287  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.856      ; 8.646      ;
; 1.357  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.655      ; 7.754      ;
; 1.357  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.655      ; 7.754      ;
; 1.402  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.674      ; 7.818      ;
; 1.405  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.661      ; 7.808      ;
; 1.406  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.656      ; 7.804      ;
; 1.407  ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.865      ; 4.004      ;
; 1.447  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.653      ; 7.842      ;
; 1.447  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.653      ; 7.842      ;
; 1.453  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.394      ; 7.089      ;
; 1.468  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.856      ; 8.327      ;
; 1.710  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.654      ; 8.106      ;
; 1.906  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.666      ; 7.814      ;
; 1.934  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.164      ; 6.310      ;
; 1.951  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.974      ; 4.667      ;
; 1.976  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.393      ; 7.611      ;
; 1.988  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.394      ; 7.124      ;
; 2.184  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.164      ; 6.590      ;
; 2.225  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.164      ; 6.121      ;
; 2.229  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 4.164      ; 6.896      ;
; 2.453  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.666      ; 8.361      ;
; 2.537  ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.409      ; 8.188      ;
; 2.555  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.701      ; 4.998      ;
; 2.565  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.164      ; 6.471      ;
; 2.651  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.666      ; 8.559      ;
; 2.824  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.393      ; 8.459      ;
; 2.880  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.666      ; 8.788      ;
; 2.983  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.666      ; 8.891      ;
; 3.071  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 4.164      ; 7.238      ;
; 3.316  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.974      ; 6.032      ;
; 3.554  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.974      ; 6.270      ;
; 3.752  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.974      ; 6.468      ;
; 3.948  ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.717      ; 6.407      ;
; 3.981  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.974      ; 6.697      ;
; 4.377  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.701      ; 6.820      ;
; 4.464  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.701      ; 6.907      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_SPI_I2C_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.349 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.259      ; 2.940      ;
; -0.348 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.261      ; 2.943      ;
; -0.347 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.263      ; 2.946      ;
; -0.347 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.261      ; 2.944      ;
; -0.346 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.262      ; 2.946      ;
; -0.346 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.265      ; 2.949      ;
; -0.346 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.264      ; 2.948      ;
; -0.332 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.224      ; 2.922      ;
; 0.118  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.224      ; 2.872      ;
; 0.141  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.259      ; 2.930      ;
; 0.142  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.261      ; 2.933      ;
; 0.143  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.261      ; 2.934      ;
; 0.144  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.263      ; 2.937      ;
; 0.144  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.262      ; 2.936      ;
; 0.145  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.265      ; 2.940      ;
; 0.146  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.264      ; 2.940      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.287 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.444      ; 3.399      ;
; -0.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.448      ; 3.472      ;
; -0.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.448      ; 3.472      ;
; -0.218 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.448      ; 3.472      ;
; -0.115 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 3.564      ;
; -0.115 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 3.564      ;
; -0.115 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 3.564      ;
; -0.115 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 3.564      ;
; -0.115 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 3.564      ;
; -0.115 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.437      ; 3.564      ;
; 0.237  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.448      ; 3.427      ;
; 0.237  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.448      ; 3.427      ;
; 0.237  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.448      ; 3.427      ;
; 0.318  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.444      ; 3.504      ;
; 0.328  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.437      ; 3.507      ;
; 0.328  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.437      ; 3.507      ;
; 0.328  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.437      ; 3.507      ;
; 0.328  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.437      ; 3.507      ;
; 0.328  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.437      ; 3.507      ;
; 0.328  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.437      ; 3.507      ;
; 2.794  ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.444      ; 6.480      ;
; 3.026  ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.080      ; 3.318      ;
; 3.147  ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.415      ; 6.804      ;
; 3.357  ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.051      ; 3.620      ;
; 3.368  ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.444      ; 6.554      ;
; 3.675  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.436      ; 7.353      ;
; 3.675  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.436      ; 7.353      ;
; 3.699  ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.415      ; 6.856      ;
; 4.640  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.436      ; 7.818      ;
; 4.640  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.436      ; 7.818      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'FPGA_BOARD_RESET-'                                                                                                                      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; 1.011 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.000        ; 3.701      ; 5.215      ;
; 1.246 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; -0.500       ; 3.701      ; 4.950      ;
; 1.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.511      ; 4.324      ;
; 1.769 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.511      ; 4.522      ;
; 1.967 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.511      ; 4.720      ;
; 1.998 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.511      ; 4.751      ;
; 2.089 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.511      ; 4.842      ;
; 2.202 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.238      ; 4.682      ;
; 2.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.238      ; 4.760      ;
; 2.287 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.238      ; 4.767      ;
; 2.536 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.254      ; 5.032      ;
; 2.667 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.254      ; 5.163      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                                                 ;
+-------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.050 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.476      ;
; 1.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.206      ; 3.548      ;
; 1.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.206      ; 3.548      ;
; 1.179 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.208      ; 3.599      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.720      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.720      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.720      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.228      ; 3.732      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.228      ; 3.732      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.228      ; 3.732      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.228      ; 3.732      ;
; 1.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.228      ; 3.732      ;
; 1.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.226      ; 3.733      ;
; 1.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.226      ; 3.733      ;
; 1.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.226      ; 3.733      ;
; 1.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.229      ; 3.758      ;
; 1.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.229      ; 3.758      ;
; 1.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.766      ;
; 1.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.766      ;
; 1.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.766      ;
; 1.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.766      ;
; 1.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.766      ;
; 1.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.773      ;
; 1.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.773      ;
; 1.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.773      ;
; 1.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.773      ;
; 1.360 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.210      ; 3.782      ;
; 1.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.240      ; 3.818      ;
; 1.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.240      ; 3.818      ;
; 1.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.240      ; 3.818      ;
; 1.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.229      ; 3.810      ;
; 1.373 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.211      ; 3.796      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.377 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.803      ;
; 1.389 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.239      ; 3.840      ;
; 1.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.209      ; 3.811      ;
; 1.396 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.206      ; 3.814      ;
; 1.396 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.206      ; 3.814      ;
; 1.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.221      ; 3.834      ;
; 1.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.221      ; 3.834      ;
; 1.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.221      ; 3.834      ;
; 1.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.238      ; 3.851      ;
; 1.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.221      ; 3.834      ;
; 1.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.208      ; 3.822      ;
; 1.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.208      ; 3.822      ;
; 1.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.208      ; 3.822      ;
; 1.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.208      ; 3.822      ;
; 1.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.837      ;
; 1.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.837      ;
; 1.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.837      ;
; 1.407 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.211      ; 3.830      ;
; 1.407 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.211      ; 3.830      ;
; 1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.842      ;
; 1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.210      ; 3.830      ;
; 1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.842      ;
; 1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.842      ;
; 1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.842      ;
; 1.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.222      ; 3.842      ;
; 1.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.206      ; 3.832      ;
; 1.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.206      ; 3.832      ;
; 1.419 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.209      ; 3.840      ;
; 1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.856      ;
; 1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.856      ;
; 1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.856      ;
; 1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.856      ;
; 1.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.856      ;
; 1.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.853      ;
; 1.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.853      ;
; 1.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.207      ; 3.853      ;
; 1.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.228      ; 3.874      ;
; 1.454 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.880      ;
; 1.454 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.214      ; 3.880      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.465 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.230      ; 3.907      ;
; 1.476 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.201      ; 3.889      ;
; 1.489 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.241      ; 3.942      ;
; 1.489 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.241      ; 3.942      ;
; 1.531 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.249      ; 3.992      ;
; 1.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.487      ; 4.234      ;
; 1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.232      ; 3.992      ;
; 1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.232      ; 3.992      ;
; 1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.232      ; 3.992      ;
; 1.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.211      ; 4.018      ;
; 1.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.211      ; 4.018      ;
+-------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                       ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; 1.304 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.476      ; 4.012      ;
; 1.543 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.476      ; 4.251      ;
; 1.846 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.476      ; 4.054      ;
; 2.122 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.476      ; 4.330      ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK_50'                                                                                               ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.584 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.460      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.630 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.626      ; 4.498      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.713 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.589      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.716 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.625      ; 4.583      ;
; 1.746 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.639      ; 4.627      ;
; 1.746 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.639      ; 4.627      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.758 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.634      ; 4.634      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 1.817 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.621      ; 4.680      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.102 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.478      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.136 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.625      ; 4.503      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.159 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.535      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.165 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.634      ; 4.541      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.178 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.626      ; 4.546      ;
; 2.289 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.639      ; 4.670      ;
; 2.289 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.639      ; 4.670      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.311 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.621      ; 4.674      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|9 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|8 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|7 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|6 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|5 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.449 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.082      ; 2.743      ;
; 2.653 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.080      ; 2.945      ;
; 2.653 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.080      ; 2.945      ;
; 2.653 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.080      ; 2.945      ;
; 2.653 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.080      ; 2.945      ;
; 2.653 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.080      ; 2.945      ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                  ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.178 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.053      ; 2.443      ;
; 2.182 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 2.443      ;
; 2.788 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.492      ; 5.512      ;
; 2.788 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.492      ; 5.512      ;
; 3.431 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.492      ; 5.655      ;
; 3.431 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.492      ; 5.655      ;
; 3.740 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.052      ; 4.004      ;
; 3.743 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.049      ; 4.004      ;
; 4.234 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.658      ; 7.124      ;
; 4.234 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.658      ; 7.124      ;
; 4.699 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.658      ; 7.089      ;
; 4.699 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.658      ; 7.089      ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
; 67.42 MHz  ; 67.42 MHz       ; CLK_50                                                                                           ;                                                ;
; 71.05 MHz  ; 71.05 MHz       ; Microcomputer:inst|cpuClock                                                                      ;                                                ;
; 159.49 MHz ; 159.49 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ;                                                ;
; 325.52 MHz ; 325.52 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ;                                                ;
; 370.23 MHz ; 370.23 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ;                                                ;
; 900.9 MHz  ; 402.09 MHz      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; limit due to minimum period restriction (tmin) ;
; 972.76 MHz ; 402.09 MHz      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -13.074 ; -3517.402     ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -5.270  ; -330.386      ;
; CLK_50                                                                                           ; -4.464  ; -1044.113     ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.022  ; -150.244      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.906  ; -5.165        ;
; FPGA_UART_8255_SELECT-                                                                           ; -2.402  ; -13.714       ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -1.959  ; -55.504       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -1.590  ; -11.240       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.983  ; -16.879       ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.818  ; -1.229        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.598  ; -1.216        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 46.928  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -0.815 ; -12.861       ;
; Microcomputer:inst|cpuClock                                                                      ; -0.535 ; -0.920        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.284 ; -3.193        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.275 ; -0.455        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.218 ; -1.510        ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.071  ; 0.000         ;
; CLK_50                                                                                           ; 0.148  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.433  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.495  ; 0.000         ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 0.606  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.670  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.685  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -4.995 ; -625.301      ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.902 ; -83.660       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -4.355 ; -15.331       ;
; FPGA_INTERFACE_PORTS-                                                                            ; -4.240 ; -21.111       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.885 ; -13.052       ;
; FPGA_BOARD_RESET-                                                                                ; -2.590 ; -2.590        ;
; FPGA_UART_8255_SELECT-                                                                           ; -2.014 ; -9.853        ;
; CLK_50                                                                                           ; -1.695 ; -68.238       ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.375 ; -1.375        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.700 ; -20.999       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.386 ; -2.054        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.800 ; -69.100       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.683 ; -16.834       ;
; FPGA_UART_8255_SELECT-                                                                           ; -0.672 ; -14.663       ;
; FPGA_INTERFACE_PORTS-                                                                            ; -0.627 ; -0.627        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.340 ; -2.701        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -0.213 ; -0.948        ;
; FPGA_BOARD_RESET-                                                                                ; 0.936  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.967  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1.145  ; 0.000         ;
; CLK_50                                                                                           ; 1.512  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.940  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.104  ; -275.926      ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -3.201  ; -105.406      ;
; FPGA_INTERFACE_PORTS-                                                                            ; -3.000  ; -20.967       ;
; FPGA_BOARD_RESET-                                                                                ; -3.000  ; -4.487        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -3.000  ; -3.389        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -3.000  ; -3.000        ;
; FPGA_UART_8255_SELECT-                                                                           ; -3.000  ; -3.000        ;
; Microcomputer:inst|cpuClock                                                                      ; -1.487  ; -514.596      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.487  ; -118.960      ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.487  ; -16.357       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.487  ; -6.246        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.487  ; -1.518        ;
; CLK_50                                                                                           ; 9.597   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 24.719  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.716 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                   ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack   ; From Node                                     ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -13.074 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 14.426     ;
; -12.991 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.696     ;
; -12.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 14.261     ;
; -12.899 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 14.298     ;
; -12.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.587     ;
; -12.876 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.246     ;
; -12.868 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 14.220     ;
; -12.859 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.564     ;
; -12.858 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.563     ;
; -12.857 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.562     ;
; -12.829 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 14.181     ;
; -12.785 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.490     ;
; -12.778 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.148     ;
; -12.777 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 14.129     ;
; -12.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 14.113     ;
; -12.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.450     ;
; -12.743 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.113     ;
; -12.718 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 14.077     ;
; -12.714 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 14.113     ;
; -12.699 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 14.077     ;
; -12.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 14.055     ;
; -12.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.295     ; 11.403     ;
; -12.694 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.399     ;
; -12.693 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 14.092     ;
; -12.688 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.058     ;
; -12.686 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.066     ;
; -12.683 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 14.035     ;
; -12.680 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.399      ; 14.081     ;
; -12.676 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.381     ;
; -12.675 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.045     ;
; -12.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.050     ;
; -12.670 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.040     ;
; -12.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.378      ; 14.048     ;
; -12.667 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 14.020     ;
; -12.663 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.669     ; 11.996     ;
; -12.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.417      ; 14.078     ;
; -12.657 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 14.016     ;
; -12.655 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.326      ; 13.983     ;
; -12.654 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 14.053     ;
; -12.653 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.358     ;
; -12.652 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.357     ;
; -12.651 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.356     ;
; -12.650 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.020     ;
; -12.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.372      ; 14.012     ;
; -12.636 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.341     ;
; -12.632 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 13.989     ;
; -12.631 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.327      ; 13.960     ;
; -12.631 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 14.001     ;
; -12.626 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 14.016     ;
; -12.624 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 14.017     ;
; -12.623 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.295     ; 11.330     ;
; -12.613 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.318     ;
; -12.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.420      ; 14.034     ;
; -12.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.317     ;
; -12.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.316     ;
; -12.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 13.964     ;
; -12.602 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 14.001     ;
; -12.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[7][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 13.952     ;
; -12.599 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.304     ;
; -12.593 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.963     ;
; -12.589 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 13.948     ;
; -12.587 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.965     ;
; -12.585 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.290     ;
; -12.582 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.429      ; 14.013     ;
; -12.579 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.949     ;
; -12.572 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.942     ;
; -12.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.377      ; 13.947     ;
; -12.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.366      ; 13.936     ;
; -12.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.353      ; 13.923     ;
; -12.562 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.267     ;
; -12.561 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.266     ;
; -12.560 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.265     ;
; -12.554 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.356      ; 13.912     ;
; -12.553 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 13.952     ;
; -12.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.399      ; 13.951     ;
; -12.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 13.907     ;
; -12.549 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.919     ;
; -12.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 13.899     ;
; -12.545 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.417      ; 13.964     ;
; -12.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 13.891     ;
; -12.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.907     ;
; -12.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.352      ; 13.890     ;
; -12.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.351      ; 13.888     ;
; -12.533 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.903     ;
; -12.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.350      ; 13.875     ;
; -12.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 13.876     ;
; -12.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 13.871     ;
; -12.512 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.217     ;
; -12.511 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.355      ; 13.868     ;
; -12.511 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.357      ; 13.870     ;
; -12.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 13.907     ;
; -12.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.397      ; 13.907     ;
; -12.502 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.295     ; 11.209     ;
; -12.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.868     ;
; -12.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.429      ; 13.926     ;
; -12.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.391      ; 13.887     ;
; -12.493 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.376      ; 13.871     ;
; -12.490 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -2.297     ; 11.195     ;
; -12.485 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.368      ; 13.855     ;
; -12.482 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.388      ; 13.872     ;
+---------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                   ;
+--------+-----------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                               ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.270 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.196      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.248 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.174      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.239 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.166      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.235 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.162      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.234 ; spi_16bit_master:inst74|count[18] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.161      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.225 ; spi_16bit_master:inst74|count[31] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.075     ; 6.152      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.207 ; spi_16bit_master:inst74|count[16] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.133      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.199 ; spi_16bit_master:inst74|count[14] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.076     ; 6.125      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.181 ; spi_16bit_master:inst74|count[26] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.086      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.159 ; spi_16bit_master:inst74|count[27] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 6.064      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.157 ; spi_16bit_master:inst74|count[4]  ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.078     ; 6.081      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.150 ; spi_16bit_master:inst74|count[30] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.056      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
; -5.146 ; spi_16bit_master:inst74|count[17] ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.096     ; 6.052      ;
+--------+-----------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                                        ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -4.464 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.728     ; 4.765      ;
; -3.948 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.830      ; 5.807      ;
; -3.919 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.818      ; 5.766      ;
; -3.883 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.819      ; 5.731      ;
; -3.872 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.817      ; 5.718      ;
; -3.844 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.818      ; 5.691      ;
; -3.820 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.836      ; 5.685      ;
; -3.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.760     ; 4.014      ;
; -3.735 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.818      ; 5.582      ;
; -3.731 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.821      ; 5.581      ;
; -3.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.766     ; 3.931      ;
; -3.615 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.835      ; 5.479      ;
; -3.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.823      ; 5.423      ;
; -3.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.824      ; 5.376      ;
; -3.509 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.823      ; 5.361      ;
; -3.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.822      ; 5.266      ;
; -3.367 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.757     ; 3.639      ;
; -3.329 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.826      ; 5.184      ;
; -3.297 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.823      ; 5.149      ;
; -3.234 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.846      ; 5.072      ;
; -3.173 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.757     ; 3.445      ;
; -3.127 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.841      ; 4.997      ;
; -3.021 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.745     ; 3.305      ;
; -3.014 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.221      ; 5.264      ;
; -2.985 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.209      ; 5.223      ;
; -2.974 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.136      ; 5.102      ;
; -2.949 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.210      ; 5.188      ;
; -2.944 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.502      ;
; -2.939 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.758     ; 3.210      ;
; -2.938 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.208      ; 5.175      ;
; -2.910 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.209      ; 5.148      ;
; -2.886 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.227      ; 5.142      ;
; -2.829 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.861      ; 4.682      ;
; -2.808 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.136      ; 4.936      ;
; -2.801 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.209      ; 5.039      ;
; -2.797 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_we_reg       ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.212      ; 5.038      ;
; -2.797 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[4]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.311      ; 5.600      ;
; -2.784 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[3]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.311      ; 5.587      ;
; -2.784 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[0]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.311      ; 5.587      ;
; -2.782 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[5]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.311      ; 5.585      ;
; -2.760 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.125      ; 4.877      ;
; -2.736 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[4]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.311      ; 6.039      ;
; -2.731 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[3]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.311      ; 6.034      ;
; -2.731 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[0]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.311      ; 6.034      ;
; -2.730 ; FPGA_BOARD_RESET-                                                    ; uart:325|rx_countdown[5]                                                                                       ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 1.000        ; 2.311      ; 6.033      ;
; -2.727 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.285      ;
; -2.692 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.125      ; 4.809      ;
; -2.682 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.240      ;
; -2.682 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.240      ;
; -2.682 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.240      ;
; -2.658 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.216      ;
; -2.606 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.226      ; 4.861      ;
; -2.589 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.215      ; 4.833      ;
; -2.555 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.113      ;
; -2.546 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.104      ;
; -2.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.136      ; 4.664      ;
; -2.531 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.214      ; 4.774      ;
; -2.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.125      ; 4.631      ;
; -2.496 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 0.872      ; 4.360      ;
; -2.481 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.213      ; 4.723      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.470      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.470      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.470      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.470      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.023      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.023      ;
; -2.465 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 3.023      ;
; -2.464 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.214      ; 4.707      ;
; -2.442 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.226      ; 4.697      ;
; -2.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.749     ; 2.696      ;
; -2.405 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a4~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.214      ; 4.648      ;
; -2.398 ; Microcomputer:inst|T80s:cpu1|RD_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.214      ; 4.641      ;
; -2.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.954      ;
; -2.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.954      ;
; -2.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.954      ;
; -2.396 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.954      ;
; -2.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                             ; 74164:inst43|3                                                                                                 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.136      ; 4.514      ;
; -2.375 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.933      ;
; -2.367 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.749     ; 2.647      ;
; -2.351 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.214      ; 4.594      ;
; -2.338 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                             ; uart:325|my_recv_state                                                                                         ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.125      ; 4.455      ;
; -2.334 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[7]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.892      ;
; -2.326 ; Microcomputer:inst|T80s:cpu1|WR_n                                    ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a5~porta_datain_reg0  ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.217      ; 4.572      ;
; -2.304 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_data[7]                                                                                            ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.324      ; 5.120      ;
; -2.293 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.851      ;
; -2.293 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.851      ;
; -2.293 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.851      ;
; -2.289 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                             ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.732     ; 2.586      ;
; -2.286 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]                            ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; -0.731     ; 2.584      ;
; -2.284 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[1]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.842      ;
; -2.284 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[3]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.842      ;
; -2.284 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.066      ; 2.842      ;
; -2.255 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_bits_remaining[0]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.321      ; 5.068      ;
; -2.254 ; FPGA_BOARD_RESET-                                                    ; uart:325|tx_bits_remaining[2]                                                                                  ; FPGA_BOARD_RESET-                                                                         ; CLK_50      ; 0.500        ; 2.321      ; 5.067      ;
; -2.250 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]                             ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a3~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.194      ; 4.473      ;
; -2.248 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[2]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.253      ;
; -2.248 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[0]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.253      ;
; -2.248 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[6]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.253      ;
; -2.248 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_code[4]                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLK_50      ; 0.500        ; 0.513      ; 3.253      ;
; -2.245 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                             ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_address_reg0 ; Microcomputer:inst|cpuClock                                                               ; CLK_50      ; 1.000        ; 1.474      ; 4.748      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -4.022 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.709     ; 2.277      ;
; -3.675 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.718     ; 1.980      ;
; -3.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.434     ; 2.592      ;
; -3.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.425     ; 2.584      ;
; -3.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.430     ; 2.366      ;
; -3.455 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.144     ; 2.622      ;
; -3.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.144     ; 2.596      ;
; -3.215 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.733     ; 0.953      ;
; -3.214 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.732     ; 0.953      ;
; -3.182 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.172     ; 2.522      ;
; -3.154 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.143     ; 2.510      ;
; -3.135 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.255     ; 2.484      ;
; -3.110 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.647     ; 2.098      ;
; -3.107 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.427     ; 1.959      ;
; -3.060 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.143     ; 2.418      ;
; -3.052 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.158     ; 2.405      ;
; -2.996 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.040     ; 2.419      ;
; -2.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.428     ; 2.045      ;
; -2.969 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.168     ; 2.308      ;
; -2.930 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.322     ; 2.279      ;
; -2.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.143     ; 2.280      ;
; -2.892 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.423     ; 1.949      ;
; -2.892 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.712     ; 1.937      ;
; -2.889 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.167     ; 2.234      ;
; -2.873 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.167     ; 2.213      ;
; -2.871 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.424     ; 1.927      ;
; -2.847 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.143     ; 2.206      ;
; -2.780 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.133     ; 2.151      ;
; -2.644 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.276     ; 2.001      ;
; -2.637 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.179     ; 1.969      ;
; -2.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.447     ; 1.652      ;
; -2.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.138     ; 2.026      ;
; -2.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.191      ; 2.058      ;
; -2.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.461     ; 1.537      ;
; -2.202 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.462     ; 1.493      ;
; -2.169 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.711     ; 1.090      ;
; -2.107 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.254     ; 1.488      ;
; -2.106 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.292     ; 1.452      ;
; -2.013 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.458     ; 1.308      ;
; -1.955 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.649     ; 1.057      ;
; -1.939 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.621     ; 1.556      ;
; -1.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.277     ; 1.094      ;
; -1.613 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.003      ; 1.249      ;
; -1.554 ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.286     ; 0.655      ;
; -1.539 ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.276     ; 0.655      ;
; -1.493 ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.287     ; 0.655      ;
; -1.481 ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.280     ; 0.655      ;
; -1.286 ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.279     ; 0.655      ;
; -1.285 ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.284     ; 0.655      ;
; -1.284 ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.277     ; 0.655      ;
; -1.283 ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.278     ; 0.655      ;
; -1.273 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.782     ; 0.655      ;
; -1.270 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.782     ; 0.655      ;
; -1.039 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.542     ; 0.655      ;
; -1.038 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.543     ; 0.655      ;
; -1.038 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.542     ; 0.655      ;
; -1.038 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.542     ; 0.655      ;
; -1.037 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.543     ; 0.655      ;
; -1.036 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.542     ; 0.655      ;
; -1.031 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.918      ; 3.951      ;
; -0.982 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.943      ; 3.927      ;
; -0.974 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.955      ; 3.931      ;
; -0.966 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.916      ; 3.884      ;
; -0.954 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.941      ; 3.897      ;
; -0.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.950      ; 3.904      ;
; -0.935 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.918      ; 3.855      ;
; -0.783 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.921      ; 3.706      ;
; -0.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.342      ; 1.880      ;
; -0.341 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.425      ; 2.416      ;
; -0.310 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.619      ; 2.668      ;
; -0.263 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.426      ; 2.337      ;
; -0.248 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.427      ; 2.323      ;
; 0.153  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.353      ; 1.202      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.906 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -2.604     ; 0.804      ;
; -2.204 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -2.397     ; 0.819      ;
; -0.028 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.048     ; 1.002      ;
; -0.027 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.047     ; 1.002      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -2.402 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.139     ; 0.655      ;
; -0.830 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.076     ; 0.716      ;
; -0.826 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.138      ; 0.737      ;
; -0.824 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.002      ; 1.065      ;
; -0.783 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.038     ; 0.713      ;
; -0.782 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.035      ; 1.058      ;
; -0.650 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.143     ; 0.655      ;
; -0.649 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.142     ; 0.655      ;
; -0.646 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.140     ; 0.655      ;
; -0.645 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.138     ; 0.655      ;
; -0.643 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.137     ; 0.655      ;
; -0.640 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.135     ; 0.655      ;
; -0.632 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.137      ; 0.737      ;
; -0.602 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.136      ; 0.701      ;
; -0.502 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.404      ; 1.055      ;
; -0.329 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.658      ; 1.226      ;
; -0.191 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.315      ; 0.655      ;
; -0.190 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.316      ; 0.655      ;
; -0.190 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.315      ; 0.655      ;
; -0.190 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.315      ; 0.655      ;
; -0.190 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.316      ; 0.655      ;
; -0.189 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.315      ; 0.655      ;
; -0.189 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.316      ; 0.655      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -1.959 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.098      ; 4.096      ;
; -1.957 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.089      ; 4.085      ;
; -1.904 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.102      ; 4.045      ;
; -1.850 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.042      ; 5.931      ;
; -1.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.098      ; 3.968      ;
; -1.783 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.040      ; 5.862      ;
; -1.782 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.089      ; 3.910      ;
; -1.758 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.025      ; 5.822      ;
; -1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.038      ; 5.829      ;
; -1.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.022      ; 5.813      ;
; -1.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.027      ; 5.811      ;
; -1.742 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.040      ; 5.821      ;
; -1.741 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.031      ; 5.811      ;
; -1.729 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.102      ; 3.870      ;
; -1.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.028      ; 5.770      ;
; -1.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.330      ; 6.070      ;
; -1.700 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.020      ; 5.759      ;
; -1.699 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.041      ; 5.779      ;
; -1.681 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.306      ; 6.026      ;
; -1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.315      ; 6.031      ;
; -1.677 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.029      ; 5.745      ;
; -1.675 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.328      ; 6.042      ;
; -1.669 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.037      ; 5.745      ;
; -1.668 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.331      ; 6.038      ;
; -1.666 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.088      ; 3.793      ;
; -1.662 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.301      ; 6.002      ;
; -1.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.101      ; 3.798      ;
; -1.657 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.023      ; 5.719      ;
; -1.655 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.097      ; 3.791      ;
; -1.649 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.034      ; 5.722      ;
; -1.644 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.025      ; 5.708      ;
; -1.642 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.024      ; 5.705      ;
; -1.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.100      ; 3.777      ;
; -1.637 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.330      ; 6.006      ;
; -1.637 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.033      ; 5.709      ;
; -1.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.100      ; 3.772      ;
; -1.630 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.025      ; 5.694      ;
; -1.627 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.031      ; 5.697      ;
; -1.624 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.042      ; 5.705      ;
; -1.621 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.040      ; 5.700      ;
; -1.615 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.051      ; 5.705      ;
; -1.614 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.330      ; 5.983      ;
; -1.613 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.313      ; 5.965      ;
; -1.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.014      ; 5.665      ;
; -1.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.084      ; 3.733      ;
; -1.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.083      ; 3.731      ;
; -1.608 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.020      ; 5.667      ;
; -1.604 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.022      ; 5.665      ;
; -1.601 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.037      ; 5.677      ;
; -1.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.022      ; 5.659      ;
; -1.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.035      ; 5.671      ;
; -1.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.040      ; 5.675      ;
; -1.593 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.091      ; 3.723      ;
; -1.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.021      ; 5.651      ;
; -1.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.049      ; 5.679      ;
; -1.588 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.082      ; 3.709      ;
; -1.586 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.316      ; 5.941      ;
; -1.585 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.315      ; 5.939      ;
; -1.583 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.027      ; 5.649      ;
; -1.581 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.036      ; 5.656      ;
; -1.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.315      ; 5.929      ;
; -1.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.036      ; 5.650      ;
; -1.570 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.028      ; 5.637      ;
; -1.569 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.019      ; 5.627      ;
; -1.568 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.101      ; 3.708      ;
; -1.565 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.034      ; 5.638      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.014      ; 5.611      ;
; -1.557 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.051      ; 5.647      ;
; -1.555 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.024      ; 5.618      ;
; -1.552 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.304      ; 5.895      ;
; -1.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.025      ; 5.614      ;
; -1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.310      ; 5.897      ;
; -1.548 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.100      ; 3.687      ;
; -1.537 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.051      ; 5.627      ;
; -1.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.014      ; 5.588      ;
; -1.533 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.314      ; 5.886      ;
; -1.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.310      ; 5.878      ;
; -1.529 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.036      ; 5.604      ;
; -1.527 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.041      ; 5.607      ;
; -1.527 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.097      ; 3.663      ;
; -1.525 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.308      ; 5.872      ;
; -1.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.025      ; 5.587      ;
; -1.520 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.084      ; 3.643      ;
; -1.519 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.083      ; 3.641      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.052      ; 5.607      ;
; -1.516 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.304      ; 5.859      ;
; -1.515 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.312      ; 5.866      ;
; -1.514 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.024      ; 5.577      ;
; -1.508 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.293      ; 5.840      ;
; -1.506 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.082      ; 3.627      ;
; -1.502 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.307      ; 5.848      ;
; -1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.036      ; 5.576      ;
; -1.501 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.308      ; 5.848      ;
; -1.498 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.319      ; 5.856      ;
; -1.497 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.100      ; 3.636      ;
; -1.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.078      ; 3.612      ;
; -1.495 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.111      ; 3.645      ;
; -1.494 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.319      ; 5.852      ;
; -1.493 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.028      ; 5.560      ;
; -1.492 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 3.298      ; 5.829      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.590  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 2.325      ;
; -1.464  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 2.199      ;
; -1.425  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 2.160      ;
; -1.338  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 2.073      ;
; -1.299  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 2.034      ;
; -1.258  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.493      ;
; -1.219  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.454      ;
; -1.212  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.947      ;
; -1.173  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.908      ;
; -1.132  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.367      ;
; -1.093  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.328      ;
; -1.047  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.782      ;
; -1.006  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.241      ;
; -0.967  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.202      ;
; -0.880  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.115      ;
; -0.841  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 2.076      ;
; -0.692  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.427      ;
; -0.683  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.043      ; 1.428      ;
; -0.309  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 1.554      ;
; -0.295  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.043      ; 1.530      ;
; 497.299 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.630      ;
; 497.378 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.551      ;
; 497.389 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.540      ;
; 497.425 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.504      ;
; 497.429 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.500      ;
; 497.464 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.465      ;
; 497.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.425      ;
; 497.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.425      ;
; 497.515 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.414      ;
; 497.516 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.413      ;
; 497.551 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.378      ;
; 497.555 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.374      ;
; 497.556 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.373      ;
; 497.590 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.339      ;
; 497.594 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.335      ;
; 497.630 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.299      ;
; 497.630 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.299      ;
; 497.630 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.299      ;
; 497.641 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.288      ;
; 497.642 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.287      ;
; 497.642 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.287      ;
; 497.677 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.252      ;
; 497.681 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.248      ;
; 497.682 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.247      ;
; 497.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.246      ;
; 497.716 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.213      ;
; 497.720 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.209      ;
; 497.721 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.208      ;
; 497.756 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.173      ;
; 497.756 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.173      ;
; 497.756 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.173      ;
; 497.757 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.172      ;
; 497.767 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.162      ;
; 497.768 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.161      ;
; 497.768 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.161      ;
; 497.769 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.160      ;
; 497.803 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.126      ;
; 497.805 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.124      ;
; 497.807 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.122      ;
; 497.808 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.121      ;
; 497.809 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.120      ;
; 497.842 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.087      ;
; 497.846 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.083      ;
; 497.847 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.082      ;
; 497.848 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.081      ;
; 497.882 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.047      ;
; 497.882 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.047      ;
; 497.882 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.047      ;
; 497.883 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.046      ;
; 497.893 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.036      ;
; 497.894 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.035      ;
; 497.894 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.035      ;
; 497.895 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.034      ;
; 497.929 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 2.000      ;
; 497.931 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.998      ;
; 497.933 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.996      ;
; 497.933 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.996      ;
; 497.934 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.995      ;
; 497.935 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.994      ;
; 497.968 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.961      ;
; 497.970 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.959      ;
; 497.972 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.957      ;
; 497.973 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.956      ;
; 497.974 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.955      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.008 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.921      ;
; 498.009 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.920      ;
; 498.019 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.910      ;
; 498.020 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.909      ;
; 498.020 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.909      ;
; 498.020 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.909      ;
; 498.021 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.908      ;
; 498.055 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.874      ;
; 498.057 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.872      ;
; 498.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.871      ;
; 498.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.870      ;
; 498.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.870      ;
; 498.060 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.073     ; 1.869      ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.983 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.653      ; 2.410      ;
; -0.960 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.480      ; 2.079      ;
; -0.835 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.653      ; 2.458      ;
; -0.744 ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.652      ; 2.358      ;
; -0.730 ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.652      ; 2.350      ;
; -0.691 ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.651      ; 2.312      ;
; -0.682 ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.476      ; 2.100      ;
; -0.667 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.553      ; 1.369      ;
; -0.610 ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.592      ; 1.351      ;
; -0.605 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.554      ; 1.309      ;
; -0.567 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.651      ; 2.212      ;
; -0.521 ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.860      ; 2.477      ;
; -0.517 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.237      ; 1.718      ;
; -0.510 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.212      ; 2.685      ;
; -0.508 ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.860      ; 2.464      ;
; -0.506 ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.944      ; 1.600      ;
; -0.494 ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.332      ; 1.066      ;
; -0.459 ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.475      ; 2.093      ;
; -0.437 ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.478      ; 2.064      ;
; -0.437 ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.476      ; 2.063      ;
; -0.436 ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.479      ; 2.065      ;
; -0.410 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.481      ; 1.026      ;
; -0.407 ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.479      ; 2.034      ;
; -0.365 ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.911      ; 1.515      ;
; -0.331 ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.641      ; 1.213      ;
; -0.323 ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.632      ; 2.195      ;
; -0.320 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.939      ; 1.498      ;
; -0.278 ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.237      ; 1.761      ;
; -0.274 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.403      ; 2.780      ;
; -0.244 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.338      ; 1.839      ;
; -0.243 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.870      ; 2.359      ;
; -0.229 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.755      ; 2.230      ;
; -0.148 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.480      ; 1.875      ;
; -0.116 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.412      ; 1.767      ;
; -0.101 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.592      ; 0.655      ;
; -0.035 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.469      ; 0.655      ;
; -0.033 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.472      ; 0.655      ;
; -0.027 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.470      ; 0.655      ;
; -0.027 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.480      ; 0.655      ;
; -0.024 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.475      ; 0.655      ;
; -0.024 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.482      ; 0.655      ;
; -0.021 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.477      ; 0.655      ;
; 0.081  ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.586      ; 0.655      ;
; 0.081  ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.588      ; 0.655      ;
; 0.083  ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.589      ; 0.655      ;
; 0.083  ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.587      ; 0.655      ;
; 0.084  ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.590      ; 0.655      ;
; 0.093  ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.591      ; 0.655      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.818 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.261     ; 1.049      ;
; -0.110 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 1.041      ;
; -0.093 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 1.024      ;
; -0.087 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 1.018      ;
; -0.071 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 1.002      ;
; -0.050 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 0.981      ;
; 0.102  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 0.829      ;
; 0.103  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 0.828      ;
; 0.103  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 0.828      ;
; 0.111  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 0.820      ;
; 0.112  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.071     ; 0.819      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'                                                                                                                        ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.598 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.587      ; 1.346      ;
; -0.177 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.589      ; 0.655      ;
; -0.117 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.593      ; 0.655      ;
; -0.113 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.592      ; 0.655      ;
; -0.108 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.591      ; 0.655      ;
; -0.103 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.594      ; 0.655      ;
; 0.084  ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.591      ; 0.655      ;
; 0.090  ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.595      ; 0.655      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 46.928 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 3.003      ;
; 47.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.924      ;
; 47.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.924      ;
; 47.050 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.881      ;
; 47.054 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.877      ;
; 47.093 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.838      ;
; 47.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.803      ;
; 47.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.798      ;
; 47.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.798      ;
; 47.140 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.791      ;
; 47.176 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.755      ;
; 47.176 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.755      ;
; 47.180 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.751      ;
; 47.215 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.716      ;
; 47.219 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.712      ;
; 47.254 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.677      ;
; 47.254 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.677      ;
; 47.259 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.672      ;
; 47.259 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.672      ;
; 47.266 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.665      ;
; 47.266 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.665      ;
; 47.302 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.629      ;
; 47.302 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.629      ;
; 47.302 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.629      ;
; 47.306 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.625      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.590      ;
; 47.341 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.590      ;
; 47.345 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.586      ;
; 47.380 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.551      ;
; 47.380 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.551      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.385 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.546      ;
; 47.392 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.539      ;
; 47.392 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.539      ;
; 47.428 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.503      ;
; 47.428 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.503      ;
; 47.428 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.503      ;
; 47.429 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.502      ;
; 47.432 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.499      ;
; 47.467 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.464      ;
; 47.467 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.464      ;
; 47.467 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.464      ;
; 47.471 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.460      ;
; 47.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.425      ;
; 47.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.425      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.511 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.420      ;
; 47.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.413      ;
; 47.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.413      ;
; 47.527 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.075     ; 2.400      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.376      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.377      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.377      ;
; 47.554 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.377      ;
; 47.555 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.376      ;
; 47.558 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.373      ;
; 47.593 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.338      ;
; 47.593 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.338      ;
; 47.593 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.338      ;
; 47.594 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.337      ;
; 47.597 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.334      ;
; 47.632 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.299      ;
; 47.632 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.299      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.637 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.294      ;
; 47.638 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.293      ;
; 47.638 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.293      ;
; 47.644 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.287      ;
; 47.644 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.287      ;
; 47.679 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.251      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.250      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.251      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.251      ;
; 47.680 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.251      ;
; 47.681 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.250      ;
; 47.683 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.247      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.211      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.212      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.212      ;
; 47.719 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.212      ;
; 47.720 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.211      ;
; 47.723 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.208      ;
; 47.756 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.075     ; 2.171      ;
; 47.758 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.172      ;
; 47.758 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.173      ;
; 47.758 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.173      ;
; 47.762 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.168      ;
; 47.762 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.072     ; 2.168      ;
; 47.763 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.168      ;
; 47.763 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.071     ; 2.168      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.815 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.392      ; 0.597      ;
; -0.815 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.392      ; 0.597      ;
; -0.814 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.391      ; 0.597      ;
; -0.814 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.391      ; 0.597      ;
; -0.814 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.391      ; 0.597      ;
; -0.813 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.390      ; 0.597      ;
; -0.683 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.736      ; 3.268      ;
; -0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.735      ; 3.292      ;
; -0.642 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.976      ; 1.354      ;
; -0.624 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.739      ; 3.330      ;
; -0.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.774      ; 3.383      ;
; -0.593 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.760      ; 3.382      ;
; -0.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.736      ; 3.375      ;
; -0.567 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.511      ; 1.159      ;
; -0.565 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.762      ; 3.412      ;
; -0.564 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.141      ; 0.597      ;
; -0.564 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.141      ; 0.597      ;
; -0.461 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.771      ; 3.525      ;
; -0.275 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.734      ; 1.989      ;
; -0.263 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.732      ; 1.999      ;
; -0.179 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.732      ; 2.083      ;
; -0.127 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.934      ; 2.337      ;
; -0.029 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.500      ; 1.686      ;
; 0.130  ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.937      ; 0.597      ;
; 0.131  ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.936      ; 0.597      ;
; 0.132  ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.935      ; 0.597      ;
; 0.134  ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.933      ; 0.597      ;
; 0.134  ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.933      ; 0.597      ;
; 0.138  ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.929      ; 0.597      ;
; 0.140  ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.927      ; 0.597      ;
; 0.142  ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.925      ; 0.597      ;
; 0.279  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.078      ; 0.877      ;
; 0.295  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.333      ; 1.148      ;
; 0.422  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.040      ; 0.982      ;
; 0.519  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.838      ; 0.877      ;
; 0.915  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.002      ; 1.437      ;
; 1.105  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.025      ; 1.650      ;
; 1.107  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.026      ; 1.653      ;
; 1.130  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.022      ; 1.672      ;
; 1.177  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.042      ; 1.739      ;
; 1.198  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.021      ; 1.739      ;
; 1.324  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.891      ; 1.735      ;
; 1.464  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.020      ; 2.004      ;
; 1.478  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.903      ; 1.901      ;
; 1.485  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.903      ; 1.908      ;
; 1.500  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.065      ; 2.085      ;
; 1.542  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.902      ; 1.964      ;
; 1.543  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.035      ; 2.098      ;
; 1.548  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.587      ; 1.655      ;
; 1.553  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.244      ; 1.317      ;
; 1.556  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.274      ; 1.350      ;
; 1.572  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.041      ; 1.133      ;
; 1.573  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.740      ; 1.833      ;
; 1.574  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.157     ; 0.937      ;
; 1.603  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.582      ; 1.705      ;
; 1.612  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; -0.199     ; 0.933      ;
; 1.625  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.025      ; 2.170      ;
; 1.655  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.015      ; 2.190      ;
; 1.661  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.656      ; 1.837      ;
; 1.715  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.037      ; 1.272      ;
; 1.742  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.038      ; 1.300      ;
; 1.751  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.911      ; 2.182      ;
; 1.768  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.591      ; 1.879      ;
; 1.807  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.743      ; 2.070      ;
; 1.842  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.898      ; 2.260      ;
; 2.097  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.157      ; 1.774      ;
; 2.197  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.149      ; 1.866      ;
; 2.244  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.159      ; 1.923      ;
; 2.259  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.149      ; 1.928      ;
; 2.379  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.149      ; 2.048      ;
; 2.472  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.149      ; 2.141      ;
; 2.531  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.148      ; 2.199      ;
; 2.535  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.147      ; 2.202      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                  ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                           ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -0.535 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.416      ; 3.336      ;
; -0.385 ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.399      ; 3.469      ;
; 0.056  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.403      ; 3.914      ;
; 0.088  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.416      ; 3.459      ;
; 0.207  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.397      ; 4.059      ;
; 0.234  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.437      ; 4.126      ;
; 0.247  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.399      ; 3.601      ;
; 0.270  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.415      ; 4.140      ;
; 0.274  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.397      ; 4.126      ;
; 0.288  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.429      ; 4.172      ;
; 0.348  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.419      ; 4.222      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2    ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF     ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r       ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.071      ; 0.669      ;
; 0.417  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.684      ;
; 0.511  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.415      ; 4.381      ;
; 0.514  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.782      ;
; 0.516  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.784      ;
; 0.517  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.418      ; 4.390      ;
; 0.539  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.397      ; 3.891      ;
; 0.542  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.397      ; 3.894      ;
; 0.552  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.430      ; 4.437      ;
; 0.555  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.437      ; 3.947      ;
; 0.578  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.429      ; 3.962      ;
; 0.598  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.866      ;
; 0.621  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.413      ; 4.489      ;
; 0.659  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.415      ; 4.529      ;
; 0.667  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.935      ;
; 0.667  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.935      ;
; 0.668  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.936      ;
; 0.674  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.942      ;
; 0.683  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.950      ;
; 0.694  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.962      ;
; 0.697  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.964      ;
; 0.707  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.974      ;
; 0.707  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.412      ; 4.574      ;
; 0.709  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.976      ;
; 0.709  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.976      ;
; 0.710  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.977      ;
; 0.710  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.977      ;
; 0.712  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.980      ;
; 0.712  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.980      ;
; 0.713  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.980      ;
; 0.713  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.980      ;
; 0.715  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 0.983      ;
; 0.715  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.982      ;
; 0.729  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 0.996      ;
; 0.736  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.004      ;
; 0.748  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.016      ;
; 0.774  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.042      ;
; 0.785  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.052      ;
; 0.790  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.415      ; 4.160      ;
; 0.805  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.072      ;
; 0.805  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]   ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.072      ;
; 0.843  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.110      ;
; 0.851  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.437      ; 4.743      ;
; 0.862  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.070      ; 1.127      ;
; 0.871  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.138      ;
; 0.874  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.416      ; 4.745      ;
; 0.878  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.145      ;
; 0.880  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]      ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.074      ; 1.149      ;
; 0.881  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]         ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.415      ; 4.751      ;
; 0.908  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.403      ; 4.266      ;
; 0.919  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]            ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.430      ; 4.804      ;
; 0.989  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.256      ;
; 1.000  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.412      ; 4.367      ;
; 1.005  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]   ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.073      ; 1.273      ;
; 1.027  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.294      ;
; 1.028  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.295      ;
; 1.029  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.296      ;
; 1.031  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.298      ;
; 1.034  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.301      ;
; 1.039  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.306      ;
; 1.042  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.309      ;
; 1.043  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.310      ;
; 1.047  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.314      ;
; 1.065  ; Microcomputer:inst|T80s:cpu1|IORQ_n             ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 3.403      ; 4.923      ;
; 1.070  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.337      ;
; 1.072  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.342      ;
; 1.092  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.419      ; 4.466      ;
; 1.123  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.390      ;
; 1.135  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.075      ; 1.405      ;
; 1.145  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.412      ;
; 1.146  ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.413      ;
; 1.149  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate   ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.416      ;
; 1.149  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.416      ;
; 1.150  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.417      ;
; 1.151  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.418      ;
; 1.156  ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]          ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.088      ; 1.439      ;
; 1.164  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.431      ;
; 1.164  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.431      ;
; 1.165  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.072      ; 1.432      ;
; 1.167  ; Microcomputer:inst|T80s:cpu1|MREQ_n             ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]         ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 3.415      ; 4.537      ;
+--------+-------------------------------------------------+---------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'                                                                                           ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.284 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.668      ; 2.414      ;
; -0.215 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.782      ; 0.597      ;
; -0.215 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.782      ; 0.597      ;
; -0.214 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.781      ; 0.597      ;
; -0.213 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.780      ; 0.597      ;
; -0.211 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.778      ; 0.597      ;
; -0.210 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.777      ; 0.597      ;
; -0.210 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.777      ; 0.597      ;
; -0.209 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.469      ; 2.290      ;
; -0.136 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.636      ; 1.530      ;
; -0.131 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.707      ; 1.606      ;
; -0.127 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.993      ; 1.896      ;
; -0.112 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.112      ; 2.030      ;
; -0.100 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.667      ; 0.597      ;
; -0.098 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.665      ; 0.597      ;
; -0.095 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.662      ; 0.597      ;
; -0.093 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.660      ; 0.597      ;
; -0.090 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.657      ; 0.597      ;
; -0.088 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.655      ; 0.597      ;
; -0.087 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.654      ; 0.597      ;
; -0.053 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.560      ; 1.537      ;
; -0.002 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.884      ; 1.912      ;
; 0.015  ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.101      ; 2.146      ;
; 0.015  ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.453      ; 1.498      ;
; 0.016  ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.706      ; 1.752      ;
; 0.016  ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.101      ; 2.147      ;
; 0.029  ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.706      ; 1.765      ;
; 0.031  ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.454      ; 1.515      ;
; 0.034  ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.707      ; 1.771      ;
; 0.034  ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.865      ; 1.929      ;
; 0.055  ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.707      ; 1.792      ;
; 0.057  ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.703      ; 1.790      ;
; 0.071  ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.884      ; 1.985      ;
; 0.080  ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.702      ; 1.812      ;
; 0.088  ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.703      ; 1.821      ;
; 0.102  ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.885      ; 2.017      ;
; 0.111  ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.884      ; 2.025      ;
; 0.148  ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.885      ; 2.063      ;
; 0.154  ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.144      ; 1.328      ;
; 0.187  ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.149      ; 1.366      ;
; 0.196  ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.886      ; 2.112      ;
; 0.203  ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.113      ; 1.346      ;
; 0.235  ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.666      ; 0.931      ;
; 0.264  ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.832      ; 1.126      ;
; 0.367  ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.783      ; 1.180      ;
; 0.398  ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.741      ; 1.169      ;
; 0.405  ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.511      ; 0.946      ;
; 0.443  ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.740      ; 1.213      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                          ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.275 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 3.030      ;
; -0.180 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 3.119      ;
; 0.351  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.080      ; 3.156      ;
; 0.404  ; spi_16bit_master:inst74|sclk           ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; spi_16bit_master:inst74|assert_data    ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; spi_16bit_master:inst74|clk_ratio[31]  ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.669      ;
; 0.433  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.074      ; 3.232      ;
; 0.472  ; spi_16bit_master:inst74|tx_buffer[10]  ; spi_16bit_master:inst74|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.737      ;
; 0.473  ; spi_16bit_master:inst74|tx_buffer[2]   ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 0.737      ;
; 0.601  ; spi_16bit_master:inst74|tx_buffer[14]  ; spi_16bit_master:inst74|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.866      ;
; 0.602  ; spi_16bit_master:inst74|tx_buffer[5]   ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 0.866      ;
; 0.603  ; spi_16bit_master:inst74|tx_buffer[13]  ; spi_16bit_master:inst74|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.868      ;
; 0.655  ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.920      ;
; 0.656  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.921      ;
; 0.657  ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.922      ;
; 0.657  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.922      ;
; 0.657  ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.922      ;
; 0.657  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.922      ;
; 0.657  ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.922      ;
; 0.658  ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.923      ;
; 0.658  ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.923      ;
; 0.660  ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_data[3]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.925      ;
; 0.669  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.934      ;
; 0.677  ; spi_16bit_master:inst74|clk_toggles[5] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.942      ;
; 0.691  ; spi_16bit_master:inst74|tx_buffer[12]  ; spi_16bit_master:inst74|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.956      ;
; 0.691  ; spi_16bit_master:inst74|tx_buffer[6]   ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 0.955      ;
; 0.691  ; spi_16bit_master:inst74|tx_buffer[4]   ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 0.955      ;
; 0.692  ; spi_16bit_master:inst74|tx_buffer[3]   ; spi_16bit_master:inst74|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 0.956      ;
; 0.693  ; spi_16bit_master:inst74|tx_buffer[1]   ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 0.957      ;
; 0.694  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.959      ;
; 0.696  ; spi_16bit_master:inst74|tx_buffer[8]   ; spi_16bit_master:inst74|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.961      ;
; 0.699  ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.964      ;
; 0.701  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 0.966      ;
; 0.752  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.017      ;
; 0.810  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.075      ;
; 0.845  ; spi_16bit_master:inst74|tx_buffer[9]   ; spi_16bit_master:inst74|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.110      ;
; 0.850  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_data[4]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.115      ;
; 0.850  ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.115      ;
; 0.856  ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_data[6]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.069      ; 1.120      ;
; 0.862  ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.127      ;
; 0.872  ; spi_16bit_master:inst74|tx_buffer[0]   ; spi_16bit_master:inst74|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.068      ; 1.135      ;
; 0.886  ; spi_16bit_master:inst74|tx_buffer[15]  ; spi_16bit_master:inst74|mosi~reg0      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.078      ; 1.159      ;
; 0.945  ; inst377                                ; inst379                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.572      ; 2.232      ;
; 0.965  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.264      ;
; 0.965  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.264      ;
; 0.965  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.264      ;
; 0.965  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.264      ;
; 0.965  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.264      ;
; 0.965  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_toggles[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.264      ;
; 0.977  ; spi_16bit_master:inst74|tx_buffer[7]   ; spi_16bit_master:inst74|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.091      ; 1.263      ;
; 1.012  ; inst389                                ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.071      ; 1.278      ;
; 1.016  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.281      ;
; 1.018  ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.283      ;
; 1.020  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.285      ;
; 1.035  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.300      ;
; 1.041  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|assert_data    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.074      ; 4.340      ;
; 1.047  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.312      ;
; 1.052  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 1.287      ;
; 1.053  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 1.288      ;
; 1.054  ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 1.289      ;
; 1.062  ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.327      ;
; 1.078  ; spi_16bit_master:inst74|tx_buffer[11]  ; spi_16bit_master:inst74|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.343      ;
; 1.086  ; inst387                                ; inst389                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 0.516      ; 1.317      ;
; 1.104  ; spi_16bit_master:inst74|ss_n[0]        ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.369      ;
; 1.111  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.376      ;
; 1.117  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|tx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.054      ; 4.396      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[23]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[0]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[10]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[9]       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[11]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[12]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[15]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[13]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[14]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[16]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[22]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[25]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[28]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[26]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.119  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[27]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.081      ; 4.425      ;
; 1.138  ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.403      ;
; 1.142  ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 1.407      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[17]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[18]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[19]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[20]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[21]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[24]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[29]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[31]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.157  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|count[30]      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.080      ; 4.462      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[6]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[5]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[4]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[3]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[2]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[1]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[0]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
; 1.162  ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|rx_buffer[7]   ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 4.459      ;
+--------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'                                                                                                                         ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; -0.218 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.785      ; 0.597      ;
; -0.218 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.785      ; 0.597      ;
; -0.217 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.784      ; 0.597      ;
; -0.216 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.783      ; 0.597      ;
; -0.215 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.782      ; 0.597      ;
; -0.214 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.781      ; 0.597      ;
; -0.212 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.779      ; 0.597      ;
; 0.359  ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.805      ; 1.184      ;
+--------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; 0.071 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.496      ; 0.597      ;
; 0.072 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.495      ; 0.597      ;
; 0.072 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.495      ; 0.597      ;
; 0.073 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.494      ; 0.597      ;
; 0.073 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.494      ; 0.597      ;
; 0.073 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.494      ; 0.597      ;
; 0.073 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.494      ; 0.597      ;
; 0.283 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.850      ; 1.163      ;
; 0.334 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.308      ; 0.672      ;
; 0.361 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.310      ; 0.701      ;
; 0.370 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.309      ; 0.709      ;
; 0.370 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.587      ; 0.987      ;
; 0.530 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.126      ; 0.686      ;
; 0.541 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.026      ; 0.597      ;
; 0.543 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.024      ; 0.597      ;
; 0.544 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.023      ; 0.597      ;
; 0.546 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.021      ; 0.597      ;
; 0.546 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.021      ; 0.597      ;
; 0.549 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.018      ; 0.597      ;
; 0.549 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.018      ; 0.597      ;
; 0.571 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.087      ; 0.688      ;
; 0.718 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.202      ; 0.950      ;
; 0.746 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.169      ; 0.945      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50'                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                       ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.148 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|rx_countdown[0]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.421      ; 2.794      ;
; 0.150 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|rx_countdown[4]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.421      ; 2.796      ;
; 0.150 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|rx_countdown[5]                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.421      ; 2.796      ;
; 0.163 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst13|rx_countdown[0]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.414      ; 2.802      ;
; 0.163 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst13|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.414      ; 2.802      ;
; 0.166 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst13|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.414      ; 2.805      ;
; 0.211 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_data[5]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 2.856      ;
; 0.211 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_data[6]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 2.856      ;
; 0.231 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_data[3]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 2.876      ;
; 0.233 ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                                ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|T80s:cpu1|MREQ_n ; CLK_50      ; 0.000        ; 2.745      ; 3.478      ;
; 0.237 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst13|recv_state.RX_IDLE                                                                                ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.414      ; 2.876      ;
; 0.245 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst90|recv_state.RX_IDLE                                                                                ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.426      ; 2.896      ;
; 0.260 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_data[0]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 2.905      ;
; 0.260 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_data[1]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 2.905      ;
; 0.260 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_data[2]                                                                                       ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 2.905      ;
; 0.270 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst14|recv_state.RX_IDLE                                                                                ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.425      ; 2.920      ;
; 0.281 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst14|rx_countdown[0]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.411      ; 2.917      ;
; 0.283 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst14|rx_countdown[4]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.411      ; 2.919      ;
; 0.293 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|my_recv_state                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.404      ; 2.922      ;
; 0.304 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|recv_state.RX_RECEIVED                                                                           ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.419      ; 2.948      ;
; 0.328 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_bits_remaining[0]                                                                          ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.965      ;
; 0.331 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_ERROR                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.396      ; 2.952      ;
; 0.331 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_IDLE                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.396      ; 2.952      ;
; 0.334 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_RECEIVED                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.396      ; 2.955      ;
; 0.339 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst120|tx_bits_remaining[0]                                                                             ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.413      ; 2.977      ;
; 0.346 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst120|rx_countdown[0]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.983      ;
; 0.346 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst120|recv_state.RX_ERROR                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.408      ; 2.979      ;
; 0.354 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_data[6]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.991      ;
; 0.355 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_data[5]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.992      ;
; 0.356 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_data[3]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.993      ;
; 0.357 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_data[0]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.994      ;
; 0.357 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|tx_data[1]                                                                                    ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.412      ; 2.994      ;
; 0.360 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_bits_remaining[0]                                                                             ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 3.005      ;
; 0.364 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|recv_state.RX_IDLE                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.419      ; 3.008      ;
; 0.368 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst14|tx_state.TX_SENDING                                                                               ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.424      ; 3.017      ;
; 0.374 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|rx_countdown[0]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.397      ; 2.996      ;
; 0.375 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|rx_countdown[4]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.397      ; 2.997      ;
; 0.376 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|rx_countdown[5]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.397      ; 2.998      ;
; 0.377 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|rx_countdown[5]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.413      ; 3.015      ;
; 0.380 ; uart:inst106|tx_bits_remaining[1]                                                                  ; uart:inst106|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; uart:inst106|tx_bits_remaining[2]                                                                  ; uart:inst106|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; uart:inst106|tx_bits_remaining[3]                                                                  ; uart:inst106|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.094      ; 0.669      ;
; 0.380 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst14|my_recv_state                                                                                     ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.425      ; 3.030      ;
; 0.381 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|rx_countdown[4]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.413      ; 3.019      ;
; 0.383 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|recv_state.RX_ERROR                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.419      ; 3.027      ;
; 0.384 ; uart:325|tx_bits_remaining[1]                                                                      ; uart:325|tx_bits_remaining[1]                                                                                 ; CLK_50                              ; CLK_50      ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|tx_state.TX_SENDING                                                                              ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.420      ; 3.029      ;
; 0.384 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst14|rx_countdown[5]                                                                                   ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.411      ; 3.020      ;
; 0.386 ; FPGA_BOARD_RESET-                                                                                  ; WIFI_uart:inst1|recv_state.RX_RECEIVED                                                                        ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.421      ; 3.032      ;
; 0.397 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|rx_countdown[3]                                                                                      ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.397      ; 3.019      ;
; 0.398 ; FPGA_BOARD_RESET-                                                                                  ; uart:325|recv_state.RX_CHECK_STOP                                                                             ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.397      ; 3.020      ;
; 0.400 ; ps2_keyboard_to_ascii:inst37|shift_l                                                               ; ps2_keyboard_to_ascii:inst37|shift_l                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; ps2_keyboard_to_ascii:inst37|shift_r                                                               ; ps2_keyboard_to_ascii:inst37|shift_r                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_out                                                                                 ; uart:inst13|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_data[7]                                                                             ; uart:inst13|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|tx_data[7]                                                                             ; uart:inst90|tx_data[7]                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_out                                                                                 ; uart:inst14|tx_out                                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|tx_out                                                                             ; WIFI_uart:inst1|tx_out                                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|tx_data[7]                                                                         ; WIFI_uart:inst1|tx_data[7]                                                                                    ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:325|tx_out                                                                                    ; uart:325|tx_out                                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:325|tx_data[7]                                                                                ; uart:325|tx_data[7]                                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|tx_data[7]                                                                            ; uart:inst120|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|tx_data[7]                                                                            ; uart:inst106|tx_data[7]                                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|rx_bits_remaining[2]                                                               ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                ; WIFI_uart:inst1|recv_state.RX_ERROR                                                                           ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                        ; WIFI_uart:inst1|recv_state.RX_DELAY_RESTART                                                                   ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|recv_state.RX_DELAY_RESTART                                                           ; uart:inst106|recv_state.RX_DELAY_RESTART                                                                      ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|rx_bits_remaining[2]                                                                  ; uart:inst106|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|recv_state.RX_ERROR                                                                   ; uart:inst106|recv_state.RX_ERROR                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|recv_state.RX_ERROR                                                                    ; uart:inst13|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|rx_bits_remaining[2]                                                                   ; uart:inst13|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|rx_bits_remaining[2]                                                                   ; uart:inst90|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|rx_bits_remaining[2]                                                                   ; uart:inst14|rx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|recv_state.RX_ERROR                                                                    ; uart:inst14|recv_state.RX_ERROR                                                                               ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|recv_state.RX_DELAY_RESTART                                                            ; uart:inst14|recv_state.RX_DELAY_RESTART                                                                       ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|rx_bits_remaining[2]                                                                  ; uart:inst120|rx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_bits_remaining[1]                                                                   ; uart:inst13|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_bits_remaining[0]                                                                   ; uart:inst13|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_bits_remaining[3]                                                                   ; uart:inst13|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst13|tx_bits_remaining[2]                                                                   ; uart:inst13|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|tx_bits_remaining[2]                                                                   ; uart:inst90|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|tx_bits_remaining[1]                                                                   ; uart:inst90|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst90|tx_bits_remaining[3]                                                                   ; uart:inst90|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[1]                                                                   ; uart:inst14|tx_bits_remaining[1]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[0]                                                                   ; uart:inst14|tx_bits_remaining[0]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[2]                                                                   ; uart:inst14|tx_bits_remaining[2]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst14|tx_bits_remaining[3]                                                                   ; uart:inst14|tx_bits_remaining[3]                                                                              ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|tx_bits_remaining[1]                                                                  ; uart:inst120|tx_bits_remaining[1]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|tx_bits_remaining[2]                                                                  ; uart:inst120|tx_bits_remaining[2]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst120|tx_bits_remaining[3]                                                                  ; uart:inst120|tx_bits_remaining[3]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:inst106|tx_bits_remaining[0]                                                                  ; uart:inst106|tx_bits_remaining[0]                                                                             ; CLK_50                              ; CLK_50      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|recv_state.RX_CHECK_STOP                                                                         ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.413      ; 3.038      ;
; 0.400 ; FPGA_BOARD_RESET-                                                                                  ; uart:inst106|rx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-                   ; CLK_50      ; 0.000        ; 2.413      ; 3.038      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|caps_lock                                                             ; ps2_keyboard_to_ascii:inst37|caps_lock                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|control_l                                                             ; ps2_keyboard_to_ascii:inst37|control_l                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|control_r                                                             ; ps2_keyboard_to_ascii:inst37|control_r                                                                        ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|e0_code                                                               ; ps2_keyboard_to_ascii:inst37|e0_code                                                                          ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|break                                                                 ; ps2_keyboard_to_ascii:inst37|break                                                                            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8] ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[8]            ; CLK_50                              ; CLK_50      ; 0.000        ; 0.073      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.433 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.386      ;
; 0.437 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.380      ;
; 0.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.714 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.982      ;
; 0.752 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.705      ;
; 0.767 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.720      ;
; 0.803 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.418      ; 1.256      ;
; 0.822 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.418      ; 1.265      ;
; 0.874 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.827      ;
; 0.889 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.842      ;
; 0.996 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.949      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.275      ;
; 1.010 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.279      ;
; 1.011 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.964      ;
; 1.012 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.280      ;
; 1.021 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.289      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.097 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.365      ;
; 1.098 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.098 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.418      ; 1.552      ;
; 1.104 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.373      ;
; 1.118 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.071      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.397      ;
; 1.132 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.401      ;
; 1.133 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 2.086      ;
; 1.145 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.145 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.145 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.413      ;
; 1.146 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.414      ;
; 1.206 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.418      ; 1.659      ;
; 1.219 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.487      ;
; 1.220 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.220 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.489      ;
; 1.221 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.418      ; 1.674      ;
; 1.226 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.494      ;
; 1.227 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.495      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.518      ;
; 1.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.251 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.519      ;
; 1.254 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.522      ;
; 1.255 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.523      ;
; 1.267 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.535      ;
; 1.267 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.535      ;
; 1.267 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.535      ;
; 1.268 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.536      ;
; 1.268 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.536      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.495 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.761      ;
; 0.499 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.765      ;
; 0.500 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.766      ;
; 0.500 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.766      ;
; 0.611 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.877      ;
; 0.630 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.896      ;
; 0.658 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.924      ;
; 0.662 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.928      ;
; 0.679 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.071      ; 0.945      ;
; 1.276 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; -0.066     ; 0.935      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; 0.606 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.570      ; 4.426      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.555      ; 4.417      ;
; 0.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.570      ; 4.437      ;
; 0.625 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.558      ; 4.433      ;
; 0.640 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.569      ; 4.459      ;
; 0.659 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.552      ; 4.461      ;
; 0.660 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.554      ; 4.464      ;
; 0.698 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.432      ; 2.380      ;
; 0.700 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.585      ; 4.535      ;
; 0.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.554      ; 4.505      ;
; 0.701 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.568      ; 4.519      ;
; 0.710 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.554      ; 4.514      ;
; 0.718 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.570      ; 4.538      ;
; 0.731 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.423      ; 2.404      ;
; 0.732 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.569      ; 4.551      ;
; 0.732 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.450      ; 2.432      ;
; 0.732 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.435      ; 2.417      ;
; 0.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.437      ; 2.426      ;
; 0.739 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.452      ; 2.441      ;
; 0.740 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.421      ; 2.411      ;
; 0.740 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.572      ; 4.562      ;
; 0.748 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.436      ; 2.434      ;
; 0.748 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.423      ; 2.421      ;
; 0.752 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.439      ; 2.441      ;
; 0.753 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.423      ; 2.426      ;
; 0.755 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.435      ; 2.440      ;
; 0.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.435      ; 2.441      ;
; 0.761 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.421      ; 2.432      ;
; 0.762 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.450      ; 2.462      ;
; 0.763 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.569      ; 4.582      ;
; 0.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.450      ; 2.466      ;
; 0.768 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.574      ; 4.592      ;
; 0.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.420      ; 2.440      ;
; 0.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.440      ; 2.461      ;
; 0.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.440      ; 2.461      ;
; 0.772 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 2.473      ;
; 0.775 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.452      ; 2.477      ;
; 0.777 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.432      ; 2.459      ;
; 0.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.440      ; 2.478      ;
; 0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.572      ; 4.612      ;
; 0.790 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.438      ; 2.478      ;
; 0.792 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.571      ; 4.613      ;
; 0.792 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.585      ; 4.627      ;
; 0.799 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.437      ; 2.486      ;
; 0.801 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.435      ; 2.486      ;
; 0.805 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.435      ; 2.490      ;
; 0.806 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.571      ; 4.627      ;
; 0.810 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 2.511      ;
; 0.815 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.438      ; 2.503      ;
; 0.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.437      ; 2.504      ;
; 0.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 2.518      ;
; 0.821 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.557      ; 4.628      ;
; 0.823 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.432      ; 2.505      ;
; 0.824 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.452      ; 2.526      ;
; 0.825 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.302      ; 4.377      ;
; 0.826 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.436      ; 2.512      ;
; 0.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.433      ; 2.510      ;
; 0.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.432      ; 2.509      ;
; 0.827 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.558      ; 4.635      ;
; 0.829 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|address_reg_a[0]                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.082      ; 2.126      ;
; 0.831 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.453      ; 2.534      ;
; 0.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.564      ; 4.647      ;
; 0.833 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.437      ; 2.520      ;
; 0.834 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.560      ; 4.644      ;
; 0.834 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.421      ; 2.505      ;
; 0.841 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.453      ; 2.544      ;
; 0.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.439      ; 2.531      ;
; 0.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.430      ; 2.522      ;
; 0.843 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.563      ; 4.656      ;
; 0.844 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.587      ; 4.681      ;
; 0.847 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.555      ; 4.652      ;
; 0.851 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.424      ; 2.525      ;
; 0.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.576      ; 4.681      ;
; 0.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.586      ; 4.691      ;
; 0.856 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.558      ; 4.664      ;
; 0.857 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.427      ; 2.534      ;
; 0.857 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 2.558      ;
; 0.858 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.450      ; 2.558      ;
; 0.859 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.436      ; 2.545      ;
; 0.859 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.585      ; 4.694      ;
; 0.860 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.430      ; 2.540      ;
; 0.862 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 2.563      ;
; 0.864 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.438      ; 2.552      ;
; 0.864 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.441      ; 2.555      ;
; 0.865 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.451      ; 2.566      ;
; 0.867 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.455      ; 2.572      ;
; 0.869 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.427      ; 2.546      ;
; 0.870 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.584      ; 4.704      ;
; 0.874 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.434      ; 2.558      ;
; 0.876 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.430      ; 2.556      ;
; 0.877 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.574      ; 4.701      ;
; 0.878 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.560      ; 4.688      ;
; 0.879 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.556      ; 4.685      ;
; 0.879 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.557      ; 4.686      ;
; 0.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.442      ; 2.572      ;
; 0.880 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.437      ; 2.567      ;
; 0.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.570      ; 4.702      ;
; 0.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.452      ; 2.584      ;
; 0.882 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.423      ; 2.555      ;
; 0.883 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 3.554      ; 4.687      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.670 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.048      ; 0.913      ;
; 0.671 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.047      ; 0.913      ;
; 2.630 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -2.075     ; 0.760      ;
; 3.316 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -2.288     ; 0.743      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.685 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.688 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.957      ;
; 0.692 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.959      ;
; 0.692 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.697 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.707 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 1.004 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.274      ;
; 1.008 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.275      ;
; 1.008 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.275      ;
; 1.009 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.276      ;
; 1.009 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.277      ;
; 1.010 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.277      ;
; 1.011 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.279      ;
; 1.012 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.018 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.287      ;
; 1.020 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.022 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.291      ;
; 1.026 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.293      ;
; 1.031 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.301      ;
; 1.099 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.366      ;
; 1.100 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.367      ;
; 1.103 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.371      ;
; 1.104 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.371      ;
; 1.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.372      ;
; 1.105 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.372      ;
; 1.106 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.373      ;
; 1.106 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.373      ;
; 1.107 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.374      ;
; 1.111 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.375      ;
; 1.118 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.385      ;
; 1.126 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.128 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.395      ;
; 1.129 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.129 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.396      ;
; 1.130 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.397      ;
; 1.130 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.397      ;
; 1.131 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.399      ;
; 1.131 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.398      ;
; 1.132 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.399      ;
; 1.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.400      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                                            ;
+--------+------------------------------------------+------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -4.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.084     ; 5.913      ;
; -4.995 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.084     ; 5.913      ;
; -4.917 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.084     ; 5.835      ;
; -4.917 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.084     ; 5.835      ;
; -4.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.769      ;
; -4.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.769      ;
; -4.574 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 5.528      ;
; -4.574 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 5.528      ;
; -4.522 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.282      ; 5.806      ;
; -4.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.128      ;
; -4.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.128      ;
; -4.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.128      ;
; -4.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.128      ;
; -4.468 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.128      ;
; -4.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.282      ; 5.728      ;
; -4.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.591      ;
; -4.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.591      ;
; -4.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.050      ;
; -4.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.050      ;
; -4.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.050      ;
; -4.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.050      ;
; -4.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.342     ; 5.050      ;
; -4.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 7.048      ;
; -4.266 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 7.048      ;
; -4.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.415      ;
; -4.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.415      ;
; -4.194 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.796      ; 6.992      ;
; -4.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 6.970      ;
; -4.188 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 6.970      ;
; -4.122 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.297      ; 5.421      ;
; -4.116 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.796      ; 6.914      ;
; -4.110 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.793      ; 6.905      ;
; -4.099 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.561      ; 5.662      ;
; -4.077 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|RD_n              ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.372      ; 5.941      ;
; -4.077 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|WR_n              ; FPGA_BOARD_RESET-           ; Microcomputer:inst|cpuClock ; 0.500        ; 1.372      ; 5.941      ;
; -4.068 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.327     ; 4.743      ;
; -4.068 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.327     ; 4.743      ;
; -4.068 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.327     ; 4.743      ;
; -4.068 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.327     ; 4.743      ;
; -4.068 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.327     ; 4.743      ;
; -4.043 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|RD_n              ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.372      ; 5.907      ;
; -4.043 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|WR_n              ; FPGA_INTERFACE_PORTS-       ; Microcomputer:inst|cpuClock ; 0.500        ; 1.372      ; 5.907      ;
; -4.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.984      ;
; -4.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.984      ;
; -4.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.984      ;
; -4.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.984      ;
; -4.033 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.984      ;
; -4.032 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.793      ; 6.827      ;
; -3.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|RD_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.143      ;
; -3.950 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; Microcomputer:inst|T80s:cpu1|WR_n              ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.191      ; 5.143      ;
; -3.921 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.561      ; 5.484      ;
; -3.901 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 4.855      ;
; -3.901 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 4.855      ;
; -3.901 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 4.855      ;
; -3.866 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.795      ; 6.663      ;
; -3.866 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.795      ; 6.663      ;
; -3.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.806      ;
; -3.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.806      ;
; -3.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.806      ;
; -3.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.806      ;
; -3.855 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.806      ;
; -3.843 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.059      ; 6.904      ;
; -3.843 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|MREQ_n            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.059      ; 6.904      ;
; -3.823 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 4.777      ;
; -3.823 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 4.777      ;
; -3.823 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.048     ; 4.777      ;
; -3.794 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.811      ; 6.607      ;
; -3.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 6.570      ;
; -3.788 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 6.570      ;
; -3.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.075      ; 6.848      ;
; -3.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.561      ; 5.308      ;
; -3.729 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.785      ; 6.516      ;
; -3.729 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.785      ; 6.516      ;
; -3.729 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.785      ; 6.516      ;
; -3.729 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.785      ; 6.516      ;
; -3.726 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.517      ;
; -3.710 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 6.492      ;
; -3.710 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.780      ; 6.492      ;
; -3.710 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.808      ; 6.520      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.706 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.789      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.703 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.792      ; 6.497      ;
; -3.687 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 2.072      ; 6.761      ;
; -3.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.796      ; 6.482      ;
; -3.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.796      ; 6.482      ;
; -3.684 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 1.796      ; 6.482      ;
; -3.679 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.051     ; 4.630      ;
+--------+------------------------------------------+------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -4.902 ; spi_16bit_master:inst74|busy             ; inst377         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -1.600     ; 3.804      ;
; -4.578 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.479      ; 6.549      ;
; -4.167 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.479      ; 6.638      ;
; -3.756 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.897      ; 8.655      ;
; -3.678 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.897      ; 8.577      ;
; -3.500 ; spi_16bit_master:inst74|busy             ; inst387         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.516     ; 3.486      ;
; -3.356 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.912      ; 8.270      ;
; -3.333 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.176      ; 8.511      ;
; -3.176 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.563      ; 6.231      ;
; -3.155 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.176      ; 8.333      ;
; -3.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.298      ; 6.319      ;
; -3.019 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.298      ; 6.319      ;
; -2.979 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.176      ; 8.157      ;
; -2.941 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.298      ; 6.241      ;
; -2.941 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.298      ; 6.241      ;
; -2.844 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.101      ; 4.332      ;
; -2.793 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.563      ; 6.348      ;
; -2.784 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.100      ; 4.333      ;
; -2.707 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 4.176      ; 7.885      ;
; -2.619 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.313      ; 5.934      ;
; -2.619 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.313      ; 5.934      ;
; -2.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 6.175      ;
; -2.596 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 6.175      ;
; -2.571 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.109      ; 4.330      ;
; -2.472 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.111      ; 3.975      ;
; -2.418 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 5.997      ;
; -2.418 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 5.997      ;
; -2.415 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.107      ; 3.976      ;
; -2.366 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.712      ; 4.091      ;
; -2.347 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.711      ; 4.012      ;
; -2.310 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.361      ; 8.163      ;
; -2.276 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.361      ; 8.129      ;
; -2.244 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.361      ; 8.847      ;
; -2.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 5.821      ;
; -2.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 5.821      ;
; -2.242 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.361      ; 8.595      ;
; -2.221 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.103      ; 3.978      ;
; -2.220 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.108      ; 3.976      ;
; -2.217 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.110      ; 3.975      ;
; -1.988 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.361      ; 8.341      ;
; -1.970 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 5.549      ;
; -1.970 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.577      ; 5.549      ;
; -1.915 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.101      ; 3.903      ;
; -1.884 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.697      ; 3.042      ;
; -1.884 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.698      ; 3.043      ;
; -1.855 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.100      ; 3.904      ;
; -1.811 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.361      ; 7.914      ;
; -1.665 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.111      ; 3.668      ;
; -1.650 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.708      ; 4.105      ;
; -1.641 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.109      ; 3.900      ;
; -1.638 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.774      ; 4.037      ;
; -1.630 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.711      ; 3.795      ;
; -1.609 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.107      ; 3.670      ;
; -1.588 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.712      ; 3.813      ;
; -1.507 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.762      ; 6.511      ;
; -1.507 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.762      ; 6.511      ;
; -1.505 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.458      ; 3.691      ;
; -1.450 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.762      ; 5.704      ;
; -1.450 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.762      ; 5.704      ;
; -1.419 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.380      ; 7.791      ;
; -1.416 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.762      ; 5.670      ;
; -1.416 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.762      ; 5.670      ;
; -1.414 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.103      ; 3.671      ;
; -1.413 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.108      ; 3.669      ;
; -1.410 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.110      ; 3.668      ;
; -1.406 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.762      ; 5.910      ;
; -1.406 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 3.762      ; 5.910      ;
; -1.316 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.697      ; 2.974      ;
; -1.315 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.698      ; 2.974      ;
; -1.299 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.529      ; 3.479      ;
; -1.299 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.529      ; 3.478      ;
; -1.298 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.530      ; 3.477      ;
; -1.293 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.530      ; 3.474      ;
; -1.273 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.338      ; 7.603      ;
; -1.273 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.338      ; 7.603      ;
; -1.223 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.530      ; 3.401      ;
; -1.222 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.530      ; 3.401      ;
; -1.148 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.897      ; 6.047      ;
; -1.138 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.339      ; 7.469      ;
; -1.134 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.364      ; 7.490      ;
; -1.134 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.364      ; 7.490      ;
; -1.099 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.289      ; 3.042      ;
; -1.096 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.289      ; 3.042      ;
; -1.086 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.341      ; 7.419      ;
; -1.072 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.762      ; 5.826      ;
; -1.072 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.762      ; 5.826      ;
; -1.051 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.380      ; 6.923      ;
; -1.009 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.298      ; 4.309      ;
; -1.009 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.298      ; 4.309      ;
; -0.998 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.338      ; 6.828      ;
; -0.998 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.338      ; 6.828      ;
; -0.997 ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 5.361      ; 7.350      ;
; -0.898 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.774      ; 3.797      ;
; -0.883 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.708      ; 3.838      ;
; -0.845 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.993      ; 3.107      ;
; -0.845 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.992      ; 3.107      ;
; -0.826 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.339      ; 6.657      ;
; -0.818 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.762      ; 5.572      ;
; -0.818 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 3.762      ; 5.572      ;
; -0.806 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 5.341      ; 6.639      ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.355 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.929      ; 7.776      ;
; -4.355 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.929      ; 7.776      ;
; -3.236 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.910      ; 6.638      ;
; -3.014 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.929      ; 6.935      ;
; -3.014 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.929      ; 6.935      ;
; -2.919 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.937      ; 6.348      ;
; -2.899 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.097     ; 3.804      ;
; -2.647 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.910      ; 6.549      ;
; -2.554 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.070     ; 3.486      ;
; -2.302 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.937      ; 6.231      ;
; -0.070 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.937      ; 3.499      ;
; -0.066 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.930      ; 3.488      ;
; -0.066 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.930      ; 3.488      ;
; -0.066 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.930      ; 3.488      ;
; -0.066 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.930      ; 3.488      ;
; -0.066 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.930      ; 3.488      ;
; -0.066 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.930      ; 3.488      ;
; 0.028  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.941      ; 3.405      ;
; 0.028  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.941      ; 3.405      ;
; 0.028  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 2.941      ; 3.405      ;
; 0.522  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.930      ; 3.400      ;
; 0.522  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.930      ; 3.400      ;
; 0.522  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.930      ; 3.400      ;
; 0.522  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.930      ; 3.400      ;
; 0.522  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.930      ; 3.400      ;
; 0.522  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.930      ; 3.400      ;
; 0.623  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.941      ; 3.310      ;
; 0.623  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.941      ; 3.310      ;
; 0.623  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.941      ; 3.310      ;
; 0.693  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 2.937      ; 3.236      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                  ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -4.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.260      ; 6.992      ;
; -4.162 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.260      ; 6.914      ;
; -3.840 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.275      ; 6.607      ;
; -3.817 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.539      ; 6.848      ;
; -3.639 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.539      ; 6.670      ;
; -3.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.539      ; 6.494      ;
; -3.191 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.539      ; 6.222      ;
; -2.966 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.759      ; 8.717      ;
; -2.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.038      ; 8.982      ;
; -2.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.038      ; 8.979      ;
; -2.771 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.038      ; 8.801      ;
; -2.728 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.724      ; 7.184      ;
; -2.661 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.774      ; 8.427      ;
; -2.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.038      ; 8.625      ;
; -2.168 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.759      ; 7.919      ;
; -2.141 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.724      ; 6.357      ;
; -2.088 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.260      ; 4.840      ;
; -2.059 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.038      ; 8.089      ;
; -1.877 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.724      ; 6.103      ;
; -1.860 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.223      ; 9.315      ;
; -1.801 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.774      ; 8.067      ;
; -1.661 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.724      ; 6.377      ;
; -1.617 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.724      ; 6.343      ;
; -1.582 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 4.846      ; 6.920      ;
; -1.575 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.539      ; 4.606      ;
; -1.543 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.771      ; 7.806      ;
; -1.543 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.771      ; 7.806      ;
; -1.518 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.781      ; 7.791      ;
; -1.509 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.776      ; 7.777      ;
; -1.495 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.789      ; 7.776      ;
; -1.485 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.724      ; 6.441      ;
; -1.457 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.775      ; 7.724      ;
; -1.457 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 5.775      ; 7.724      ;
; -1.453 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.223      ; 8.408      ;
; -1.341 ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.288      ; 4.131      ;
; -0.985 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.846      ; 6.823      ;
; -0.675 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 4.759      ; 6.426      ;
; -0.391 ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.774      ; 7.157      ;
; -0.259 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.771      ; 7.022      ;
; -0.259 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.771      ; 7.022      ;
; -0.154 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.789      ; 6.935      ;
; -0.150 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.781      ; 6.923      ;
; -0.137 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.776      ; 6.905      ;
; -0.086 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.775      ; 6.853      ;
; -0.086 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 5.775      ; 6.853      ;
; 0.105  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 6.223      ; 6.610      ;
; 0.896  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 6.223      ; 6.319      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -3.885 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.436      ; 6.823      ;
; -3.885 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.436      ; 6.823      ;
; -3.482 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.436      ; 6.920      ;
; -3.482 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.436      ; 6.920      ;
; -3.157 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.048     ; 4.131      ;
; -3.153 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.044     ; 4.131      ;
; -2.641 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.268      ; 5.411      ;
; -2.641 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 2.268      ; 5.411      ;
; -2.097 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.268      ; 5.367      ;
; -2.097 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 2.268      ; 5.367      ;
; -1.548 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.047     ; 2.523      ;
; -1.545 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.044     ; 2.523      ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; -2.590 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.940      ; 5.522      ;
; -2.250 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.940      ; 5.182      ;
; -2.090 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.925      ; 5.007      ;
; -1.902 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.925      ; 4.819      ;
; -1.860 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 1.925      ; 4.777      ;
; -1.745 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.204      ; 4.941      ;
; -1.652 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.204      ; 4.848      ;
; -1.644 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.204      ; 4.840      ;
; -1.474 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.204      ; 4.670      ;
; -1.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 2.204      ; 4.494      ;
; -0.828 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 1.000        ; 3.389      ; 5.449      ;
; -0.742 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.500        ; 3.389      ; 4.863      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'                                                                       ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -2.014 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.276      ; 2.182      ;
; -1.574 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.276      ; 2.242      ;
; -0.547 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.871      ; 2.661      ;
; -0.538 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.355      ; 2.129      ;
; -0.412 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.563      ; 2.248      ;
; -0.383 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.350      ; 2.195      ;
; -0.340 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.275      ; 2.264      ;
; -0.334 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.562      ; 2.364      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.377      ; 2.137      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.353      ; 2.128      ;
; -0.290 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.354      ; 2.128      ;
; -0.289 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.350      ; 2.126      ;
; -0.287 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.350      ; 2.125      ;
; -0.287 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.349      ; 2.125      ;
; -0.284 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.355      ; 2.128      ;
; -0.258 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.277      ; 2.183      ;
; -0.258 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.278      ; 2.185      ;
; -0.257 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.273      ; 2.178      ;
; -0.257 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.272      ; 2.177      ;
; -0.256 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.280      ; 2.186      ;
; -0.225 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.426      ; 2.390      ;
; -0.219 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.561      ; 2.243      ;
; -0.217 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.553      ; 3.415      ;
; -0.193 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.825      ; 2.667      ;
; -0.184 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.702      ; 2.530      ;
; -0.180 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.704      ; 2.529      ;
; -0.175 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.871      ; 2.789      ;
; -0.174 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.698      ; 2.531      ;
; -0.153 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.355      ; 2.244      ;
; -0.121 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.700      ; 2.556      ;
; -0.121 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.699      ; 2.556      ;
; -0.121 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.698      ; 2.556      ;
; -0.117 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.553      ; 3.815      ;
; -0.116 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.703      ; 2.554      ;
; -0.107 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.450      ; 2.298      ;
; 0.007  ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.730      ; 2.373      ;
; 0.011  ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.730      ; 2.368      ;
; 0.027  ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.563      ; 2.309      ;
; 0.059  ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.350      ; 2.253      ;
; 0.084  ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 3.068      ; 2.723      ;
; 0.093  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.353      ; 2.243      ;
; 0.095  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.562      ; 2.435      ;
; 0.095  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.354      ; 2.243      ;
; 0.095  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.350      ; 2.242      ;
; 0.097  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.350      ; 2.241      ;
; 0.097  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.349      ; 2.241      ;
; 0.100  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.275      ; 2.324      ;
; 0.100  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.355      ; 2.244      ;
; 0.107  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.825      ; 2.867      ;
; 0.115  ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.731      ; 2.265      ;
; 0.115  ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.731      ; 2.266      ;
; 0.117  ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.731      ; 2.263      ;
; 0.120  ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.730      ; 2.260      ;
; 0.122  ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 2.730      ; 2.259      ;
; 0.181  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.277      ; 2.244      ;
; 0.182  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.273      ; 2.239      ;
; 0.182  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.278      ; 2.245      ;
; 0.182  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.272      ; 2.238      ;
; 0.182  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.377      ; 2.163      ;
; 0.183  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.280      ; 2.247      ;
; 0.210  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.426      ; 2.455      ;
; 0.220  ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.561      ; 2.304      ;
; 0.261  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.702      ; 2.585      ;
; 0.264  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.704      ; 2.585      ;
; 0.270  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.698      ; 2.587      ;
; 0.305  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.450      ; 2.386      ;
; 0.360  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.699      ; 2.575      ;
; 0.360  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.698      ; 2.575      ;
; 0.361  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.700      ; 2.574      ;
; 0.365  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.703      ; 2.573      ;
; 0.367  ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.730      ; 2.512      ;
; 0.396  ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.730      ; 2.484      ;
; 0.464  ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 3.068      ; 2.843      ;
; 0.555  ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.731      ; 2.325      ;
; 0.555  ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.731      ; 2.326      ;
; 0.557  ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.731      ; 2.323      ;
; 0.559  ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.730      ; 2.321      ;
; 0.561  ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 2.730      ; 2.320      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK_50'                                                                                             ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; -1.695 ; FPGA_BOARD_RESET-             ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.339      ; 4.526      ;
; -1.695 ; FPGA_BOARD_RESET-             ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.339      ; 4.526      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.628 ; FPGA_BOARD_RESET-             ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.321      ; 4.441      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.576 ; FPGA_BOARD_RESET-             ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.328      ; 4.396      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.531 ; FPGA_BOARD_RESET-             ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.327      ; 4.350      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.516 ; FPGA_BOARD_RESET-             ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.340      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.509 ; FPGA_BOARD_RESET-             ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.334      ; 4.335      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.504 ; FPGA_BOARD_RESET-             ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 2.332      ; 4.328      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.265 ; FPGA_BOARD_RESET-             ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.321      ; 4.578      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.192 ; FPGA_BOARD_RESET-             ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.516      ;
; -1.184 ; FPGA_BOARD_RESET-             ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.339      ; 4.515      ;
; -1.184 ; FPGA_BOARD_RESET-             ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.339      ; 4.515      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.177 ; FPGA_BOARD_RESET-             ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.327      ; 4.496      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.154 ; FPGA_BOARD_RESET-             ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.332      ; 4.478      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.073 ; FPGA_BOARD_RESET-             ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.328      ; 4.393      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; -1.018 ; FPGA_BOARD_RESET-             ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 2.334      ; 4.344      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|5 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|6 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|7 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|8 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 15.712 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|9 ; CLK_50            ; CLK_50      ; 20.000       ; -0.074     ; 4.216      ;
; 16.591 ; uart:inst13|tx_state.TX_IDLE  ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.058     ; 3.353      ;
; 16.591 ; uart:inst13|tx_state.TX_IDLE  ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.058     ; 3.353      ;
; 16.671 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.077     ; 3.254      ;
; 16.671 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.077     ; 3.254      ;
; 16.671 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.077     ; 3.254      ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; -1.375 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 2.283      ; 4.160      ;
; -1.110 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 2.283      ; 3.895      ;
; -0.849 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 2.283      ; 4.134      ;
; -0.620 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 2.283      ; 3.905      ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -0.700 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.910      ; 2.890      ;
; -0.662 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.050      ; 3.986      ;
; -0.606 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.888      ; 3.633      ;
; -0.589 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.050      ; 4.413      ;
; -0.558 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.048      ; 4.076      ;
; -0.555 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.049      ; 4.072      ;
; -0.552 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.386      ; 3.471      ;
; -0.549 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.050      ; 4.069      ;
; -0.516 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.461      ; 3.511      ;
; -0.514 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.462      ; 3.511      ;
; -0.512 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.909      ; 3.042      ;
; -0.512 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.909      ; 3.042      ;
; -0.511 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.048      ; 4.529      ;
; -0.508 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.049      ; 4.525      ;
; -0.508 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.910      ; 3.040      ;
; -0.502 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.050      ; 4.522      ;
; -0.474 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.049      ; 3.985      ;
; -0.450 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.018      ; 2.930      ;
; -0.447 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.888      ; 3.974      ;
; -0.400 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.049      ; 4.411      ;
; -0.387 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.462      ; 3.483      ;
; -0.386 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.386      ; 3.805      ;
; -0.385 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.127      ; 3.165      ;
; -0.380 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.464      ; 3.481      ;
; -0.380 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.464      ; 3.481      ;
; -0.376 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.483      ; 2.491      ;
; -0.373 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.483      ; 2.492      ;
; -0.366 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.713      ; 2.711      ;
; -0.364 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.487      ; 2.487      ;
; -0.357 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.967      ; 2.973      ;
; -0.357 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.463      ; 3.476      ;
; -0.354 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.968      ; 2.972      ;
; -0.354 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.463      ; 3.475      ;
; -0.345 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.461      ; 3.840      ;
; -0.343 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.462      ; 3.840      ;
; -0.315 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.909      ; 3.345      ;
; -0.315 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.909      ; 3.345      ;
; -0.315 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.984      ; 3.034      ;
; -0.311 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.910      ; 3.343      ;
; -0.301 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.884      ; 3.627      ;
; -0.301 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.016      ; 2.947      ;
; -0.301 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.016      ; 2.947      ;
; -0.293 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.015      ; 2.945      ;
; -0.282 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.321      ; 3.342      ;
; -0.277 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.048      ; 4.319      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.910      ; 2.962      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.012      ; 2.934      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.127      ; 3.026      ;
; -0.270 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.014      ; 2.932      ;
; -0.269 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.127      ; 3.025      ;
; -0.263 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.018      ; 2.930      ;
; -0.261 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.462      ; 3.857      ;
; -0.257 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.017      ; 2.931      ;
; -0.255 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.464      ; 3.856      ;
; -0.255 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.657      ; 3.376      ;
; -0.254 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.464      ; 3.855      ;
; -0.247 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.013      ; 2.911      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.015      ; 2.908      ;
; -0.243 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.048      ; 3.785      ;
; -0.243 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.908      ; 2.888      ;
; -0.242 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.016      ; 2.907      ;
; -0.228 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.463      ; 3.847      ;
; -0.225 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.463      ; 3.846      ;
; -0.218 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.635      ; 2.598      ;
; -0.211 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.898      ; 2.580      ;
; -0.202 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.127      ; 3.482      ;
; -0.197 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.257      ; 4.550      ;
; -0.196 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 4.257      ; 4.549      ;
; -0.188 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.257      ; 4.041      ;
; -0.187 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 4.257      ; 4.040      ;
; -0.165 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.353      ; 3.257      ;
; -0.154 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.883      ; 2.688      ;
; -0.154 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.886      ; 2.690      ;
; -0.154 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.054      ; 2.949      ;
; -0.151 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.817      ; 2.704      ;
; -0.151 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.818      ; 2.706      ;
; -0.150 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.018      ; 3.130      ;
; -0.150 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.016      ; 3.296      ;
; -0.150 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.396      ; 3.202      ;
; -0.149 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.016      ; 3.295      ;
; -0.148 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.816      ; 2.699      ;
; -0.147 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.889      ; 2.692      ;
; -0.147 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.884      ; 2.689      ;
; -0.146 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.891      ; 2.694      ;
; -0.146 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.814      ; 2.696      ;
; -0.142 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.884      ; 3.968      ;
; -0.142 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.015      ; 3.294      ;
; -0.135 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.746      ; 2.621      ;
; -0.133 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 2.713      ; 2.978      ;
; -0.129 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 3.657      ; 3.750      ;
; -0.109 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.357      ; 3.116      ;
; -0.096 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.886      ; 3.631      ;
; -0.096 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.887      ; 3.633      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.884      ; 3.628      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.894      ; 2.636      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.645      ; 3.485      ;
; -0.092 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 2.896      ; 2.637      ;
; -0.085 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.883      ; 3.627      ;
; -0.067 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.196      ; 3.000      ;
; -0.067 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 3.195      ; 2.997      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.386 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.014      ; 2.789      ;
; -0.333 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.018      ; 2.796      ;
; -0.328 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.017      ; 2.795      ;
; -0.321 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.016      ; 2.793      ;
; -0.321 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.019      ; 2.798      ;
; -0.129 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.020      ; 2.799      ;
; -0.128 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 3.016      ; 2.792      ;
; -0.108 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 2.986      ; 2.745      ;
; -0.068 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.014      ; 2.971      ;
; -0.015 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.018      ; 2.978      ;
; -0.010 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.017      ; 2.977      ;
; -0.003 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.016      ; 2.975      ;
; -0.003 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.019      ; 2.980      ;
; 0.186  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 2.986      ; 2.951      ;
; 0.189  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.020      ; 2.981      ;
; 0.190  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 3.016      ; 2.974      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                   ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.800 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.913      ; 3.143      ;
; -1.654 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.598      ; 2.974      ;
; -1.626 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.331      ; 2.735      ;
; -1.612 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.308      ; 2.726      ;
; -1.559 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.352      ; 2.823      ;
; -1.556 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.294      ; 2.768      ;
; -1.488 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.301      ; 2.843      ;
; -1.437 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.291      ; 2.884      ;
; -1.436 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.290      ; 2.884      ;
; -1.434 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.287      ; 2.883      ;
; -1.433 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.286      ; 2.883      ;
; -1.433 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.286      ; 2.883      ;
; -1.432 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.276      ; 2.874      ;
; -1.429 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.280      ; 2.881      ;
; -1.429 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.281      ; 2.882      ;
; -1.367 ; FPGA_BOARD_RESET-                        ; inst242         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.940      ; 5.603      ;
; -1.356 ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.933      ; 5.607      ;
; -1.354 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.168      ; 2.844      ;
; -1.353 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.168      ; 2.845      ;
; -1.353 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.167      ; 2.844      ;
; -1.352 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.165      ; 2.843      ;
; -1.352 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.165      ; 2.843      ;
; -1.352 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.164      ; 2.842      ;
; -1.338 ; FPGA_BOARD_RESET-                        ; inst244         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.939      ; 5.631      ;
; -1.319 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.112      ; 2.823      ;
; -1.275 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.070      ; 2.825      ;
; -1.275 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.070      ; 2.825      ;
; -1.266 ; FPGA_BOARD_RESET-                        ; inst240         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.913      ; 5.677      ;
; -1.247 ; FPGA_BOARD_RESET-                        ; inst236         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.942      ; 5.725      ;
; -1.229 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.322      ; 3.123      ;
; -1.227 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.321      ; 3.124      ;
; -1.199 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.044      ; 3.875      ;
; -1.194 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.042      ; 3.878      ;
; -1.189 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.042      ; 3.883      ;
; -1.176 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.322      ; 3.176      ;
; -1.171 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.321      ; 3.180      ;
; -1.171 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.321      ; 3.180      ;
; -1.169 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.320      ; 3.181      ;
; -1.161 ; FPGA_BOARD_RESET-                        ; inst226         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.930      ; 5.799      ;
; -1.140 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.244      ; 4.134      ;
; -1.070 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.331      ; 2.791      ;
; -1.052 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.308      ; 2.786      ;
; -1.052 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.598      ; 3.076      ;
; -1.015 ; FPGA_BOARD_RESET-                        ; inst225         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.916      ; 5.931      ;
; -1.009 ; FPGA_BOARD_RESET-                        ; inst245         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 6.928      ; 5.949      ;
; -0.986 ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 4.009      ; 3.053      ;
; -0.984 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.352      ; 2.898      ;
; -0.964 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.294      ; 2.860      ;
; -0.955 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.913      ; 3.488      ;
; -0.877 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.301      ; 2.954      ;
; -0.859 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.291      ; 2.962      ;
; -0.859 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.290      ; 2.961      ;
; -0.856 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.287      ; 2.961      ;
; -0.856 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.286      ; 2.960      ;
; -0.855 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.286      ; 2.961      ;
; -0.852 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.281      ; 2.959      ;
; -0.851 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.280      ; 2.959      ;
; -0.847 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.276      ; 2.959      ;
; -0.842 ; FPGA_BOARD_RESET-                        ; inst427         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.413      ; 2.601      ;
; -0.840 ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.413      ; 2.603      ;
; -0.838 ; FPGA_BOARD_RESET-                        ; inst428         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.414      ; 2.606      ;
; -0.837 ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.414      ; 2.607      ;
; -0.837 ; FPGA_BOARD_RESET-                        ; inst432         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.414      ; 2.607      ;
; -0.836 ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.414      ; 2.608      ;
; -0.836 ; FPGA_BOARD_RESET-                        ; inst429         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.415      ; 2.609      ;
; -0.784 ; FPGA_BOARD_RESET-                        ; inst426         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.431      ; 2.677      ;
; -0.766 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 5.907      ; 5.356      ;
; -0.744 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.112      ; 2.898      ;
; -0.743 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.168      ; 2.955      ;
; -0.742 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.168      ; 2.956      ;
; -0.742 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.167      ; 2.955      ;
; -0.741 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.165      ; 2.954      ;
; -0.741 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.165      ; 2.954      ;
; -0.741 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.164      ; 2.953      ;
; -0.725 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.070      ; 2.875      ;
; -0.725 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.070      ; 2.875      ;
; -0.632 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.322      ; 3.220      ;
; -0.631 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.321      ; 3.220      ;
; -0.564 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.322      ; 3.288      ;
; -0.560 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.321      ; 3.291      ;
; -0.559 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.321      ; 3.292      ;
; -0.558 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.320      ; 3.292      ;
; -0.473 ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.025      ; 6.277      ;
; -0.420 ; inst453                                  ; inst447         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.397      ; 2.182      ;
; -0.405 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.044      ; 4.169      ;
; -0.401 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.042      ; 4.171      ;
; -0.398 ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 4.009      ; 3.141      ;
; -0.375 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.028      ; 6.378      ;
; -0.375 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.028      ; 6.378      ;
; -0.371 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.004      ; 6.358      ;
; -0.352 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 7.002      ; 6.375      ;
; -0.325 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.922      ; 3.627      ;
; -0.302 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 5.042      ; 4.270      ;
; -0.275 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.856      ; 3.611      ;
; -0.274 ; FPGA_BOARD_RESET-                        ; inst427         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.413      ; 2.669      ;
; -0.272 ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.413      ; 2.671      ;
; -0.271 ; FPGA_BOARD_RESET-                        ; inst428         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.414      ; 2.673      ;
; -0.270 ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.414      ; 2.674      ;
; -0.270 ; FPGA_BOARD_RESET-                        ; inst432         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.414      ; 2.674      ;
; -0.270 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.852      ; 3.612      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'                                                                        ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -0.683 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 5.000      ; 4.347      ;
; -0.570 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.327      ; 3.787      ;
; -0.552 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 5.000      ; 3.978      ;
; -0.503 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.801      ; 3.828      ;
; -0.466 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.327      ; 3.391      ;
; -0.456 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.042      ; 3.616      ;
; -0.448 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.801      ; 4.383      ;
; -0.439 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.199      ; 3.790      ;
; -0.414 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.028      ; 3.644      ;
; -0.408 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.996      ; 2.618      ;
; -0.405 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.991      ; 2.616      ;
; -0.391 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.993      ; 2.632      ;
; -0.386 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.429      ; 4.073      ;
; -0.382 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.971      ; 3.619      ;
; -0.353 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.882      ; 3.559      ;
; -0.351 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.429      ; 3.608      ;
; -0.338 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.199      ; 3.391      ;
; -0.324 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.994      ; 2.700      ;
; -0.323 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.992      ; 2.699      ;
; -0.318 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.202      ; 2.914      ;
; -0.314 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.042      ; 3.258      ;
; -0.306 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.775      ; 3.499      ;
; -0.293 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.025      ; 3.762      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.028      ; 3.766      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.025      ; 3.763      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.024      ; 3.762      ;
; -0.292 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.029      ; 3.767      ;
; -0.291 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.029      ; 3.768      ;
; -0.286 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.987      ; 2.731      ;
; -0.286 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.989      ; 2.733      ;
; -0.284 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.984      ; 2.730      ;
; -0.284 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.982      ; 2.728      ;
; -0.283 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.981      ; 2.728      ;
; -0.274 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.986      ; 2.742      ;
; -0.274 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.986      ; 2.742      ;
; -0.274 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.987      ; 2.743      ;
; -0.274 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.988      ; 2.744      ;
; -0.273 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.303      ; 3.060      ;
; -0.270 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.305      ; 3.065      ;
; -0.269 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.306      ; 3.067      ;
; -0.269 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.971      ; 3.232      ;
; -0.262 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.787      ; 3.555      ;
; -0.231 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.010      ; 2.809      ;
; -0.231 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.008      ; 2.807      ;
; -0.230 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.838      ; 2.638      ;
; -0.226 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.475      ; 3.279      ;
; -0.221 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.028      ; 3.337      ;
; -0.212 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.471      ; 3.289      ;
; -0.209 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.909      ; 2.730      ;
; -0.207 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.911      ; 2.734      ;
; -0.207 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.882      ; 3.205      ;
; -0.204 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.912      ; 2.738      ;
; -0.204 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.913      ; 2.739      ;
; -0.197 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.159      ; 2.992      ;
; -0.197 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.120      ; 2.953      ;
; -0.195 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.119      ; 2.954      ;
; -0.192 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.122      ; 2.960      ;
; -0.191 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.121      ; 2.960      ;
; -0.191 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.121      ; 2.960      ;
; -0.189 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.116      ; 2.957      ;
; -0.185 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.117      ; 2.962      ;
; -0.183 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.116      ; 2.963      ;
; -0.173 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.515      ; 3.372      ;
; -0.157 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.722      ; 2.595      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.412      ; 4.320      ;
; -0.121 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.412      ; 4.321      ;
; -0.097 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.069      ; 3.002      ;
; -0.095 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.025      ; 3.460      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.068      ; 3.004      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.028      ; 3.464      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.787      ; 3.223      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.025      ; 3.461      ;
; -0.094 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.024      ; 3.460      ;
; -0.093 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.029      ; 3.466      ;
; -0.093 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.029      ; 3.466      ;
; -0.086 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.086      ; 3.030      ;
; -0.085 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.991      ; 2.436      ;
; -0.084 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.412      ; 3.858      ;
; -0.082 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.412      ; 3.860      ;
; -0.081 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.996      ; 2.445      ;
; -0.076 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.202      ; 2.656      ;
; -0.068 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.236      ; 3.198      ;
; -0.067 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.236      ; 3.199      ;
; -0.066 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 3.437      ; 3.401      ;
; -0.065 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 4.195      ; 3.660      ;
; -0.061 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.993      ; 2.462      ;
; -0.057 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.195      ; 4.168      ;
; -0.032 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.775      ; 3.273      ;
; -0.032 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.303      ; 2.801      ;
; -0.031 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.475      ; 2.974      ;
; -0.029 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.305      ; 2.806      ;
; -0.028 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.306      ; 2.808      ;
; -0.013 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.196      ; 4.213      ;
; -0.013 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 4.195      ; 4.212      ;
; -0.010 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.994      ; 2.514      ;
; -0.009 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.568      ; 2.589      ;
; -0.009 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 2.992      ; 2.513      ;
; -0.003 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.565      ; 2.592      ;
; 0.000  ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 2.564      ; 2.594      ;
; 0.011  ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 3.515      ; 3.056      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'                                                                        ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -0.672 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.822      ; 2.180      ;
; -0.671 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.822      ; 2.181      ;
; -0.670 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.823      ; 2.183      ;
; -0.668 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.823      ; 2.185      ;
; -0.668 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.824      ; 2.186      ;
; -0.515 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.822      ; 2.337      ;
; -0.509 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.174      ; 2.695      ;
; -0.487 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.646      ; 2.189      ;
; -0.485 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.648      ; 2.193      ;
; -0.485 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.822      ; 2.367      ;
; -0.430 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.454      ; 2.054      ;
; -0.392 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.796      ; 2.434      ;
; -0.389 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.794      ; 2.435      ;
; -0.389 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.795      ; 2.436      ;
; -0.384 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.792      ; 2.438      ;
; -0.384 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.790      ; 2.436      ;
; -0.382 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.790      ; 2.438      ;
; -0.382 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.790      ; 2.438      ;
; -0.362 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.647      ; 2.315      ;
; -0.356 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.970      ; 2.644      ;
; -0.316 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.426      ; 2.140      ;
; -0.304 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.531      ; 2.257      ;
; -0.285 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.431      ; 2.176      ;
; -0.285 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.431      ; 2.176      ;
; -0.284 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.430      ; 2.176      ;
; -0.284 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.429      ; 2.175      ;
; -0.283 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.426      ; 2.173      ;
; -0.282 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.425      ; 2.173      ;
; -0.282 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.426      ; 2.174      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.351      ; 2.109      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.354      ; 2.112      ;
; -0.272 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.346      ; 2.104      ;
; -0.271 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.346      ; 2.105      ;
; -0.271 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.352      ; 2.111      ;
; -0.271 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.349      ; 2.108      ;
; -0.245 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.921      ; 2.706      ;
; -0.214 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.506      ; 2.322      ;
; -0.205 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.822      ; 2.147      ;
; -0.204 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.822      ; 2.148      ;
; -0.202 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.823      ; 2.151      ;
; -0.200 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.823      ; 2.153      ;
; -0.200 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.824      ; 2.154      ;
; -0.195 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 2.349      ; 2.184      ;
; -0.161 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.174      ; 2.543      ;
; -0.097 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.822      ; 2.255      ;
; -0.096 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.822      ; 2.256      ;
; -0.095 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 3.680      ; 3.615      ;
; -0.055 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.646      ; 2.121      ;
; -0.052 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.648      ; 2.126      ;
; -0.018 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.970      ; 2.482      ;
; 0.026  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.454      ; 2.010      ;
; 0.047  ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 3.680      ; 3.257      ;
; 0.051  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.647      ; 2.228      ;
; 0.054  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.795      ; 2.379      ;
; 0.059  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.792      ; 2.381      ;
; 0.061  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.790      ; 2.381      ;
; 0.062  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.790      ; 2.382      ;
; 0.072  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.531      ; 2.133      ;
; 0.080  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.796      ; 2.406      ;
; 0.083  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.794      ; 2.407      ;
; 0.088  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.921      ; 2.539      ;
; 0.088  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.790      ; 2.408      ;
; 0.109  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.431      ; 2.070      ;
; 0.109  ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.431      ; 2.070      ;
; 0.109  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.430      ; 2.069      ;
; 0.110  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.426      ; 2.066      ;
; 0.110  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.429      ; 2.069      ;
; 0.111  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.425      ; 2.066      ;
; 0.111  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.426      ; 2.067      ;
; 0.119  ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.426      ; 2.075      ;
; 0.187  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.506      ; 2.223      ;
; 0.196  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.346      ; 2.072      ;
; 0.197  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.346      ; 2.073      ;
; 0.197  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.351      ; 2.078      ;
; 0.197  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.354      ; 2.081      ;
; 0.197  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.352      ; 2.079      ;
; 0.197  ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.349      ; 2.076      ;
; 0.273  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 2.349      ; 2.152      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                   ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.627 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.477      ; 6.075      ;
; 0.160  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.477      ; 6.362      ;
; 0.200  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.091      ; 5.516      ;
; 0.332  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.007      ; 6.564      ;
; 0.332  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.007      ; 6.564      ;
; 0.380  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.008      ; 6.613      ;
; 0.393  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.013      ; 6.631      ;
; 0.396  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.021      ; 6.642      ;
; 0.497  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.003      ; 6.725      ;
; 0.497  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.003      ; 6.725      ;
; 0.625  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.005      ; 6.855      ;
; 1.039  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.477      ; 7.481      ;
; 1.286  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 6.477      ; 8.228      ;
; 1.293  ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.604      ; 3.612      ;
; 1.301  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.040      ; 6.566      ;
; 1.482  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.359      ; 7.066      ;
; 1.567  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.091      ; 6.883      ;
; 1.654  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.007      ; 7.386      ;
; 1.654  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.007      ; 7.386      ;
; 1.690  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.021      ; 7.436      ;
; 1.704  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.008      ; 7.437      ;
; 1.712  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.013      ; 7.450      ;
; 1.737  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.003      ; 7.465      ;
; 1.737  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.003      ; 7.465      ;
; 1.811  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.753      ; 4.289      ;
; 1.845  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.871      ; 5.911      ;
; 1.847  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.871      ; 6.183      ;
; 1.889  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 5.040      ; 6.654      ;
; 1.965  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.359      ; 7.549      ;
; 1.985  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 6.005      ; 7.715      ;
; 1.989  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.871      ; 6.085      ;
; 2.028  ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.105      ; 7.358      ;
; 2.049  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.871      ; 5.635      ;
; 2.108  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.359      ; 7.692      ;
; 2.345  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.091      ; 7.661      ;
; 2.369  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.359      ; 7.953      ;
; 2.414  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.485      ; 4.624      ;
; 2.442  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.871      ; 6.038      ;
; 2.529  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 5.359      ; 8.113      ;
; 2.980  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.753      ; 5.458      ;
; 3.061  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.871      ; 6.897      ;
; 3.183  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.753      ; 5.661      ;
; 3.326  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.753      ; 5.804      ;
; 3.509  ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.499      ; 5.733      ;
; 3.587  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.753      ; 6.065      ;
; 3.963  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.485      ; 6.173      ;
; 4.037  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.485      ; 6.247      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'                                                                        ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.340 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.117      ; 2.807      ;
; -0.339 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.119      ; 2.810      ;
; -0.339 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.122      ; 2.813      ;
; -0.339 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.120      ; 2.811      ;
; -0.338 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.121      ; 2.813      ;
; -0.337 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.123      ; 2.816      ;
; -0.337 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.123      ; 2.816      ;
; -0.332 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 3.088      ; 2.786      ;
; -0.004 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.088      ; 2.614      ;
; 0.012  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.117      ; 2.659      ;
; 0.013  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.119      ; 2.662      ;
; 0.013  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.120      ; 2.663      ;
; 0.014  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.122      ; 2.666      ;
; 0.014  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.121      ; 2.665      ;
; 0.016  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.123      ; 2.669      ;
; 0.016  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 3.123      ; 2.669      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                         ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.213 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.079      ; 3.091      ;
; -0.147 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.083      ; 3.161      ;
; -0.147 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.083      ; 3.161      ;
; -0.147 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.083      ; 3.161      ;
; -0.049 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 3.248      ;
; -0.049 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 3.248      ;
; -0.049 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 3.248      ;
; -0.049 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 3.248      ;
; -0.049 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 3.248      ;
; -0.049 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.072      ; 3.248      ;
; 0.432  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.083      ; 3.240      ;
; 0.432  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.083      ; 3.240      ;
; 0.432  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.083      ; 3.240      ;
; 0.523  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.072      ; 3.320      ;
; 0.523  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.072      ; 3.320      ;
; 0.523  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.072      ; 3.320      ;
; 0.523  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.072      ; 3.320      ;
; 0.523  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.072      ; 3.320      ;
; 0.523  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.072      ; 3.320      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.079      ; 3.330      ;
; 2.695  ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.079      ; 5.999      ;
; 2.722  ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.070      ; 2.987      ;
; 3.028  ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.051      ; 6.304      ;
; 3.029  ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 3.266      ;
; 3.302  ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.079      ; 6.106      ;
; 3.346  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.071      ; 6.642      ;
; 3.346  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 3.071      ; 6.642      ;
; 3.609  ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.051      ; 6.385      ;
; 4.640  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.071      ; 7.436      ;
; 4.640  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 3.071      ; 7.436      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; 0.936 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; -0.500       ; 3.528      ; 4.429      ;
; 0.958 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.000        ; 3.528      ; 4.951      ;
; 1.272 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.410      ; 3.907      ;
; 1.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.410      ; 4.050      ;
; 1.597 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.410      ; 4.232      ;
; 1.676 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.410      ; 4.311      ;
; 1.765 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.410      ; 4.400      ;
; 1.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.142      ; 4.209      ;
; 1.885 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.142      ; 4.252      ;
; 1.957 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.142      ; 4.324      ;
; 2.154 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.156      ; 4.535      ;
; 2.252 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 2.156      ; 4.633      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                                                  ;
+-------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.967 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.021      ; 3.183      ;
; 1.046 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.011      ; 3.252      ;
; 1.046 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.011      ; 3.252      ;
; 1.082 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.292      ;
; 1.166 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.033      ; 3.394      ;
; 1.166 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.033      ; 3.394      ;
; 1.166 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]          ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.033      ; 3.394      ;
; 1.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.034      ; 3.405      ;
; 1.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.034      ; 3.405      ;
; 1.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.034      ; 3.405      ;
; 1.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.034      ; 3.405      ;
; 1.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.034      ; 3.405      ;
; 1.178 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.032      ; 3.405      ;
; 1.178 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.032      ; 3.405      ;
; 1.178 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.032      ; 3.405      ;
; 1.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.035      ; 3.428      ;
; 1.198 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.035      ; 3.428      ;
; 1.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.451      ;
; 1.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.451      ;
; 1.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.451      ;
; 1.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2         ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.451      ;
; 1.241 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.451      ;
; 1.245 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.017      ; 3.457      ;
; 1.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.455      ;
; 1.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.455      ;
; 1.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.455      ;
; 1.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.455      ;
; 1.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.032      ; 3.475      ;
; 1.251 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.045      ; 3.491      ;
; 1.251 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.045      ; 3.491      ;
; 1.251 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2]    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.045      ; 3.491      ;
; 1.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.475      ;
; 1.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.503      ;
; 1.267 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.017      ; 3.479      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.020      ; 3.483      ;
; 1.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.028      ; 3.497      ;
; 1.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.028      ; 3.497      ;
; 1.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.028      ; 3.497      ;
; 1.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[5]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.028      ; 3.497      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.043      ; 3.516      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.027      ; 3.500      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.027      ; 3.500      ;
; 1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.027      ; 3.500      ;
; 1.279 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.488      ;
; 1.279 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.488      ;
; 1.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.029      ; 3.512      ;
; 1.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.029      ; 3.512      ;
; 1.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.029      ; 3.512      ;
; 1.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.029      ; 3.512      ;
; 1.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.029      ; 3.512      ;
; 1.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.499      ;
; 1.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.499      ;
; 1.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate        ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.499      ;
; 1.290 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.499      ;
; 1.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.505      ;
; 1.294 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.505      ;
; 1.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.013      ; 3.503      ;
; 1.295 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.013      ; 3.503      ;
; 1.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.015      ; 3.506      ;
; 1.302 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.016      ; 3.513      ;
; 1.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.021      ; 3.526      ;
; 1.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.021      ; 3.526      ;
; 1.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.021      ; 3.526      ;
; 1.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.034      ; 3.539      ;
; 1.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.021      ; 3.526      ;
; 1.310 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.021      ; 3.526      ;
; 1.311 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.289      ; 3.795      ;
; 1.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.521      ;
; 1.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.521      ;
; 1.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r       ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.014      ; 3.521      ;
; 1.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.022      ; 3.544      ;
; 1.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.022      ; 3.544      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.036      ; 3.567      ;
; 1.361 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.006      ; 3.562      ;
; 1.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.605      ;
; 1.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.044      ; 3.605      ;
; 1.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.279      ; 3.864      ;
; 1.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.279      ; 3.864      ;
; 1.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]             ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.035      ; 3.634      ;
; 1.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.035      ; 3.634      ;
; 1.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]               ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.051      ; 3.650      ;
; 1.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3]            ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 0.000        ; 2.035      ; 3.634      ;
+-------+------------------------------------------+------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; 1.145 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.399      ; 3.759      ;
; 1.365 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 2.399      ; 3.979      ;
; 1.642 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.399      ; 3.756      ;
; 1.898 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 2.399      ; 4.012      ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK_50'                                                                                                ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.512 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.421      ; 4.158      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.559 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.415      ; 4.199      ;
; 1.665 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.426      ; 4.316      ;
; 1.665 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.426      ; 4.316      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.666 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.414      ; 4.305      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.667 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.311      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.703 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.419      ; 4.347      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.774 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 2.407      ; 4.406      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 1.990 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.421      ; 4.136      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.012 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.414      ; 4.151      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.028 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.172      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.040 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.419      ; 4.184      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.064 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.415      ; 4.204      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.149 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.407      ; 4.281      ;
; 2.177 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.426      ; 4.328      ;
; 2.177 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 2.426      ; 4.328      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|9 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|8 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|7 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|6 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|5 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.184 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.073      ; 2.452      ;
; 2.364 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.071      ; 2.630      ;
; 2.364 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.071      ; 2.630      ;
; 2.364 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.071      ; 2.630      ;
; 2.364 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.071      ; 2.630      ;
; 2.364 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.071      ; 2.630      ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.940 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.047      ; 2.182      ;
; 1.943 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.044      ; 2.182      ;
; 2.566 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.383      ; 5.164      ;
; 2.566 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.383      ; 5.164      ;
; 3.113 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.383      ; 5.211      ;
; 3.113 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.383      ; 5.211      ;
; 3.369 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.048      ; 3.612      ;
; 3.373 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.044      ; 3.612      ;
; 3.881 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.558      ; 6.654      ;
; 3.881 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 2.558      ; 6.654      ;
; 4.293 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.558      ; 6.566      ;
; 4.293 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 2.558      ; 6.566      ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -5.409 ; -1440.353     ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.901 ; -110.457      ;
; CLK_50                                                                                           ; -1.863 ; -642.504      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.647 ; -2.027        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.483 ; -48.149       ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -0.848 ; -6.120        ;
; FPGA_UART_8255_SELECT-                                                                           ; -0.710 ; -0.895        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -0.486 ; -13.014       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.105 ; -0.186        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.004 ; -0.004        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; 0.190  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 48.453 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|cpuClock                                                                      ; -0.261 ; -0.471        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -0.215 ; -2.860        ;
; CLK_50                                                                                           ; -0.114 ; -2.410        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; 0.016  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0.017  ; 0.000         ;
; FPGA_SPI_I2C_PORTS-                                                                              ; 0.054  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0.205  ; 0.000         ;
; FPGA_UART_8255_SELECT-                                                                           ; 0.225  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.278  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 0.292  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.293  ; 0.000         ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 0.338  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -2.479 ; -32.855       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -2.271 ; -7.884        ;
; Microcomputer:inst|cpuClock                                                                      ; -2.257 ; -268.792      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.684 ; -5.332        ;
; FPGA_INTERFACE_PORTS-                                                                            ; -1.353 ; -2.766        ;
; FPGA_UART_8255_SELECT-                                                                           ; -1.295 ; -21.738       ;
; CLK_50                                                                                           ; -1.123 ; -43.985       ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -0.958 ; -0.958        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.829 ; -56.188       ;
; FPGA_BOARD_RESET-                                                                                ; -0.744 ; -0.744        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.640 ; -4.789        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -0.484 ; -15.491       ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; -0.294 ; -9.159        ;
; FPGA_UART_8255_SELECT-                                                                           ; -0.265 ; -5.858        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -0.166 ; -1.302        ;
; FPGA_INTERFACE_PORTS-                                                                            ; -0.042 ; -0.156        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0.104  ; 0.000         ;
; FPGA_BOARD_RESET-                                                                                ; 0.342  ; 0.000         ;
; Microcomputer:inst|cpuClock                                                                      ; 0.448  ; 0.000         ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 0.512  ; 0.000         ;
; CLK_50                                                                                           ; 0.563  ; 0.000         ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.928  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                           ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; FPGA_S100_SERIAL_PORTS-                                                                          ; -3.000  ; -30.069       ;
; FPGA_INTERFACE_PORTS-                                                                            ; -3.000  ; -22.813       ;
; FPGA_UART_8255_SELECT-                                                                           ; -3.000  ; -13.841       ;
; FPGA_SPI_I2C_PORTS-                                                                              ; -3.000  ; -6.507        ;
; FPGA_BOARD_RESET-                                                                                ; -3.000  ; -4.577        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -1.666  ; -69.406       ;
; Microcomputer:inst|cpuClock                                                                      ; -1.000  ; -346.000      ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -1.000  ; -80.000       ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -1.000  ; -34.000       ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.000  ; -11.000       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -1.000  ; -4.000        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; -1.000  ; -1.000        ;
; CLK_50                                                                                           ; 9.200   ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 24.797  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 249.798 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|cpuClock'                                                                                                                                                                  ;
+--------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -5.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.280      ;
; -5.384 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.543      ;
; -5.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.530      ;
; -5.372 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.517      ;
; -5.370 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.516      ;
; -5.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.512      ;
; -5.355 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.501      ;
; -5.351 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.222      ;
; -5.347 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.218      ;
; -5.345 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.216      ;
; -5.344 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.215      ;
; -5.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.485      ;
; -5.330 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.478      ;
; -5.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.486      ;
; -5.321 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.115     ; 5.193      ;
; -5.318 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.175      ; 6.480      ;
; -5.309 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.115     ; 5.181      ;
; -5.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.122     ; 5.171      ;
; -5.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[2][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.448      ;
; -5.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|IncDecZ                  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.163      ; 6.451      ;
; -5.300 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.171      ;
; -5.299 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]                    ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -0.882     ; 5.404      ;
; -5.299 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.175      ; 6.461      ;
; -5.298 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.170      ; 6.455      ;
; -5.297 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.168      ;
; -5.296 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.442      ;
; -5.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.164      ;
; -5.293 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.122     ; 5.158      ;
; -5.292 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.115     ; 5.164      ;
; -5.288 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.159      ;
; -5.282 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.441      ;
; -5.281 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.184      ; 6.452      ;
; -5.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.428      ;
; -5.280 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.115     ; 5.152      ;
; -5.277 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.423      ;
; -5.276 ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.147      ;
; -5.275 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.434      ;
; -5.275 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.434      ;
; -5.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.421      ;
; -5.273 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.421      ;
; -5.272 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.173      ; 6.432      ;
; -5.271 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.417      ;
; -5.270 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.419      ;
; -5.270 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.415      ;
; -5.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.414      ;
; -5.268 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.414      ;
; -5.267 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.181      ; 6.435      ;
; -5.265 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.170      ; 6.422      ;
; -5.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.410      ;
; -5.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.408      ;
; -5.263 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.408      ;
; -5.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.407      ;
; -5.261 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.407      ;
; -5.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[6][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.408      ;
; -5.260 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.406      ;
; -5.258 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.405      ;
; -5.257 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.403      ;
; -5.257 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.403      ;
; -5.255 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][7] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.409      ;
; -5.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.401      ;
; -5.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.399      ;
; -5.253 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][5] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.168      ; 6.408      ;
; -5.251 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.143      ; 6.381      ;
; -5.249 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][0] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.168      ; 6.404      ;
; -5.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.392      ;
; -5.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.392      ;
; -5.243 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.160      ; 6.390      ;
; -5.242 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.113      ;
; -5.240 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.122     ; 5.105      ;
; -5.239 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.110      ;
; -5.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.109      ;
; -5.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.383      ;
; -5.238 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.168      ; 6.393      ;
; -5.236 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.107      ;
; -5.235 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.106      ;
; -5.235 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.106      ;
; -5.235 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.106      ;
; -5.233 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.104      ;
; -5.232 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[0][3] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.377      ;
; -5.232 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.103      ;
; -5.231 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][4] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.376      ;
; -5.231 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.376      ;
; -5.231 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.102      ;
; -5.231 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.376      ;
; -5.229 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.100      ;
; -5.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.374      ;
; -5.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.116     ; 5.099      ;
; -5.228 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.376      ;
; -5.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[2][1] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.159      ; 6.371      ;
; -5.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.384      ;
; -5.223 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[0][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.167      ; 6.377      ;
; -5.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[4][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.158      ; 6.367      ;
; -5.222 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH[5][2] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.184      ; 6.393      ;
; -5.221 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.369      ;
; -5.221 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.161      ; 6.369      ;
; -5.220 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]                     ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; -1.115     ; 5.092      ;
; -5.218 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[4][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.162      ; 6.367      ;
; -5.218 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.377      ;
; -5.218 ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]     ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[1][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.172      ; 6.377      ;
; -5.216 ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]      ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[6][6] ; Microcomputer:inst|cpuClock ; Microcomputer:inst|cpuClock ; 1.000        ; 0.175      ; 6.378      ;
+--------+-----------------------------------------------+--------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.901 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.844      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.900 ; spi_16bit_master:inst74|count[16]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.843      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.899 ; spi_16bit_master:inst74|count[14]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.842      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.881 ; spi_16bit_master:inst74|count[26]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.824      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.879 ; spi_16bit_master:inst74|count[30]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.822      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.876 ; spi_16bit_master:inst74|count[18]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.819      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.873 ; spi_16bit_master:inst74|count[17]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.816      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.871 ; spi_16bit_master:inst74|count[27]     ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.814      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.840 ; spi_16bit_master:inst74|count[9]      ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.783      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.839 ; spi_16bit_master:inst74|count[4]      ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.048     ; 2.778      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.836 ; spi_16bit_master:inst74|clk_ratio[31] ; spi_16bit_master:inst74|tx_buffer[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.779      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.821 ; spi_16bit_master:inst74|count[31]     ; spi_16bit_master:inst74|tx_buffer[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.056     ; 2.752      ;
; -1.820 ; spi_16bit_master:inst74|count[12]     ; spi_16bit_master:inst74|tx_buffer[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.763      ;
; -1.820 ; spi_16bit_master:inst74|count[12]     ; spi_16bit_master:inst74|tx_buffer[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.763      ;
; -1.820 ; spi_16bit_master:inst74|count[12]     ; spi_16bit_master:inst74|tx_buffer[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.763      ;
; -1.820 ; spi_16bit_master:inst74|count[12]     ; spi_16bit_master:inst74|tx_buffer[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.763      ;
; -1.820 ; spi_16bit_master:inst74|count[12]     ; spi_16bit_master:inst74|tx_buffer[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.044     ; 2.763      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50'                                                                                                                                                                                                                    ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                       ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.863 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a1~porta_datain_reg0 ; Microcomputer:inst|cpuClock ; CLK_50      ; 1.000        ; -0.352     ; 2.510      ;
; -1.712 ; FPGA_BOARD_RESET-                         ; uart:325|rx_countdown[4]                                                                                      ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.067      ; 3.256      ;
; -1.705 ; FPGA_BOARD_RESET-                         ; uart:325|rx_countdown[3]                                                                                      ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.067      ; 3.249      ;
; -1.705 ; FPGA_BOARD_RESET-                         ; uart:325|rx_countdown[0]                                                                                      ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.067      ; 3.249      ;
; -1.703 ; FPGA_BOARD_RESET-                         ; uart:325|rx_countdown[5]                                                                                      ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.067      ; 3.247      ;
; -1.490 ; FPGA_BOARD_RESET-                         ; uart:325|recv_state.RX_READ_BITS                                                                              ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.067      ; 3.034      ;
; -1.454 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_datain_reg0 ; Microcomputer:inst|cpuClock ; CLK_50      ; 1.000        ; -0.370     ; 2.083      ;
; -1.451 ; FPGA_BOARD_RESET-                         ; uart:325|recv_state.RX_CHECK_START                                                                            ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.994      ;
; -1.442 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[3]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.995      ;
; -1.435 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[6]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.988      ;
; -1.435 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.989      ;
; -1.421 ; FPGA_BOARD_RESET-                         ; uart:325|rx_countdown[2]                                                                                      ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.964      ;
; -1.417 ; FPGA_BOARD_RESET-                         ; uart:325|rx_bits_remaining[2]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.960      ;
; -1.417 ; FPGA_BOARD_RESET-                         ; uart:inst106|rx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.968      ;
; -1.417 ; FPGA_BOARD_RESET-                         ; uart:inst106|rx_countdown[5]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.968      ;
; -1.415 ; FPGA_BOARD_RESET-                         ; uart:inst106|rx_countdown[4]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.966      ;
; -1.409 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[10]                                                                               ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.962      ;
; -1.408 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[3]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.961      ;
; -1.407 ; FPGA_BOARD_RESET-                         ; uart:325|tx_bits_remaining[3]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.958      ;
; -1.407 ; FPGA_BOARD_RESET-                         ; uart:325|tx_state.TX_DELAY_RESTART                                                                            ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.075      ; 2.959      ;
; -1.407 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[9]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.960      ;
; -1.402 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a7~porta_datain_reg0 ; Microcomputer:inst|cpuClock ; CLK_50      ; 1.000        ; -0.370     ; 2.031      ;
; -1.395 ; FPGA_BOARD_RESET-                         ; uart:325|tx_bits_remaining[0]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.946      ;
; -1.395 ; FPGA_BOARD_RESET-                         ; uart:325|tx_bits_remaining[2]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.946      ;
; -1.393 ; FPGA_BOARD_RESET-                         ; uart:325|rx_countdown[1]                                                                                      ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.936      ;
; -1.384 ; FPGA_BOARD_RESET-                         ; uart:inst14|recv_state.RX_CHECK_START                                                                         ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.085      ; 2.946      ;
; -1.382 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[7]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.075      ; 2.934      ;
; -1.379 ; FPGA_BOARD_RESET-                         ; uart:325|tx_out                                                                                               ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.075      ; 2.931      ;
; -1.377 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[5]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.075      ; 2.929      ;
; -1.377 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[2]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.933      ;
; -1.377 ; FPGA_BOARD_RESET-                         ; uart:inst106|rx_countdown[0]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.072      ; 2.926      ;
; -1.375 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[1]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.931      ;
; -1.375 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[8]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.931      ;
; -1.374 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[4]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.930      ;
; -1.374 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[10]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.930      ;
; -1.373 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[0]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.929      ;
; -1.372 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[7]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.075      ; 2.924      ;
; -1.372 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[5]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.928      ;
; -1.371 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_state.TX_IDLE                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.081      ; 2.929      ;
; -1.371 ; FPGA_BOARD_RESET-                         ; uart:inst90|tx_clk_divider[3]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.079      ; 2.927      ;
; -1.368 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[0]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.921      ;
; -1.368 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[6]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.921      ;
; -1.367 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[1]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.920      ;
; -1.367 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[2]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.920      ;
; -1.367 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[4]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.920      ;
; -1.367 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[5]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.920      ;
; -1.367 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[7]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.920      ;
; -1.367 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_clk_divider[8]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.920      ;
; -1.365 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15] ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a2~porta_we_reg      ; Microcomputer:inst|cpuClock ; CLK_50      ; 1.000        ; 0.484      ; 2.848      ;
; -1.365 ; FPGA_BOARD_RESET-                         ; uart:325|rx_bits_remaining[0]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.908      ;
; -1.365 ; FPGA_BOARD_RESET-                         ; uart:325|rx_bits_remaining[3]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.908      ;
; -1.365 ; FPGA_BOARD_RESET-                         ; uart:325|rx_bits_remaining[1]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.066      ; 2.908      ;
; -1.361 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_state.TX_DELAY_RESTART                                                                        ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.081      ; 2.919      ;
; -1.359 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[1]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.912      ;
; -1.357 ; FPGA_BOARD_RESET-                         ; uart:325|tx_state.TX_SENDING                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.075      ; 2.909      ;
; -1.357 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[9]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.910      ;
; -1.357 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|rx_bits_remaining[2]                                                                          ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.083      ; 2.917      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[6]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[7]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[0]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[1]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[2]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[3]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[4]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:325|rx_data[5]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.058      ; 2.891      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[10]                                                                               ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.909      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; uart:inst120|rx_countdown[0]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.910      ;
; -1.356 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|recv_state.RX_READ_BITS                                                                       ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.083      ; 2.916      ;
; -1.355 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[0]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.908      ;
; -1.355 ; FPGA_BOARD_RESET-                         ; uart:inst13|tx_state.TX_DELAY_RESTART                                                                         ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.085      ; 2.917      ;
; -1.355 ; FPGA_BOARD_RESET-                         ; uart:inst120|rx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.909      ;
; -1.354 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_clk_divider[8]                                                                                ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.907      ;
; -1.354 ; FPGA_BOARD_RESET-                         ; uart:inst106|recv_state.RX_CHECK_START                                                                        ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.072      ; 2.903      ;
; -1.353 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_state.TX_SENDING                                                                              ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.081      ; 2.911      ;
; -1.352 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15] ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a6~porta_we_reg      ; Microcomputer:inst|cpuClock ; CLK_50      ; 1.000        ; 0.476      ; 2.827      ;
; -1.352 ; FPGA_BOARD_RESET-                         ; uart:325|tx_state.TX_IDLE                                                                                     ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.065      ; 2.894      ;
; -1.352 ; FPGA_BOARD_RESET-                         ; uart:inst120|rx_countdown[4]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.906      ;
; -1.352 ; FPGA_BOARD_RESET-                         ; uart:inst120|rx_countdown[5]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.906      ;
; -1.351 ; FPGA_BOARD_RESET-                         ; uart:inst106|rx_countdown[2]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.072      ; 2.900      ;
; -1.350 ; FPGA_BOARD_RESET-                         ; uart:inst120|rx_countdown[2]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.904      ;
; -1.346 ; FPGA_BOARD_RESET-                         ; uart:inst120|tx_countdown[2]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.900      ;
; -1.344 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_countdown[3]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.068      ; 2.889      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[0]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[1]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[2]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[3]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[4]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[5]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:325|tx_data[6]                                                                                           ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.074      ; 2.894      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|tx_clk_divider[9]                                                                             ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.897      ;
; -1.343 ; FPGA_BOARD_RESET-                         ; uart:inst90|rx_clk_divider[4]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.078      ; 2.898      ;
; -1.342 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|tx_clk_divider[7]                                                                             ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.896      ;
; -1.341 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|tx_clk_divider[5]                                                                             ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.895      ;
; -1.340 ; FPGA_BOARD_RESET-                         ; uart:inst106|tx_countdown[2]                                                                                  ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.068      ; 2.885      ;
; -1.340 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|tx_clk_divider[3]                                                                             ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.894      ;
; -1.336 ; FPGA_BOARD_RESET-                         ; uart:inst13|tx_clk_divider[4]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.076      ; 2.889      ;
; -1.335 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15] ; LOCAL_RAM:inst6|altsyncram:altsyncram_component|altsyncram_lhf1:auto_generated|ram_block1a0~porta_we_reg      ; Microcomputer:inst|cpuClock ; CLK_50      ; 1.000        ; 0.477      ; 2.811      ;
; -1.335 ; FPGA_BOARD_RESET-                         ; uart:inst90|rx_clk_divider[3]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.078      ; 2.890      ;
; -1.335 ; FPGA_BOARD_RESET-                         ; uart:inst90|rx_clk_divider[9]                                                                                 ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.078      ; 2.890      ;
; -1.333 ; FPGA_BOARD_RESET-                         ; WIFI_uart:inst1|tx_clk_divider[6]                                                                             ; FPGA_BOARD_RESET-           ; CLK_50      ; 0.500        ; 1.077      ; 2.887      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.647 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; -1.757     ; 0.377      ;
; -0.380 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.990     ; 0.387      ;
; 0.544  ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.025     ; 0.438      ;
; 0.546  ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.024     ; 0.437      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                     ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.483 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.258     ; 1.034      ;
; -1.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.190     ; 1.220      ;
; -1.388 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.155     ; 1.268      ;
; -1.385 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.181     ; 1.216      ;
; -1.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.185     ; 1.129      ;
; -1.379 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.259     ; 0.942      ;
; -1.328 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.146     ; 1.217      ;
; -1.274 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.227     ; 1.142      ;
; -1.264 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.099     ; 1.158      ;
; -1.248 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.030      ; 1.227      ;
; -1.225 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.151     ; 1.107      ;
; -1.208 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.772     ; 0.444      ;
; -1.206 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.771     ; 0.444      ;
; -1.179 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.150     ; 1.061      ;
; -1.176 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.150     ; 1.061      ;
; -1.173 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.183     ; 0.926      ;
; -1.167 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.031      ; 1.226      ;
; -1.163 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.248     ; 0.992      ;
; -1.153 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.087     ; 1.149      ;
; -1.147 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.185     ; 0.973      ;
; -1.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.032      ; 1.190      ;
; -1.085 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.181     ; 0.916      ;
; -1.076 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.183     ; 0.905      ;
; -1.067 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.031      ; 1.128      ;
; -1.066 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.154     ; 0.947      ;
; -1.022 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.260     ; 0.923      ;
; -1.017 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.039      ; 1.087      ;
; -0.996 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.032      ; 1.058      ;
; -0.960 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.032      ; 1.022      ;
; -0.949 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.091     ; 0.947      ;
; -0.903 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.194     ; 0.792      ;
; -0.867 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.015      ; 0.973      ;
; -0.678 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.310      ; 1.003      ;
; -0.654 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.225     ; 0.518      ;
; -0.624 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.081     ; 0.703      ;
; -0.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.082     ; 0.696      ;
; -0.574 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.006      ; 0.681      ;
; -0.550 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.050      ; 0.701      ;
; -0.545 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.093     ; 0.522      ;
; -0.534 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.477     ; 0.704      ;
; -0.531 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.187     ; 0.505      ;
; -0.523 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.078     ; 0.606      ;
; -0.482 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.019      ; 0.590      ;
; -0.440 ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.079     ; 0.300      ;
; -0.435 ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.070     ; 0.300      ;
; -0.379 ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.081     ; 0.300      ;
; -0.367 ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.072     ; 0.300      ;
; -0.294 ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.077     ; 0.300      ;
; -0.292 ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.072     ; 0.300      ;
; -0.292 ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.071     ; 0.300      ;
; -0.291 ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.070     ; 0.300      ;
; -0.193 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.485     ; 0.300      ;
; -0.191 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.485     ; 0.300      ;
; -0.130 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.837      ; 1.954      ;
; -0.109 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.398     ; 0.300      ;
; -0.109 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.399     ; 0.300      ;
; -0.109 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.398     ; 0.300      ;
; -0.108 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.398     ; 0.300      ;
; -0.108 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.398     ; 0.300      ;
; -0.107 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; -0.397     ; 0.300      ;
; -0.095 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.829      ; 1.911      ;
; -0.094 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.831      ; 1.912      ;
; -0.087 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.820      ; 1.894      ;
; -0.050 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.817      ; 1.854      ;
; -0.049 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.839      ; 1.875      ;
; -0.035 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.816      ; 1.838      ;
; -0.009 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.817      ; 1.813      ;
; 0.127  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.009      ; 0.869      ;
; 0.284  ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.445      ; 1.304      ;
; 0.325  ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.386      ; 1.141      ;
; 0.378  ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.386      ; 1.088      ;
; 0.387  ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.388      ; 1.081      ;
; 0.457  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.016      ; 0.546      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.848  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 1.138      ;
; -0.784  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 1.074      ;
; -0.780  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 1.070      ;
; -0.716  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 1.006      ;
; -0.712  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 1.002      ;
; -0.648  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 0.938      ;
; -0.644  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 0.934      ;
; -0.580  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 0.870      ;
; -0.408  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 0.698      ;
; -0.399  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.252     ; 0.699      ;
; -0.313  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 1.103      ;
; -0.309  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 1.099      ;
; -0.245  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 1.035      ;
; -0.241  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 1.031      ;
; -0.177  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 0.967      ;
; -0.173  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 0.963      ;
; -0.109  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 0.899      ;
; -0.105  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 0.895      ;
; 0.158   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 0.642      ;
; 0.173   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.252     ; 0.617      ;
; 498.651 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.300      ;
; 498.699 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.252      ;
; 498.715 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.236      ;
; 498.719 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.232      ;
; 498.724 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.227      ;
; 498.729 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.222      ;
; 498.767 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.184      ;
; 498.768 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.183      ;
; 498.783 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.168      ;
; 498.787 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.164      ;
; 498.788 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.163      ;
; 498.791 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.160      ;
; 498.792 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.159      ;
; 498.797 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.154      ;
; 498.797 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.154      ;
; 498.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.116      ;
; 498.835 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.116      ;
; 498.836 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.115      ;
; 498.851 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.100      ;
; 498.855 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.096      ;
; 498.855 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.096      ;
; 498.856 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.095      ;
; 498.859 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.092      ;
; 498.860 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.091      ;
; 498.860 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.091      ;
; 498.865 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.086      ;
; 498.865 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.086      ;
; 498.865 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.086      ;
; 498.903 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.048      ;
; 498.903 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.048      ;
; 498.904 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.047      ;
; 498.904 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.047      ;
; 498.919 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.032      ;
; 498.923 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.028      ;
; 498.923 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.028      ;
; 498.923 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.028      ;
; 498.924 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.027      ;
; 498.924 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.027      ;
; 498.927 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.024      ;
; 498.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.023      ;
; 498.928 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.023      ;
; 498.933 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.018      ;
; 498.933 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.018      ;
; 498.933 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.018      ;
; 498.934 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.017      ;
; 498.971 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.980      ;
; 498.971 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.980      ;
; 498.972 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.979      ;
; 498.972 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.979      ;
; 498.987 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.964      ;
; 498.987 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.964      ;
; 498.991 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.960      ;
; 498.991 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.960      ;
; 498.991 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.960      ;
; 498.992 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.959      ;
; 498.992 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.959      ;
; 498.994 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.957      ;
; 498.995 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.956      ;
; 498.996 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.955      ;
; 498.996 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.955      ;
; 499.001 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.950      ;
; 499.001 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.950      ;
; 499.001 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.950      ;
; 499.002 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.949      ;
; 499.039 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.912      ;
; 499.039 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.912      ;
; 499.039 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.912      ;
; 499.040 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.911      ;
; 499.040 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.911      ;
; 499.055 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.896      ;
; 499.055 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.896      ;
; 499.058 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.893      ;
; 499.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.892      ;
; 499.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.892      ;
; 499.059 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.892      ;
; 499.060 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.891      ;
; 499.060 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.891      ;
; 499.062 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.889      ;
; 499.062 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.889      ;
; 499.063 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 0.888      ;
+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; -0.710 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.227     ; 0.300      ;
; -0.045 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.186     ; 0.502      ;
; -0.044 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.120     ; 0.345      ;
; -0.040 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.202     ; 0.336      ;
; -0.035 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.178     ; 0.501      ;
; -0.021 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.190     ; 0.333      ;
; 0.037  ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.120     ; 0.345      ;
; 0.048  ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.231     ; 0.300      ;
; 0.050  ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.230     ; 0.300      ;
; 0.051  ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.121     ; 0.327      ;
; 0.051  ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.228     ; 0.300      ;
; 0.054  ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.226     ; 0.300      ;
; 0.054  ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.225     ; 0.300      ;
; 0.055  ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.225     ; 0.300      ;
; 0.097  ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.001     ; 0.481      ;
; 0.136  ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.087      ; 0.594      ;
; 0.212  ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.067     ; 0.300      ;
; 0.213  ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.066     ; 0.300      ;
; 0.213  ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.067     ; 0.300      ;
; 0.214  ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.067     ; 0.300      ;
; 0.214  ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.066     ; 0.300      ;
; 0.215  ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.065     ; 0.300      ;
; 0.215  ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 1.000        ; -0.065     ; 0.300      ;
+--------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; -0.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.469      ; 2.964      ;
; -0.482 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.461      ; 2.952      ;
; -0.473 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.582      ; 3.064      ;
; -0.472 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.585      ; 3.066      ;
; -0.469 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.461      ; 2.939      ;
; -0.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.929      ;
; -0.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.583      ; 3.052      ;
; -0.454 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.575      ; 3.038      ;
; -0.450 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.571      ; 3.030      ;
; -0.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.585      ; 3.038      ;
; -0.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.572      ; 3.023      ;
; -0.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.468      ; 2.910      ;
; -0.427 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.467      ; 2.903      ;
; -0.423 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.467      ; 2.899      ;
; -0.418 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.460      ; 2.887      ;
; -0.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.468      ; 2.893      ;
; -0.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.495      ; 1.920      ;
; -0.416 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.586      ; 3.011      ;
; -0.414 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.466      ; 2.889      ;
; -0.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.571      ; 2.990      ;
; -0.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.567      ; 2.986      ;
; -0.405 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.461      ; 2.875      ;
; -0.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.571      ; 2.984      ;
; -0.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.468      ; 2.881      ;
; -0.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.460      ; 2.872      ;
; -0.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.465      ; 2.877      ;
; -0.399 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.466      ; 2.874      ;
; -0.396 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.468      ; 2.873      ;
; -0.394 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.570      ; 2.973      ;
; -0.394 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.490      ; 1.893      ;
; -0.393 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.465      ; 2.867      ;
; -0.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.460      ; 2.861      ;
; -0.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.462      ; 2.863      ;
; -0.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.567      ; 2.966      ;
; -0.389 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.579      ; 2.977      ;
; -0.388 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.473      ; 2.870      ;
; -0.385 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.462      ; 2.856      ;
; -0.384 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.472      ; 2.865      ;
; -0.384 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.468      ; 2.861      ;
; -0.379 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.498      ; 1.886      ;
; -0.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.459      ; 2.843      ;
; -0.374 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.490      ; 1.873      ;
; -0.373 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.467      ; 2.849      ;
; -0.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.454      ; 2.832      ;
; -0.369 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.485      ; 1.863      ;
; -0.367 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.497      ; 1.873      ;
; -0.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.566      ; 2.941      ;
; -0.366 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.832      ;
; -0.365 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.469      ; 2.843      ;
; -0.365 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.496      ; 1.870      ;
; -0.362 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.466      ; 2.837      ;
; -0.359 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.498      ; 1.866      ;
; -0.358 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.567      ; 2.934      ;
; -0.358 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.569      ; 2.936      ;
; -0.356 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.495      ; 1.860      ;
; -0.355 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.468      ; 2.832      ;
; -0.355 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.486      ; 1.850      ;
; -0.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.467      ; 2.830      ;
; -0.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.460      ; 2.823      ;
; -0.353 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.497      ; 1.859      ;
; -0.351 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.465      ; 2.825      ;
; -0.351 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.461      ; 2.821      ;
; -0.346 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.461      ; 2.816      ;
; -0.343 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.576      ; 2.928      ;
; -0.342 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.582      ; 2.933      ;
; -0.341 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.469      ; 2.819      ;
; -0.341 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.458      ; 2.808      ;
; -0.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.571      ; 2.920      ;
; -0.340 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.465      ; 2.814      ;
; -0.338 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.804      ;
; -0.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.454      ; 2.799      ;
; -0.336 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.578      ; 2.923      ;
; -0.333 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.461      ; 2.803      ;
; -0.330 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.568      ; 2.907      ;
; -0.329 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.460      ; 2.798      ;
; -0.327 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a26~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.564      ; 2.900      ;
; -0.326 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.585      ; 2.920      ;
; -0.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.577      ; 2.909      ;
; -0.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.789      ;
; -0.323 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.567      ; 2.899      ;
; -0.322 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.577      ; 2.908      ;
; -0.321 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.459      ; 2.789      ;
; -0.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a20~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.571      ; 2.900      ;
; -0.320 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.577      ; 2.906      ;
; -0.319 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.475      ; 2.803      ;
; -0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.475      ; 2.800      ;
; -0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.490      ; 1.815      ;
; -0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.487      ; 1.812      ;
; -0.316 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.782      ;
; -0.315 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.578      ; 2.902      ;
; -0.314 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.488      ; 1.811      ;
; -0.314 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.585      ; 2.908      ;
; -0.312 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.778      ;
; -0.311 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.575      ; 2.895      ;
; -0.307 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.576      ; 2.892      ;
; -0.306 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.476      ; 2.791      ;
; -0.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.567      ; 2.881      ;
; -0.303 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 0.489      ; 1.801      ;
; -0.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.459      ; 2.769      ;
; -0.301 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 1.000        ; 1.457      ; 2.767      ;
+--------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; -0.105 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.680      ; 1.284      ;
; -0.040 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.708      ; 1.168      ;
; -0.031 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.557      ; 0.966      ;
; -0.008 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.758      ; 1.344      ;
; -0.001 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.029      ; 0.609      ;
; -0.001 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.290      ; 0.795      ;
; 0.012  ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.710      ; 1.200      ;
; 0.023  ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.030      ; 0.587      ;
; 0.045  ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.062      ; 0.596      ;
; 0.047  ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.171      ; 0.704      ;
; 0.057  ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.457      ; 1.043      ;
; 0.062  ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.553      ; 0.985      ;
; 0.062  ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.707      ; 1.144      ;
; 0.064  ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.540      ; 1.126      ;
; 0.069  ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.707      ; 1.139      ;
; 0.088  ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.503      ; 1.065      ;
; 0.092  ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; -0.048     ; 0.503      ;
; 0.100  ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.708      ; 1.110      ;
; 0.117  ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.171      ; 0.697      ;
; 0.120  ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.057      ; 0.580      ;
; 0.125  ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.024      ; 0.485      ;
; 0.130  ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.184      ; 0.698      ;
; 0.139  ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.299      ; 0.810      ;
; 0.156  ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.553      ; 0.981      ;
; 0.163  ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.554      ; 0.971      ;
; 0.173  ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.405      ; 0.883      ;
; 0.178  ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.802      ; 1.196      ;
; 0.192  ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.557      ; 0.945      ;
; 0.192  ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.557      ; 0.944      ;
; 0.192  ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.801      ; 1.181      ;
; 0.194  ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.364      ; 0.813      ;
; 0.195  ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.708      ; 1.035      ;
; 0.197  ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.556      ; 0.938      ;
; 0.262  ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.062      ; 0.300      ;
; 0.292  ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.012      ; 0.300      ;
; 0.295  ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.016      ; 0.300      ;
; 0.296  ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.013      ; 0.300      ;
; 0.302  ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.020      ; 0.300      ;
; 0.303  ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.024      ; 0.300      ;
; 0.303  ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.023      ; 0.300      ;
; 0.306  ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.022      ; 0.300      ;
; 0.331  ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.507      ; 0.832      ;
; 0.336  ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.056      ; 0.300      ;
; 0.337  ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.057      ; 0.300      ;
; 0.338  ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.059      ; 0.300      ;
; 0.338  ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.058      ; 0.300      ;
; 0.339  ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.060      ; 0.300      ;
; 0.345  ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 0.061      ; 0.300      ;
+--------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.004 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; -0.001     ; 0.480      ;
; 0.483  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.466      ;
; 0.488  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.461      ;
; 0.492  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.457      ;
; 0.498  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.451      ;
; 0.501  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.448      ;
; 0.558  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.391      ;
; 0.559  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.390      ;
; 0.559  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.390      ;
; 0.562  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.387      ;
; 0.563  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.038     ; 0.386      ;
+--------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FPGA_SPI_I2C_PORTS-'                                                                                                                       ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; 0.190 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.194      ; 0.594      ;
; 0.282 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.095      ; 0.300      ;
; 0.295 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.098      ; 0.300      ;
; 0.300 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.099      ; 0.300      ;
; 0.303 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.097      ; 0.300      ;
; 0.308 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.101      ; 0.300      ;
; 0.377 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.097      ; 0.300      ;
; 0.381 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 0.101      ; 0.300      ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 48.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.499      ;
; 48.498 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.454      ;
; 48.517 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.435      ;
; 48.517 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.435      ;
; 48.521 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.431      ;
; 48.527 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.425      ;
; 48.564 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.388      ;
; 48.566 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.386      ;
; 48.581 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.371      ;
; 48.585 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.367      ;
; 48.585 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.367      ;
; 48.585 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.367      ;
; 48.589 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.363      ;
; 48.595 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.357      ;
; 48.595 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.357      ;
; 48.632 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.320      ;
; 48.633 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.319      ;
; 48.634 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.318      ;
; 48.649 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.303      ;
; 48.649 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.303      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.653 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.299      ;
; 48.657 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.295      ;
; 48.662 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.290      ;
; 48.663 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.289      ;
; 48.663 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.289      ;
; 48.700 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.252      ;
; 48.701 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.251      ;
; 48.702 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.250      ;
; 48.702 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.250      ;
; 48.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.235      ;
; 48.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.235      ;
; 48.717 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.235      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.721 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.231      ;
; 48.725 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.227      ;
; 48.730 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.222      ;
; 48.730 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.222      ;
; 48.731 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.221      ;
; 48.731 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.221      ;
; 48.768 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.184      ;
; 48.769 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.183      ;
; 48.769 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.183      ;
; 48.770 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.182      ;
; 48.770 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.182      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.785 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.167      ;
; 48.788 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.789 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.163      ;
; 48.793 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.159      ;
; 48.798 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.154      ;
; 48.798 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.154      ;
; 48.799 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.153      ;
; 48.799 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.153      ;
; 48.799 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.153      ;
; 48.836 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.116      ;
; 48.837 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.115      ;
; 48.837 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.115      ;
; 48.838 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.114      ;
; 48.838 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.114      ;
; 48.838 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.114      ;
; 48.852 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.853 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.099      ;
; 48.855 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.096      ;
; 48.856 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.857 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.095      ;
; 48.860 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.091      ;
; 48.861 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.039     ; 1.087      ;
; 48.866 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.086      ;
; 48.866 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.086      ;
; 48.867 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.085      ;
; 48.867 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.085      ;
; 48.867 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.085      ;
; 48.868 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.084      ;
; 48.904 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.047      ;
; 48.904 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.048      ;
; 48.905 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.047      ;
; 48.905 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.047      ;
; 48.905 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.046      ;
; 48.906 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.046      ;
; 48.906 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.035     ; 1.046      ;
; 48.919 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 50.000       ; -0.036     ; 1.032      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|cpuClock'                                                                                                                                                                              ;
+--------+--------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                      ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -0.261 ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.606      ; 1.554      ;
; -0.210 ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.596      ; 1.595      ;
; 0.043  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 1.846      ;
; 0.046  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.622      ; 1.877      ;
; 0.046  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 1.849      ;
; 0.077  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.613      ; 1.899      ;
; 0.107  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.598      ; 1.914      ;
; 0.112  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.605      ; 1.926      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]    ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF      ; Microcomputer:inst|T80s:cpu1|T80:u0|Halt_FF                  ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]    ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r        ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2     ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2                 ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate    ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]    ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.307      ;
; 0.193  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]    ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.314      ;
; 0.212  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.604      ; 2.025      ;
; 0.216  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.337      ;
; 0.219  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.340      ;
; 0.224  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.611      ; 2.044      ;
; 0.235  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.606      ; 1.550      ;
; 0.252  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.373      ;
; 0.274  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.615      ; 2.098      ;
; 0.278  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.399      ;
; 0.279  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.400      ;
; 0.279  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.400      ;
; 0.279  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.605      ; 2.093      ;
; 0.282  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.403      ;
; 0.287  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.407      ;
; 0.295  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.605      ; 2.109      ;
; 0.297  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.418      ;
; 0.301  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.422      ;
; 0.301  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.422      ;
; 0.302  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.609      ; 2.120      ;
; 0.303  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; -0.500       ; 1.596      ; 1.608      ;
; 0.304  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]                    ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.604      ; 2.119      ;
; 0.307  ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.428      ;
; 0.315  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.435      ;
; 0.317  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.438      ;
; 0.321  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]    ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.441      ;
; 0.321  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.442      ;
; 0.346  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]    ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.467      ;
; 0.351  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.471      ;
; 0.355  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.038      ; 0.477      ;
; 0.356  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]    ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[2]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.477      ;
; 0.357  ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[0]    ; Microcomputer:inst|T80s:cpu1|T80:u0|TState[1]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.478      ;
; 0.364  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.484      ;
; 0.369  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.489      ;
; 0.376  ; Microcomputer:inst|T80s:cpu1|MREQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]                       ; Microcomputer:inst|T80s:cpu1|MREQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.615      ; 2.200      ;
; 0.387  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.033      ; 0.504      ;
; 0.425  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]       ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.545      ;
; 0.432  ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]    ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]                ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.552      ;
; 0.434  ; Microcomputer:inst|T80s:cpu1|IORQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]                       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.622      ; 2.265      ;
; 0.450  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.571      ;
; 0.454  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.575      ;
; 0.458  ; Microcomputer:inst|T80s:cpu1|IORQ_n              ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]                    ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.605      ; 2.272      ;
; 0.463  ; Microcomputer:inst|T80s:cpu1|IORQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]                       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.606      ; 2.278      ;
; 0.464  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.585      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]        ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.041      ; 0.592      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.588      ;
; 0.470  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]  ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.591      ;
; 0.479  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.040      ; 0.603      ;
; 0.501  ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]         ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.621      ;
; 0.502  ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]        ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.622      ;
; 0.504  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate    ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrB_r[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.625      ;
; 0.506  ; Microcomputer:inst|T80s:cpu1|RD_n                ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]                       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.012      ; 1.602      ;
; 0.508  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate    ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrC[2]              ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.629      ;
; 0.513  ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]       ; Microcomputer:inst|T80s:cpu1|T80:u0|I[5]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.633      ;
; 0.515  ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]           ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.047      ; 0.646      ;
; 0.517  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.637      ;
; 0.518  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.638      ;
; 0.520  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.640      ;
; 0.527  ; Microcomputer:inst|T80s:cpu1|IORQ_n              ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]                       ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 2.330      ;
; 0.530  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.650      ;
; 0.530  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.650      ;
; 0.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[6] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][6] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.043      ; 0.660      ;
; 0.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.653      ;
; 0.533  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]         ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.653      ;
; 0.534  ; Microcomputer:inst|T80s:cpu1|T80:u0|BusB[5]      ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]                     ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.030      ; 0.648      ;
; 0.535  ; Microcomputer:inst|T80s:cpu1|T80:u0|RegBusA_r[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL[3][4] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.655      ;
; 0.536  ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind       ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.036      ; 0.656      ;
; 0.539  ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]         ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]                   ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.660      ;
; 0.551  ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate    ; Microcomputer:inst|T80s:cpu1|T80:u0|RegAddrA_r[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.037      ; 0.672      ;
+--------+--------------------------------------------------+--------------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.215 ; spi_16bit_master:inst74|rx_data[3]        ; inst409         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.471      ; 0.276      ;
; -0.215 ; spi_16bit_master:inst74|rx_data[1]        ; inst407         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.471      ; 0.276      ;
; -0.215 ; spi_16bit_master:inst74|rx_data[2]        ; inst408         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.471      ; 0.276      ;
; -0.215 ; spi_16bit_master:inst74|rx_data[5]        ; inst411         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.471      ; 0.276      ;
; -0.214 ; spi_16bit_master:inst74|rx_data[0]        ; inst406         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.470      ; 0.276      ;
; -0.214 ; spi_16bit_master:inst74|rx_data[4]        ; inst410         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.470      ; 0.276      ;
; -0.185 ; spi_16bit_master:inst74|busy              ; inst416         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.775      ; 0.610      ;
; -0.153 ; uart:325|recv_state.RX_RECEIVED           ; inst196         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.549      ; 0.926      ;
; -0.150 ; uart:325|tx_state.TX_IDLE                 ; inst195         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.551      ; 0.931      ;
; -0.124 ; spi_16bit_master:inst74|rx_data[7]        ; inst414         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.380      ; 0.276      ;
; -0.124 ; spi_16bit_master:inst74|rx_data[6]        ; inst413         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.380      ; 0.276      ;
; -0.104 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; 74273:inst76|14 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.570      ; 1.570      ;
; -0.100 ; uart:325|recv_state.RX_ERROR              ; inst201         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.549      ; 0.979      ;
; -0.092 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; 74273:inst76|15 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.570      ; 1.582      ;
; -0.088 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 74273:inst76|18 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.593      ; 1.609      ;
; -0.087 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; 74273:inst76|13 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.573      ; 1.590      ;
; -0.087 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; 74273:inst76|12 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.569      ; 1.586      ;
; -0.080 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.458      ; 0.482      ;
; -0.061 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; 74273:inst76|16 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.585      ; 1.628      ;
; -0.059 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 74273:inst76|17 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.582      ; 1.627      ;
; -0.040 ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; 74273:inst76|19 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.591      ; 1.655      ;
; -0.038 ; uart:325|my_recv_state                    ; inst194         ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.610      ; 1.102      ;
; 0.192  ; uart:325|rx_data[3]                       ; inst170[3]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.554      ; 0.276      ;
; 0.193  ; uart:325|rx_data[0]                       ; inst170[0]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.553      ; 0.276      ;
; 0.193  ; uart:325|rx_data[7]                       ; inst170[7]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.553      ; 0.276      ;
; 0.194  ; uart:325|rx_data[2]                       ; inst170[2]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.552      ; 0.276      ;
; 0.195  ; uart:325|rx_data[5]                       ; inst170[5]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.551      ; 0.276      ;
; 0.196  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.451      ; 0.751      ;
; 0.199  ; uart:325|rx_data[4]                       ; inst170[4]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.547      ; 0.276      ;
; 0.202  ; uart:325|rx_data[1]                       ; inst170[1]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.544      ; 0.276      ;
; 0.204  ; uart:325|rx_data[6]                       ; inst170[6]      ; CLK_50                                                                                          ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.542      ; 0.276      ;
; 0.282  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst334         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.583      ; 0.385      ;
; 0.299  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst541         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.685      ; 0.504      ;
; 0.346  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst532         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.568      ; 0.434      ;
; 0.403  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst402         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.461      ; 0.384      ;
; 0.620  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst439         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.500      ; 0.640      ;
; 0.713  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst542         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.570      ; 0.803      ;
; 0.750  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst231         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.586      ; 0.856      ;
; 0.752  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst440         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.511      ; 0.783      ;
; 0.759  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst443         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.514      ; 0.793      ;
; 0.767  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst441         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.511      ; 0.798      ;
; 0.772  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst265         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.313      ; 0.605      ;
; 0.794  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst249         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.266      ; 0.580      ;
; 0.797  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst445         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.510      ; 0.827      ;
; 0.814  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst251         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.164      ; 0.498      ;
; 0.838  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst533         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.395      ; 0.753      ;
; 0.841  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst279         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.051      ; 0.412      ;
; 0.869  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst237         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.021      ; 0.410      ;
; 0.886  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst544         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.576      ; 0.982      ;
; 0.888  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst276         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.160      ; 0.568      ;
; 0.894  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst158[0]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.381      ; 0.795      ;
; 0.894  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst238         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.161      ; 0.575      ;
; 0.902  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst531         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.396      ; 0.818      ;
; 0.924  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst539         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.406      ; 0.850      ;
; 0.937  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst446         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.510      ; 0.967      ;
; 0.974  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst543         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.397      ; 0.891      ;
; 0.996  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst158[2]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.386      ; 0.902      ;
; 0.999  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst158[4]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.386      ; 0.905      ;
; 1.014  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst444         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.514      ; 1.048      ;
; 1.021  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst158[6]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.385      ; 0.926      ;
; 1.025  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst442         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.504      ; 1.049      ;
; 1.035  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst158[3]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.438      ; 0.993      ;
; 1.098  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst158[1]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.390      ; 1.008      ;
; 1.149  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst158[7]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.306      ; 0.975      ;
; 1.150  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0] ; inst426         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.157      ; 0.827      ;
; 1.151  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst158[5]      ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.381      ; 1.052      ;
; 1.164  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6] ; inst432         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.175      ; 0.859      ;
; 1.201  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4] ; inst430         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.175      ; 0.896      ;
; 1.215  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1] ; inst427         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.182      ; 0.917      ;
; 1.266  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2] ; inst428         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.174      ; 0.960      ;
; 1.314  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[3] ; inst429         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.175      ; 1.009      ;
; 1.345  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[5] ; inst431         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.173      ; 1.038      ;
; 1.350  ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[7] ; inst433         ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 0.175      ; 1.045      ;
+--------+-------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50'                                                                                                              ;
+--------+-------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                  ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+
; -0.114 ; FPGA_BOARD_RESET- ; uart:inst13|rx_countdown[0]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.125      ;
; -0.114 ; FPGA_BOARD_RESET- ; uart:inst13|rx_countdown[5]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.125      ;
; -0.112 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|rx_countdown[0]          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.128      ; 1.130      ;
; -0.111 ; FPGA_BOARD_RESET- ; uart:inst13|rx_countdown[4]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.128      ;
; -0.111 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|rx_countdown[4]          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.128      ; 1.131      ;
; -0.111 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|rx_countdown[5]          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.128      ; 1.131      ;
; -0.102 ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[5]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.138      ;
; -0.102 ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[6]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.138      ;
; -0.093 ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[0]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.148      ;
; -0.093 ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[1]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.148      ;
; -0.093 ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[2]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.148      ;
; -0.078 ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[3]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.163      ;
; -0.052 ; FPGA_BOARD_RESET- ; uart:inst106|tx_bits_remaining[0]        ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.188      ;
; -0.051 ; FPGA_BOARD_RESET- ; uart:inst13|recv_state.RX_IDLE           ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.188      ;
; -0.049 ; FPGA_BOARD_RESET- ; uart:inst120|recv_state.RX_ERROR         ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.121      ; 1.186      ;
; -0.049 ; FPGA_BOARD_RESET- ; uart:inst14|recv_state.RX_IDLE           ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.130      ; 1.195      ;
; -0.048 ; FPGA_BOARD_RESET- ; uart:inst120|tx_bits_remaining[0]        ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.124      ; 1.190      ;
; -0.048 ; FPGA_BOARD_RESET- ; uart:inst13|recv_state.RX_CHECK_STOP     ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.191      ;
; -0.047 ; FPGA_BOARD_RESET- ; uart:inst14|tx_bits_remaining[0]         ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.192      ;
; -0.044 ; FPGA_BOARD_RESET- ; uart:inst106|recv_state.RX_RECEIVED      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.196      ;
; -0.042 ; FPGA_BOARD_RESET- ; uart:inst106|tx_state.TX_SENDING         ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.198      ;
; -0.040 ; FPGA_BOARD_RESET- ; uart:inst14|recv_state.RX_ERROR          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.130      ; 1.204      ;
; -0.039 ; FPGA_BOARD_RESET- ; uart:inst120|rx_countdown[0]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.122      ; 1.197      ;
; -0.039 ; FPGA_BOARD_RESET- ; uart:inst14|recv_state.RX_RECEIVED       ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.130      ; 1.205      ;
; -0.038 ; FPGA_BOARD_RESET- ; uart:inst14|rx_countdown[0]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.199      ;
; -0.037 ; FPGA_BOARD_RESET- ; uart:inst14|tx_state.TX_SENDING          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.129      ; 1.206      ;
; -0.036 ; FPGA_BOARD_RESET- ; uart:inst14|rx_countdown[4]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.201      ;
; -0.035 ; FPGA_BOARD_RESET- ; uart:inst106|my_recv_state               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.117      ; 1.196      ;
; -0.033 ; FPGA_BOARD_RESET- ; uart:inst14|recv_state.RX_CHECK_STOP     ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.130      ; 1.211      ;
; -0.032 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|recv_state.RX_RECEIVED   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.129      ; 1.211      ;
; -0.027 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[5]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.210      ;
; -0.027 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[6]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.210      ;
; -0.027 ; FPGA_BOARD_RESET- ; uart:inst106|recv_state.RX_ERROR         ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.213      ;
; -0.025 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[3]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.212      ;
; -0.025 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|recv_state.RX_CHECK_STOP ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.129      ; 1.218      ;
; -0.024 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[0]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.213      ;
; -0.024 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[1]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.213      ;
; -0.024 ; FPGA_BOARD_RESET- ; uart:inst106|recv_state.RX_IDLE          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.216      ;
; -0.023 ; FPGA_BOARD_RESET- ; uart:inst14|rx_countdown[3]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.214      ;
; -0.023 ; FPGA_BOARD_RESET- ; uart:inst14|rx_countdown[5]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.214      ;
; -0.022 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|recv_state.RX_IDLE       ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.129      ; 1.221      ;
; -0.017 ; FPGA_BOARD_RESET- ; uart:inst90|rx_countdown[3]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.228      ;
; -0.017 ; FPGA_BOARD_RESET- ; uart:inst13|recv_state.RX_ERROR          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.222      ;
; -0.013 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|my_recv_state            ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.129      ; 1.230      ;
; -0.012 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[2]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.225      ;
; -0.012 ; FPGA_BOARD_RESET- ; uart:inst13|my_recv_state                ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.227      ;
; -0.011 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_data[4]               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.226      ;
; -0.011 ; FPGA_BOARD_RESET- ; uart:inst13|rx_countdown[3]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.228      ;
; -0.011 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|recv_state.RX_ERROR      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.130      ; 1.233      ;
; -0.009 ; FPGA_BOARD_RESET- ; uart:inst13|recv_state.RX_RECEIVED       ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.230      ;
; -0.007 ; FPGA_BOARD_RESET- ; uart:inst120|recv_state.RX_RECEIVED      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.124      ; 1.231      ;
; -0.006 ; FPGA_BOARD_RESET- ; uart:325|rx_countdown[3]                 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.111      ; 1.219      ;
; -0.006 ; FPGA_BOARD_RESET- ; uart:inst14|my_recv_state                ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.130      ; 1.238      ;
; -0.004 ; FPGA_BOARD_RESET- ; uart:325|recv_state.RX_CHECK_STOP        ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.111      ; 1.221      ;
; -0.002 ; FPGA_BOARD_RESET- ; uart:325|rx_countdown[0]                 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.111      ; 1.223      ;
; -0.002 ; FPGA_BOARD_RESET- ; uart:325|recv_state.RX_ERROR             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.110      ; 1.222      ;
; -0.002 ; FPGA_BOARD_RESET- ; uart:325|recv_state.RX_IDLE              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.110      ; 1.222      ;
; -0.002 ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_bits_remaining[0]     ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.117      ; 1.229      ;
; -0.001 ; FPGA_BOARD_RESET- ; uart:325|rx_countdown[4]                 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.111      ; 1.224      ;
; -0.001 ; FPGA_BOARD_RESET- ; uart:325|recv_state.RX_RECEIVED          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.110      ; 1.223      ;
; 0.000  ; FPGA_BOARD_RESET- ; uart:325|rx_countdown[5]                 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.111      ; 1.225      ;
; 0.000  ; FPGA_BOARD_RESET- ; uart:inst90|rx_countdown[5]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.245      ;
; 0.003  ; FPGA_BOARD_RESET- ; uart:inst120|recv_state.RX_IDLE          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.124      ; 1.241      ;
; 0.004  ; FPGA_BOARD_RESET- ; uart:inst90|tx_bits_remaining[0]         ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.122      ; 1.240      ;
; 0.004  ; FPGA_BOARD_RESET- ; uart:inst90|rx_countdown[4]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.249      ;
; 0.004  ; FPGA_BOARD_RESET- ; uart:inst90|rx_countdown[0]              ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.249      ;
; 0.007  ; FPGA_BOARD_RESET- ; uart:inst120|my_recv_state               ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.244      ;
; 0.008  ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_state.TX_SENDING      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.249      ;
; 0.008  ; FPGA_BOARD_RESET- ; uart:inst13|tx_bits_remaining[0]         ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.129      ; 1.251      ;
; 0.014  ; FPGA_BOARD_RESET- ; uart:inst120|recv_state.RX_CHECK_STOP    ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.251      ;
; 0.014  ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|rx_countdown[3]          ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.128      ; 1.256      ;
; 0.017  ; FPGA_BOARD_RESET- ; uart:inst106|rx_countdown[3]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.249      ;
; 0.018  ; FPGA_BOARD_RESET- ; uart:inst106|recv_state.RX_CHECK_STOP    ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.250      ;
; 0.021  ; FPGA_BOARD_RESET- ; uart:inst106|rx_countdown[5]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.253      ;
; 0.022  ; FPGA_BOARD_RESET- ; uart:inst90|recv_state.RX_IDLE           ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.267      ;
; 0.024  ; FPGA_BOARD_RESET- ; uart:inst106|rx_countdown[4]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.256      ;
; 0.034  ; FPGA_BOARD_RESET- ; uart:inst120|rx_countdown[4]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.122      ; 1.270      ;
; 0.035  ; FPGA_BOARD_RESET- ; uart:inst120|rx_countdown[5]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.122      ; 1.271      ;
; 0.036  ; FPGA_BOARD_RESET- ; uart:inst120|rx_countdown[3]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.122      ; 1.272      ;
; 0.037  ; FPGA_BOARD_RESET- ; uart:325|tx_bits_remaining[0]            ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.269      ;
; 0.041  ; FPGA_BOARD_RESET- ; uart:inst90|recv_state.RX_CHECK_START    ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.286      ;
; 0.044  ; FPGA_BOARD_RESET- ; uart:325|my_recv_state                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.111      ; 1.269      ;
; 0.052  ; FPGA_BOARD_RESET- ; uart:inst106|rx_countdown[0]             ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.117      ; 1.283      ;
; 0.059  ; FPGA_BOARD_RESET- ; WIFI_uart:inst1|tx_out                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.300      ;
; 0.062  ; FPGA_BOARD_RESET- ; uart:inst106|tx_data[4]                  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.127      ; 1.303      ;
; 0.074  ; FPGA_BOARD_RESET- ; uart:325|tx_data[0]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.307      ;
; 0.075  ; FPGA_BOARD_RESET- ; uart:325|tx_data[1]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.308      ;
; 0.075  ; FPGA_BOARD_RESET- ; uart:325|tx_data[2]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.308      ;
; 0.075  ; FPGA_BOARD_RESET- ; uart:325|tx_data[4]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.308      ;
; 0.076  ; FPGA_BOARD_RESET- ; uart:325|tx_data[5]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.309      ;
; 0.077  ; FPGA_BOARD_RESET- ; uart:325|tx_data[6]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.310      ;
; 0.079  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[5]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.319      ;
; 0.087  ; FPGA_BOARD_RESET- ; uart:inst120|tx_out                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.123      ; 1.324      ;
; 0.089  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[6]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.329      ;
; 0.091  ; FPGA_BOARD_RESET- ; uart:325|tx_data[3]                      ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.119      ; 1.324      ;
; 0.091  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[1]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.331      ;
; 0.092  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[3]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.332      ;
; 0.094  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[2]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.334      ;
; 0.094  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[4]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.334      ;
; 0.103  ; FPGA_BOARD_RESET- ; uart:inst14|tx_data[0]                   ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.343      ;
+--------+-------------------+------------------------------------------+-------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_S100_SERIAL_PORTS-'                                                                                          ;
+-------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node    ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+
; 0.016 ; uart:inst106|rx_data[0]                ; inst317[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.824      ; 0.870      ;
; 0.043 ; WIFI_uart:inst1|rx_data[2]             ; inst228[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.615      ; 0.688      ;
; 0.063 ; uart:inst106|rx_data[1]                ; inst317[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.921      ; 1.014      ;
; 0.074 ; uart:inst106|rx_data[7]                ; inst317[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.922      ; 1.026      ;
; 0.095 ; uart:inst13|rx_data[1]                 ; inst185[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.151      ; 0.276      ;
; 0.095 ; uart:inst13|rx_data[7]                 ; inst185[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.151      ; 0.276      ;
; 0.096 ; uart:inst13|rx_data[5]                 ; inst185[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.150      ; 0.276      ;
; 0.096 ; uart:inst106|rx_data[3]                ; inst317[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.824      ; 0.950      ;
; 0.097 ; uart:inst13|rx_data[0]                 ; inst185[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.149      ; 0.276      ;
; 0.099 ; uart:inst13|rx_data[3]                 ; inst185[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.147      ; 0.276      ;
; 0.100 ; uart:inst13|rx_data[6]                 ; inst185[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.146      ; 0.276      ;
; 0.101 ; uart:inst13|rx_data[2]                 ; inst185[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.145      ; 0.276      ;
; 0.109 ; WIFI_uart:inst1|rx_data[0]             ; inst228[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.666      ; 0.805      ;
; 0.115 ; WIFI_uart:inst1|rx_data[7]             ; inst228[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.667      ; 0.812      ;
; 0.116 ; WIFI_uart:inst1|rx_data[6]             ; inst228[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.667      ; 0.813      ;
; 0.122 ; uart:inst106|rx_data[5]                ; inst317[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.823      ; 0.975      ;
; 0.125 ; uart:inst106|rx_data[6]                ; inst317[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.823      ; 0.978      ;
; 0.128 ; WIFI_uart:inst1|rx_data[5]             ; inst228[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.667      ; 0.825      ;
; 0.135 ; uart:inst120|rx_data[3]                ; inst481[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.111      ; 0.276      ;
; 0.136 ; uart:inst120|rx_data[5]                ; inst481[5] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.110      ; 0.276      ;
; 0.137 ; uart:inst120|rx_data[7]                ; inst481[7] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.109      ; 0.276      ;
; 0.139 ; uart:inst120|rx_data[1]                ; inst481[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.107      ; 0.276      ;
; 0.139 ; uart:inst106|rx_data[4]                ; inst317[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.823      ; 0.992      ;
; 0.141 ; WIFI_uart:inst1|rx_data[1]             ; inst228[1] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.664      ; 0.835      ;
; 0.144 ; uart:inst120|rx_data[2]                ; inst481[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.102      ; 0.276      ;
; 0.146 ; uart:inst120|rx_data[4]                ; inst481[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.100      ; 0.276      ;
; 0.148 ; uart:inst120|rx_data[0]                ; inst481[0] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.098      ; 0.276      ;
; 0.148 ; WIFI_uart:inst1|rx_data[4]             ; inst228[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.663      ; 0.841      ;
; 0.152 ; WIFI_uart:inst1|rx_data[3]             ; inst228[3] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.663      ; 0.845      ;
; 0.162 ; uart:inst106|rx_data[2]                ; inst317[2] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.825      ; 1.017      ;
; 0.176 ; WIFI_uart:inst1|recv_state.RX_ERROR    ; inst275    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.510      ; 0.716      ;
; 0.192 ; WIFI_uart:inst1|tx_state.TX_IDLE       ; inst269    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.466      ; 0.688      ;
; 0.232 ; WIFI_uart:inst1|my_recv_state          ; inst254    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.613      ; 0.875      ;
; 0.236 ; uart:inst106|my_recv_state             ; inst324    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.649      ; 0.915      ;
; 0.241 ; uart:inst120|recv_state.RX_ERROR       ; inst493    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.398      ; 0.669      ;
; 0.253 ; uart:inst106|recv_state.RX_RECEIVED    ; inst328    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.878      ; 1.161      ;
; 0.264 ; uart:inst106|tx_state.TX_IDLE          ; inst327    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.388      ; 0.682      ;
; 0.267 ; uart:inst120|rx_data[6]                ; inst481[6] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.111      ; 0.408      ;
; 0.280 ; WIFI_uart:inst1|recv_state.RX_RECEIVED ; inst270    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.564      ; 0.874      ;
; 0.281 ; uart:inst106|recv_state.RX_ERROR       ; inst333    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.796      ; 1.107      ;
; 0.285 ; uart:inst13|tx_state.TX_IDLE           ; inst211    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.278      ; 0.593      ;
; 0.292 ; uart:inst120|tx_state.TX_IDLE          ; inst487    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.264      ; 0.586      ;
; 0.310 ; uart:inst120|recv_state.RX_RECEIVED    ; inst488    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.146      ; 0.486      ;
; 0.319 ; uart:inst120|my_recv_state             ; inst486    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.265      ; 0.614      ;
; 0.338 ; uart:inst13|rx_data[4]                 ; inst185[4] ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.151      ; 0.519      ;
; 0.349 ; uart:inst13|recv_state.RX_ERROR        ; inst218    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.037      ; 0.416      ;
; 0.365 ; uart:inst13|my_recv_state              ; inst209    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.118      ; 0.513      ;
; 0.388 ; uart:inst13|recv_state.RX_RECEIVED     ; inst212    ; CLK_50       ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 0.116      ; 0.534      ;
+-------+----------------------------------------+------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.017 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.644      ; 1.275      ;
; 0.108 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.637      ; 1.359      ;
; 0.184 ; spi_16bit_master:inst74|clk_ratio[31]  ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; spi_16bit_master:inst74|sclk           ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_16bit_master:inst74|assert_data    ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.307      ;
; 0.191 ; spi_16bit_master:inst74|tx_buffer[10]  ; spi_16bit_master:inst74|tx_buffer[11]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; spi_16bit_master:inst74|tx_buffer[2]   ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.313      ;
; 0.220 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|clk_ratio[31]  ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.644      ; 1.978      ;
; 0.250 ; spi_16bit_master:inst74|tx_buffer[14]  ; spi_16bit_master:inst74|tx_buffer[15]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.373      ;
; 0.252 ; spi_16bit_master:inst74|tx_buffer[13]  ; spi_16bit_master:inst74|tx_buffer[14]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.375      ;
; 0.252 ; spi_16bit_master:inst74|tx_buffer[5]   ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.373      ;
; 0.269 ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_data[5]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_data[2]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.391      ;
; 0.271 ; spi_16bit_master:inst74|rx_buffer[5]   ; spi_16bit_master:inst74|rx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_data[1]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst74|rx_buffer[1]   ; spi_16bit_master:inst74|rx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_data[0]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_16bit_master:inst74|rx_buffer[0]   ; spi_16bit_master:inst74|rx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.393      ;
; 0.272 ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; spi_16bit_master:inst74|rx_buffer[2]   ; spi_16bit_master:inst74|rx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; spi_16bit_master:inst74|rx_buffer[3]   ; spi_16bit_master:inst74|rx_data[3]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.395      ;
; 0.276 ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.398      ;
; 0.291 ; spi_16bit_master:inst74|clk_toggles[5] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.413      ;
; 0.292 ; spi_16bit_master:inst74|tx_buffer[12]  ; spi_16bit_master:inst74|tx_buffer[13]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[8]   ; spi_16bit_master:inst74|tx_buffer[9]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[6]   ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; spi_16bit_master:inst74|tx_buffer[4]   ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; spi_16bit_master:inst74|tx_buffer[1]   ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; spi_16bit_master:inst74|tx_buffer[3]   ; spi_16bit_master:inst74|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.418      ;
; 0.298 ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.421      ;
; 0.308 ; FPGA_BOARD_RESET-                      ; spi_16bit_master:inst74|sclk           ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.637      ; 2.059      ;
; 0.325 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[0] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.447      ;
; 0.339 ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.461      ;
; 0.340 ; spi_16bit_master:inst74|rx_buffer[4]   ; spi_16bit_master:inst74|rx_data[4]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.462      ;
; 0.344 ; spi_16bit_master:inst74|rx_buffer[6]   ; spi_16bit_master:inst74|rx_data[6]     ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.037      ; 0.465      ;
; 0.356 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.479      ;
; 0.367 ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.489      ;
; 0.368 ; spi_16bit_master:inst74|tx_buffer[9]   ; spi_16bit_master:inst74|tx_buffer[10]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.491      ;
; 0.385 ; spi_16bit_master:inst74|tx_buffer[0]   ; spi_16bit_master:inst74|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.036      ; 0.505      ;
; 0.397 ; spi_16bit_master:inst74|tx_buffer[15]  ; spi_16bit_master:inst74|mosi~reg0      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.047      ; 0.528      ;
; 0.437 ; inst389                                ; spi_16bit_master:inst74|clk_ratio[31]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.561      ;
; 0.439 ; spi_16bit_master:inst74|tx_buffer[7]   ; spi_16bit_master:inst74|tx_buffer[8]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.051      ; 0.574      ;
; 0.444 ; inst387                                ; inst389                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 0.534      ; 0.582      ;
; 0.445 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.567      ;
; 0.456 ; spi_16bit_master:inst74|clk_toggles[4] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.579      ;
; 0.460 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.582      ;
; 0.465 ; inst377                                ; inst379                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 0.978      ; 1.047      ;
; 0.472 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[1] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.594      ;
; 0.473 ; spi_16bit_master:inst74|tx_buffer[11]  ; spi_16bit_master:inst74|tx_buffer[12]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.596      ;
; 0.475 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[2] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.597      ;
; 0.480 ; spi_16bit_master:inst74|ss_n[0]        ; spi_16bit_master:inst74|ss_n[0]        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.603      ;
; 0.482 ; inst426                                ; spi_16bit_master:inst74|tx_buffer[0]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.002     ; 0.584      ;
; 0.489 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[5]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.590      ;
; 0.490 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[7]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.591      ;
; 0.491 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[4]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.592      ;
; 0.508 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.630      ;
; 0.511 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.633      ;
; 0.516 ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.638      ;
; 0.518 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|state          ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.641      ;
; 0.522 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[1]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.646      ;
; 0.523 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[3]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[4]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[8]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.647      ;
; 0.523 ; spi_16bit_master:inst74|clk_toggles[2] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.645      ;
; 0.526 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[5]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.650      ;
; 0.526 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[2]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[6]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.651      ;
; 0.538 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[3] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.660      ;
; 0.541 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[4] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.663      ;
; 0.570 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|mosi~en        ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 0.693      ;
; 0.574 ; spi_16bit_master:inst74|clk_toggles[1] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.696      ;
; 0.579 ; spi_16bit_master:inst74|clk_toggles[3] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.701      ;
; 0.589 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|assert_data    ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.029      ; 0.702      ;
; 0.593 ; spi_16bit_master:inst74|count[23]      ; spi_16bit_master:inst74|count[23]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.715      ;
; 0.595 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[1]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.696      ;
; 0.596 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[2]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.697      ;
; 0.597 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[3]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.698      ;
; 0.600 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[6]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.017      ; 0.701      ;
; 0.601 ; spi_16bit_master:inst74|count[26]      ; spi_16bit_master:inst74|count[26]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.723      ;
; 0.603 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.725      ;
; 0.604 ; spi_16bit_master:inst74|clk_toggles[0] ; spi_16bit_master:inst74|clk_toggles[5] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.726      ;
; 0.605 ; spi_16bit_master:inst74|count[25]      ; spi_16bit_master:inst74|count[25]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.727      ;
; 0.607 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|sclk           ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.029      ; 0.720      ;
; 0.615 ; spi_16bit_master:inst74|count[22]      ; spi_16bit_master:inst74|count[22]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.737      ;
; 0.621 ; spi_16bit_master:inst74|count[28]      ; spi_16bit_master:inst74|count[28]      ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.038      ; 0.743      ;
; 0.624 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|tx_buffer[0]   ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.019      ; 0.727      ;
; 0.641 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[1]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.767      ;
; 0.642 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[3]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.768      ;
; 0.642 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[4]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.768      ;
; 0.642 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[8]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.768      ;
; 0.644 ; inst430                                ; spi_16bit_master:inst74|tx_buffer[4]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.019     ; 0.729      ;
; 0.645 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[5]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.771      ;
; 0.645 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[2]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.771      ;
; 0.646 ; spi_16bit_master:inst74|state          ; spi_16bit_master:inst74|count[7]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.040      ; 0.770      ;
; 0.646 ; spi_16bit_master:inst74|count[0]       ; spi_16bit_master:inst74|count[6]       ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.042      ; 0.772      ;
; 0.647 ; inst431                                ; spi_16bit_master:inst74|tx_buffer[5]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.018     ; 0.733      ;
; 0.648 ; inst433                                ; spi_16bit_master:inst74|tx_buffer[7]   ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; -0.019     ; 0.733      ;
+-------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_SPI_I2C_PORTS-'                                                                                                                        ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node    ; Launch Clock                           ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+
; 0.054 ; ps2_keyboard_to_ascii:inst37|ascii_code[5] ; inst277[5] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.192      ; 0.276      ;
; 0.055 ; ps2_keyboard_to_ascii:inst37|ascii_code[6] ; inst277[6] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.191      ; 0.276      ;
; 0.057 ; ps2_keyboard_to_ascii:inst37|ascii_code[3] ; inst277[3] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.189      ; 0.276      ;
; 0.057 ; ps2_keyboard_to_ascii:inst37|ascii_code[2] ; inst277[2] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.189      ; 0.276      ;
; 0.059 ; ps2_keyboard_to_ascii:inst37|ascii_code[4] ; inst277[4] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.187      ; 0.276      ;
; 0.059 ; ps2_keyboard_to_ascii:inst37|ascii_code[0] ; inst277[0] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.187      ; 0.276      ;
; 0.060 ; ps2_keyboard_to_ascii:inst37|ascii_code[1] ; inst277[1] ; CLK_50                                 ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.186      ; 0.276      ;
; 0.209 ; inst295                                    ; inst360    ; ps2_keyboard_to_ascii:inst37|ascii_new ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 0.290      ; 0.519      ;
+-------+--------------------------------------------+------------+----------------------------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                               ; Launch Clock                                                                              ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.205 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.327      ;
; 0.205 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.327      ;
; 0.207 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.329      ;
; 0.207 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.329      ;
; 0.207 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.329      ;
; 0.259 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.381      ;
; 0.268 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.390      ;
; 0.272 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.394      ;
; 0.273 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.395      ;
; 0.284 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.038      ; 0.406      ;
; 0.689 ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLK_50                                                                                    ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.102      ; 0.405      ;
+-------+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FPGA_UART_8255_SELECT-'                                                                                      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node    ; Launch Clock ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+
; 0.225 ; uart:inst14|rx_data[6]             ; inst291[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.021      ; 0.276      ;
; 0.226 ; uart:inst14|rx_data[1]             ; inst291[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.020      ; 0.276      ;
; 0.226 ; uart:inst14|rx_data[4]             ; inst291[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.020      ; 0.276      ;
; 0.227 ; uart:inst14|rx_data[0]             ; inst291[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.019      ; 0.276      ;
; 0.227 ; uart:inst14|rx_data[2]             ; inst291[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.019      ; 0.276      ;
; 0.227 ; uart:inst14|rx_data[3]             ; inst291[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.019      ; 0.276      ;
; 0.227 ; uart:inst14|rx_data[5]             ; inst291[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.019      ; 0.276      ;
; 0.284 ; uart:inst90|tx_state.TX_IDLE       ; inst363    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.179      ; 0.493      ;
; 0.292 ; uart:inst14|my_recv_state          ; inst299    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.036     ; 0.286      ;
; 0.302 ; 74164:inst47|9                     ; inst302    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.088      ; 0.420      ;
; 0.305 ; uart:inst14|recv_state.RX_RECEIVED ; inst301    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.034     ; 0.301      ;
; 0.310 ; uart:inst14|recv_state.RX_ERROR    ; inst307    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.035     ; 0.305      ;
; 0.372 ; uart:inst14|rx_data[7]             ; inst291[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.109     ; 0.293      ;
; 0.388 ; uart:inst90|recv_state.RX_ERROR    ; inst400    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.122     ; 0.296      ;
; 0.393 ; uart:inst90|rx_data[2]             ; inst356[2] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.147     ; 0.276      ;
; 0.394 ; uart:inst90|rx_data[3]             ; inst356[3] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.148     ; 0.276      ;
; 0.395 ; uart:inst90|rx_data[1]             ; inst356[1] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.149     ; 0.276      ;
; 0.395 ; uart:inst90|rx_data[4]             ; inst356[4] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.149     ; 0.276      ;
; 0.396 ; uart:inst90|rx_data[7]             ; inst356[7] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.150     ; 0.276      ;
; 0.399 ; uart:inst90|rx_data[0]             ; inst356[0] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.153     ; 0.276      ;
; 0.399 ; uart:inst90|rx_data[5]             ; inst356[5] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.153     ; 0.276      ;
; 0.484 ; uart:inst90|rx_data[6]             ; inst356[6] ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.098     ; 0.416      ;
; 0.490 ; uart:inst14|tx_state.TX_IDLE       ; inst300    ; CLK_50       ; FPGA_UART_8255_SELECT- ; 0.000        ; -0.105     ; 0.415      ;
+-------+------------------------------------+------------+--------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.278 ; inst461   ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.025      ; 0.387      ;
; 0.279 ; inst449   ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.024      ; 0.387      ;
; 1.087 ; inst447   ; inst449 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; -0.854     ; 0.327      ;
; 2.325 ; inst457   ; inst461 ; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; -1.612     ; 0.317      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                                                                     ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.292 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.306 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.318 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.559      ;
; 0.327 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.558      ;
; 0.441 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.717      ;
; 0.479 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.720      ;
; 0.504 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.505 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.519 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.522 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.542 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.783      ;
; 0.545 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.786      ;
; 0.570 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.690      ;
; 0.571 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.572 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.692      ;
; 0.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.574 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.694      ;
; 0.575 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.576 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.585 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.586 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.586 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.588 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.588 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.589 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.589 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.589 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.608 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.849      ;
; 0.611 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.048     ; 0.852      ;
; 0.636 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.637 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.757      ;
; 0.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.758      ;
; 0.638 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.758      ;
; 0.639 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.639 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.640 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.760      ;
+-------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.293 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; Microcomputer:inst|cpuClkCount[5]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.300 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[0]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.428      ;
; 0.442 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.564      ;
; 0.449 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.571      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[1]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[2]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.461 ; Microcomputer:inst|cpuClkCount[2]                                                                  ; Microcomputer:inst|cpuClkCount[4]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; Microcomputer:inst|cpuClkCount[4]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.586      ;
; 0.497 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClock                                                                        ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.033      ; 0.614      ;
; 0.505 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.507 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[21] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.627      ;
; 0.508 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[12] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[1]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[4]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.628      ;
; 0.509 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.509 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[20] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[7]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[15] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[18] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[22] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; Microcomputer:inst|cpuClkCount[3]                                                                  ; Microcomputer:inst|cpuClkCount[5]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.632      ;
; 0.516 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[10] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[13] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.637      ;
; 0.517 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[11] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; Microcomputer:inst|cpuClkCount[1]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[0]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[3]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[6]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[9]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; Microcomputer:inst|cpuClkCount[0]                                                                  ; Microcomputer:inst|cpuClkCount[3]                                                                  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[19] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[2]  ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[5]  ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[14] ; Counter01_32:inst250|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[17] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; inst4|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.639      ;
+-------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Microcomputer:inst|T80s:cpu1|MREQ_n'                                                                                                                                                                                                                     ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                             ; Launch Clock                ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+
; 0.338 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.660      ; 1.122      ;
; 0.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.706      ; 2.184      ;
; 0.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.697      ; 2.175      ;
; 0.354 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.700      ; 2.178      ;
; 0.355 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.707      ; 2.186      ;
; 0.357 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.672      ; 1.153      ;
; 0.359 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.673      ; 1.156      ;
; 0.370 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.675      ; 1.169      ;
; 0.370 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.708      ; 2.202      ;
; 0.374 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.667      ; 1.165      ;
; 0.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.656      ; 1.155      ;
; 0.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.667      ; 1.166      ;
; 0.375 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.666      ; 1.165      ;
; 0.376 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.168      ;
; 0.378 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.673      ; 1.175      ;
; 0.379 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.696      ; 2.199      ;
; 0.382 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.715      ; 2.221      ;
; 0.383 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a30~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.656      ; 1.163      ;
; 0.385 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.667      ; 1.176      ;
; 0.386 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.658      ; 1.168      ;
; 0.387 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.179      ;
; 0.388 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.695      ; 2.207      ;
; 0.389 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.666      ; 1.179      ;
; 0.390 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.182      ;
; 0.391 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.183      ;
; 0.392 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.705      ; 2.221      ;
; 0.395 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.673      ; 1.192      ;
; 0.396 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.665      ; 1.185      ;
; 0.397 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.672      ; 1.193      ;
; 0.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.665      ; 1.187      ;
; 0.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.664      ; 1.186      ;
; 0.398 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.183      ;
; 0.399 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.696      ; 2.219      ;
; 0.401 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.676      ; 1.201      ;
; 0.404 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|address_reg_a[0]                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.475      ; 0.983      ;
; 0.406 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.677      ; 1.207      ;
; 0.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.707      ; 2.239      ;
; 0.408 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.696      ; 2.228      ;
; 0.409 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.705      ; 2.238      ;
; 0.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.659      ; 1.193      ;
; 0.410 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.675      ; 1.209      ;
; 0.412 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.673      ; 1.209      ;
; 0.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.708      ; 2.249      ;
; 0.417 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.660      ; 1.201      ;
; 0.419 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a29~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.707      ; 2.250      ;
; 0.421 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a27~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.213      ;
; 0.421 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a28~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.675      ; 1.220      ;
; 0.423 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.675      ; 1.222      ;
; 0.424 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.216      ;
; 0.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.210      ;
; 0.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a6~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.659      ; 1.208      ;
; 0.425 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.676      ; 1.225      ;
; 0.426 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a19~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.672      ; 1.222      ;
; 0.426 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.664      ; 1.214      ;
; 0.428 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a12~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.660      ; 1.212      ;
; 0.429 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.670      ; 1.223      ;
; 0.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.674      ; 1.228      ;
; 0.430 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.676      ; 1.230      ;
; 0.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.601      ; 2.156      ;
; 0.431 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a2~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.659      ; 1.214      ;
; 0.433 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a0~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.667      ; 1.224      ;
; 0.434 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a31~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.708      ; 2.266      ;
; 0.438 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.705      ; 2.267      ;
; 0.439 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.704      ; 2.267      ;
; 0.440 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.676      ; 1.240      ;
; 0.441 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a7~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.660      ; 1.225      ;
; 0.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.669      ; 1.235      ;
; 0.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.701      ; 2.267      ;
; 0.442 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a5~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.665      ; 1.231      ;
; 0.443 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.228      ;
; 0.443 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.228      ;
; 0.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.669      ; 1.237      ;
; 0.444 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.662      ; 1.230      ;
; 0.446 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.231      ;
; 0.446 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a10~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.658      ; 1.228      ;
; 0.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.232      ;
; 0.447 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.663      ; 1.234      ;
; 0.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a24~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.666      ; 1.239      ;
; 0.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a11~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.709      ; 2.282      ;
; 0.449 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.241      ;
; 0.450 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a25~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.701      ; 2.275      ;
; 0.450 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a9~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.660      ; 1.234      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a3~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.715      ; 2.292      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a1~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.664      ; 1.241      ;
; 0.453 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.671      ; 1.248      ;
; 0.456 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.706      ; 2.286      ;
; 0.458 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a14~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.716      ; 2.298      ;
; 0.459 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a18~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.699      ; 2.282      ;
; 0.460 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a8~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.665      ; 1.249      ;
; 0.461 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.253      ;
; 0.461 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a16~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.659      ; 1.244      ;
; 0.462 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a13~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.661      ; 1.247      ;
; 0.462 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a21~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.666      ; 1.252      ;
; 0.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a4~porta_address_reg0  ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.713      ; 2.300      ;
; 0.463 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|address_reg_a[1]                 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.475      ; 1.042      ;
; 0.464 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a23~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.700      ; 2.288      ;
; 0.464 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 1.701      ; 2.289      ;
; 0.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a17~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.658      ; 1.253      ;
; 0.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12] ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a22~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.668      ; 1.263      ;
; 0.471 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]  ; FPGA_ROM_32K:inst21|altsyncram:altsyncram_component|altsyncram_inb1:auto_generated|ram_block1a15~porta_address_reg0 ; Microcomputer:inst|cpuClock ; Microcomputer:inst|T80s:cpu1|MREQ_n ; 0.000        ; 0.662      ; 1.257      ;
+-------+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                    ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.479 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.645      ; 3.601      ;
; -2.300 ; spi_16bit_master:inst74|busy             ; inst377         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.998     ; 1.789      ;
; -1.843 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.109      ; 3.429      ;
; -1.647 ; spi_16bit_master:inst74|busy             ; inst387         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; -0.534     ; 1.600      ;
; -1.635 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.441      ; 4.553      ;
; -1.458 ; FPGA_BOARD_RESET-                        ; inst377         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.645      ; 3.080      ;
; -1.441 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.441      ; 4.359      ;
; -1.388 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.811      ; 4.186      ;
; -1.352 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.811      ; 4.150      ;
; -1.287 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.451      ; 4.215      ;
; -1.247 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.429      ; 4.153      ;
; -1.247 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.429      ; 4.153      ;
; -1.244 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.812      ; 4.043      ;
; -1.233 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.441      ; 4.266      ;
; -1.191 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.921      ; 4.099      ;
; -1.166 ; FPGA_BOARD_RESET-                        ; 7474:inst235|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.621      ; 3.264      ;
; -1.166 ; FPGA_BOARD_RESET-                        ; 7474:inst235|10 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.621      ; 3.264      ;
; -1.145 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.444      ; 4.066      ;
; -1.145 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.444      ; 4.066      ;
; -1.141 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.430      ; 4.048      ;
; -1.138 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.921      ; 4.046      ;
; -1.134 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.432      ; 4.043      ;
; -1.086 ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 2.441      ; 4.004      ;
; -1.070 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.991      ; 3.048      ;
; -1.070 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.991      ; 3.048      ;
; -1.036 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.023      ; 2.498      ;
; -1.034 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.991      ; 3.012      ;
; -1.034 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.991      ; 3.012      ;
; -1.014 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.921      ; 3.922      ;
; -0.975 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.021      ; 2.498      ;
; -0.972 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.621      ; 3.070      ;
; -0.972 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst235|10 ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.621      ; 3.070      ;
; -0.926 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.992      ; 2.905      ;
; -0.926 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.992      ; 2.905      ;
; -0.915 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.621      ; 3.128      ;
; -0.915 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.621      ; 3.128      ;
; -0.896 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.032      ; 2.363      ;
; -0.889 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.921      ; 3.797      ;
; -0.885 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.031      ; 2.495      ;
; -0.873 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.961      ;
; -0.873 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.961      ;
; -0.828 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.030      ; 2.363      ;
; -0.822 ; FPGA_BOARD_RESET-                        ; inst170[1]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.023      ; 1.784      ;
; -0.820 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.908      ;
; -0.820 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.908      ;
; -0.805 ; FPGA_BOARD_RESET-                        ; inst387         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.109      ; 2.891      ;
; -0.790 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.355      ; 2.457      ;
; -0.778 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.354      ; 2.431      ;
; -0.777 ; FPGA_BOARD_RESET-                        ; inst447         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.850      ; 3.104      ;
; -0.761 ; FPGA_BOARD_RESET-                        ; inst170[6]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.021      ; 1.784      ;
; -0.757 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.025      ; 2.365      ;
; -0.753 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.030      ; 2.363      ;
; -0.751 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.032      ; 2.362      ;
; -0.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.784      ;
; -0.696 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.784      ;
; -0.690 ; FPGA_BOARD_RESET-                        ; inst170[3]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.032      ; 1.657      ;
; -0.672 ; FPGA_BOARD_RESET-                        ; inst170[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.031      ; 1.782      ;
; -0.635 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.842      ; 1.975      ;
; -0.633 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 0.843      ; 1.975      ;
; -0.624 ; FPGA_BOARD_RESET-                        ; inst170[5]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.030      ; 1.659      ;
; -0.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|9  ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.659      ;
; -0.571 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst235|10 ; Microcomputer:inst|cpuClock                                                                     ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.101      ; 2.659      ;
; -0.556 ; FPGA_BOARD_RESET-                        ; inst531         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.355      ; 1.723      ;
; -0.552 ; FPGA_BOARD_RESET-                        ; inst170[4]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.025      ; 1.660      ;
; -0.549 ; FPGA_BOARD_RESET-                        ; inst170[2]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.030      ; 1.659      ;
; -0.547 ; FPGA_BOARD_RESET-                        ; inst170[0]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.032      ; 1.658      ;
; -0.535 ; FPGA_BOARD_RESET-                        ; inst543         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.354      ; 1.688      ;
; -0.501 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.365      ; 2.433      ;
; -0.465 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.352      ; 2.468      ;
; -0.444 ; FPGA_BOARD_RESET-                        ; 7474:inst117|9  ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.441      ; 3.862      ;
; -0.433 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.842      ; 1.273      ;
; -0.430 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 0.843      ; 1.272      ;
; -0.355 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.236      ; 2.171      ;
; -0.353 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.237      ; 2.169      ;
; -0.353 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.237      ; 2.170      ;
; -0.351 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst117|9  ; FPGA_INTERFACE_PORTS-                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.441      ; 3.769      ;
; -0.348 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.238      ; 2.166      ;
; -0.345 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.166      ; 2.148      ;
; -0.323 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.237      ; 2.139      ;
; -0.322 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.237      ; 2.139      ;
; -0.292 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst117|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 2.441      ; 3.825      ;
; -0.264 ; FPGA_BOARD_RESET-                        ; inst539         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.365      ; 1.696      ;
; -0.241 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.149      ; 1.972      ;
; -0.239 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.149      ; 1.972      ;
; -0.227 ; FPGA_BOARD_RESET-                        ; inst533         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.352      ; 1.730      ;
; -0.200 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.166      ; 1.503      ;
; -0.154 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.428      ; 2.004      ;
; -0.150 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.429      ; 2.005      ;
; -0.121 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.621      ; 2.834      ;
; -0.121 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst235|10 ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                             ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.621      ; 2.834      ;
; -0.118 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.236      ; 1.434      ;
; -0.117 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.237      ; 1.433      ;
; -0.116 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.237      ; 1.433      ;
; -0.112 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.238      ; 1.430      ;
; -0.094 ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.386      ; 2.065      ;
; -0.093 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.237      ; 1.409      ;
; -0.092 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.500        ; 1.237      ; 1.409      ;
; -0.079 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.422      ; 2.003      ;
; -0.078 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.423      ; 2.003      ;
; -0.076 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 1.000        ; 1.427      ; 2.004      ;
+--------+------------------------------------------+-----------------+-------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.271 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.014      ; 3.772      ;
; -2.271 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 1.014      ; 3.772      ;
; -1.671 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.946      ; 3.104      ;
; -1.671 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.500        ; 0.946      ; 3.104      ;
; -1.280 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.014      ; 3.281      ;
; -1.280 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 1.014      ; 3.281      ;
; -1.106 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.025     ; 2.088      ;
; -1.103 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.022     ; 2.088      ;
; -0.499 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.946      ; 2.432      ;
; -0.499 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; 0.946      ; 2.432      ;
; -0.175 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.024     ; 1.158      ;
; -0.173 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1.000        ; -0.022     ; 1.158      ;
+--------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Microcomputer:inst|cpuClock'                                                                                                                                                          ;
+--------+------------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                              ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; -2.257 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|RD_n                    ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 3.328      ;
; -2.257 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 3.328      ;
; -2.092 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.723      ; 3.292      ;
; -2.063 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|RD_n                    ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 3.134      ;
; -2.063 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|WR_n                    ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 3.134      ;
; -2.034 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 3.000      ;
; -2.034 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 3.000      ;
; -2.034 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 3.000      ;
; -2.034 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 3.000      ;
; -2.034 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 3.000      ;
; -1.898 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.723      ; 3.098      ;
; -1.885 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 3.883      ;
; -1.885 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 3.883      ;
; -1.840 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 2.806      ;
; -1.840 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 2.806      ;
; -1.840 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 2.806      ;
; -1.840 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 2.806      ;
; -1.840 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.489      ; 2.806      ;
; -1.814 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.885      ;
; -1.814 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.885      ;
; -1.814 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.885      ;
; -1.806 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 2.761      ;
; -1.806 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 2.761      ;
; -1.796 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.531      ; 3.804      ;
; -1.772 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.778      ;
; -1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 2.725      ;
; -1.770 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; -0.032     ; 2.725      ;
; -1.691 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[0]            ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 3.689      ;
; -1.691 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|MREQ_n                  ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 1.521      ; 3.689      ;
; -1.655 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.841      ;
; -1.655 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.841      ;
; -1.654 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; -0.023     ; 2.618      ;
; -1.654 ; Microcomputer:inst|T80s:cpu1|WR_n        ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; -0.023     ; 2.618      ;
; -1.620 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.691      ;
; -1.620 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.691      ;
; -1.620 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4]             ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 0.594      ; 2.691      ;
; -1.617 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; 0.093      ; 2.697      ;
; -1.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; 0.076      ; 2.674      ;
; -1.611 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; 0.076      ; 2.674      ;
; -1.610 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|No_BTR           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.524      ; 3.611      ;
; -1.610 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[2]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.524      ; 3.611      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[2]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[10]           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[12]           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[13]           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[14]           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[9]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[11]           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[8]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.606 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[15]           ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.613      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[0]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[1]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[2]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[3]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[4]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[5]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.605 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|R[6]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.532      ; 3.614      ;
; -1.602 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|DI_Reg[0]               ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 1.531      ; 3.610      ;
; -1.581 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[15]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; 0.093      ; 2.661      ;
; -1.578 ; FPGA_INTERFACE_PORTS-                    ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[2]            ; FPGA_INTERFACE_PORTS-               ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.584      ;
; -1.574 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|I[2]             ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 3.577      ;
; -1.574 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[10]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 3.577      ;
; -1.574 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[13]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 3.577      ;
; -1.574 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|A[14]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.526      ; 3.577      ;
; -1.571 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[8]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.577      ;
; -1.562 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[3]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.569      ;
; -1.562 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[5]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.569      ;
; -1.562 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[0]        ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.569      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|RD_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; 0.076      ; 2.621      ;
; -1.558 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; Microcomputer:inst|T80s:cpu1|WR_n                    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 1.000        ; 0.076      ; 2.621      ;
; -1.555 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[4]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.527      ; 3.559      ;
; -1.550 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[1]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.557      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[0]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[2]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[6]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[10]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[12]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[13]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[14]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[9]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[8]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[11]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[1]       ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.549 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[15]      ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.535      ; 3.561      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[0]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[5]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[7]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[6]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[4]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[3]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[2]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.548 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[1]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.525      ; 3.550      ;
; -1.546 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[3]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.551      ;
; -1.546 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[6]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.551      ;
; -1.546 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[7]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.551      ;
; -1.546 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[5]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.551      ;
; -1.546 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[1]            ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.528      ; 3.551      ;
; -1.540 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Arith16_r        ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.530      ; 3.547      ;
; -1.537 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[0] ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.543      ;
; -1.537 ; FPGA_BOARD_RESET-                        ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[2] ; FPGA_BOARD_RESET-                   ; Microcomputer:inst|cpuClock ; 0.500        ; 1.529      ; 3.543      ;
+--------+------------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.684 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.557      ; 4.218      ;
; -1.684 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.557      ; 4.218      ;
; -1.305 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.557      ; 3.339      ;
; -1.305 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.557      ; 3.339      ;
; -1.077 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.547      ; 3.601      ;
; -1.056 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.547      ; 3.080      ;
; -0.887 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.565      ; 3.429      ;
; -0.859 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.057     ; 1.789      ;
; -0.849 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.565      ; 2.891      ;
; -0.652 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; -0.039     ; 1.600      ;
; 0.333  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.558      ; 2.202      ;
; 0.333  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.558      ; 2.202      ;
; 0.333  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.558      ; 2.202      ;
; 0.333  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.558      ; 2.202      ;
; 0.333  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.558      ; 2.202      ;
; 0.333  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.558      ; 2.202      ;
; 0.408  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.569      ; 2.138      ;
; 0.408  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.569      ; 2.138      ;
; 0.408  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.569      ; 2.138      ;
; 0.449  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 1.000        ; 1.565      ; 2.093      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.558      ; 1.509      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.558      ; 1.509      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.558      ; 1.509      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.558      ; 1.509      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.558      ; 1.509      ;
; 0.526  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.558      ; 1.509      ;
; 0.584  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.569      ; 1.462      ;
; 0.584  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.569      ; 1.462      ;
; 0.584  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.569      ; 1.462      ;
; 0.596  ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.500        ; 1.565      ; 1.446      ;
+--------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                  ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.353 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.524      ; 3.354      ;
; -1.317 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.524      ; 3.318      ;
; -1.288 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.680      ; 4.550      ;
; -1.278 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.050      ; 4.305      ;
; -1.255 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.160      ; 4.392      ;
; -1.246 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.160      ; 4.383      ;
; -1.209 ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.525      ; 3.211      ;
; -1.194 ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.051      ; 4.222      ;
; -1.193 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.160      ; 4.330      ;
; -1.156 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.634      ; 3.267      ;
; -1.103 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.634      ; 3.214      ;
; -1.069 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.160      ; 4.206      ;
; -0.979 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.634      ; 3.090      ;
; -0.854 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.634      ; 2.965      ;
; -0.842 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.050      ; 3.869      ;
; -0.813 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.160      ; 3.950      ;
; -0.437 ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.680      ; 3.594      ;
; -0.405 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.154      ; 3.536      ;
; -0.370 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.154      ; 3.106      ;
; -0.297 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.680      ; 4.059      ;
; -0.292 ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.154      ; 2.923      ;
; -0.254 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.524      ; 2.255      ;
; -0.201 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.154      ; 3.342      ;
; -0.198 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.154      ; 3.434      ;
; -0.189 ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.154      ; 2.830      ;
; -0.125 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.050      ; 3.152      ;
; -0.125 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 2.679      ; 3.281      ;
; -0.116 ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.679      ; 3.772      ;
; -0.092 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.634      ; 2.203      ;
; 0.011  ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; 0.500        ; 1.612      ; 2.088      ;
; 0.070  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.448      ; 4.355      ;
; 0.169  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.442      ; 4.250      ;
; 0.169  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.442      ; 4.250      ;
; 0.213  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.454      ; 4.218      ;
; 0.213  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.451      ; 4.215      ;
; 0.217  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.450      ; 4.210      ;
; 0.245  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.449      ; 4.181      ;
; 0.245  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 3.449      ; 4.181      ;
; 0.468  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.448      ; 3.457      ;
; 0.542  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 1.000        ; 2.680      ; 3.115      ;
; 0.581  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.442      ; 3.338      ;
; 0.581  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.442      ; 3.338      ;
; 0.592  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.454      ; 3.339      ;
; 0.606  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.451      ; 3.322      ;
; 0.606  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.450      ; 3.321      ;
; 0.622  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.449      ; 3.304      ;
; 0.622  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.500        ; 3.449      ; 3.304      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_UART_8255_SELECT-'                                                                       ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -1.295 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.899      ; 1.511      ;
; -0.732 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.388      ; 2.198      ;
; -0.717 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.108      ; 1.776      ;
; -0.652 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.928      ; 1.507      ;
; -0.628 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.010      ; 1.559      ;
; -0.598 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.929      ; 1.525      ;
; -0.594 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.010      ; 1.606      ;
; -0.576 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.898      ; 1.553      ;
; -0.572 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.125      ; 1.776      ;
; -0.570 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.053      ; 1.700      ;
; -0.569 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.049      ; 1.702      ;
; -0.566 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.055      ; 1.699      ;
; -0.563 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.927      ; 1.506      ;
; -0.563 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.926      ; 1.505      ;
; -0.562 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.922      ; 1.503      ;
; -0.562 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.923      ; 1.504      ;
; -0.561 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.922      ; 1.502      ;
; -0.559 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.928      ; 1.506      ;
; -0.545 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.009      ; 1.553      ;
; -0.540 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.936      ; 1.478      ;
; -0.535 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.943      ; 1.621      ;
; -0.534 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.901      ; 1.515      ;
; -0.534 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.901      ; 1.514      ;
; -0.533 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.895      ; 1.507      ;
; -0.532 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.900      ; 1.512      ;
; -0.531 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.896      ; 1.507      ;
; -0.521 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.049      ; 1.712      ;
; -0.521 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.049      ; 1.713      ;
; -0.520 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.050      ; 1.712      ;
; -0.515 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.054      ; 1.711      ;
; -0.474 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.209      ; 1.826      ;
; -0.473 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.059      ; 1.611      ;
; -0.468 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 0.948      ; 1.560      ;
; -0.465 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.060      ; 1.605      ;
; -0.414 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.061      ; 1.555      ;
; -0.413 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.060      ; 1.552      ;
; -0.413 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.061      ; 1.554      ;
; -0.410 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.059      ; 1.549      ;
; -0.408 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.500        ; 1.059      ; 1.548      ;
; -0.191 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.899      ; 0.907      ;
; 0.435  ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.108      ; 1.124      ;
; 0.444  ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.388      ; 1.522      ;
; 0.454  ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.928      ; 0.901      ;
; 0.492  ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.010      ; 0.939      ;
; 0.513  ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.929      ; 0.914      ;
; 0.543  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.010      ; 0.969      ;
; 0.543  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.927      ; 0.900      ;
; 0.543  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.926      ; 0.899      ;
; 0.544  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.922      ; 0.897      ;
; 0.544  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.922      ; 0.897      ;
; 0.544  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.923      ; 0.898      ;
; 0.547  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.898      ; 0.930      ;
; 0.547  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.928      ; 0.900      ;
; 0.566  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.936      ; 0.872      ;
; 0.570  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.901      ; 0.911      ;
; 0.570  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.901      ; 0.910      ;
; 0.571  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.895      ; 0.903      ;
; 0.572  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.896      ; 0.904      ;
; 0.572  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.900      ; 0.908      ;
; 0.574  ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.009      ; 0.934      ;
; 0.577  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.125      ; 1.127      ;
; 0.580  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.053      ; 1.050      ;
; 0.581  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.049      ; 1.052      ;
; 0.583  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.055      ; 1.050      ;
; 0.607  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.943      ; 0.979      ;
; 0.638  ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.059      ; 1.000      ;
; 0.640  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.049      ; 1.051      ;
; 0.640  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.049      ; 1.052      ;
; 0.641  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.050      ; 1.051      ;
; 0.645  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 0.948      ; 0.947      ;
; 0.646  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.054      ; 1.050      ;
; 0.650  ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.060      ; 0.990      ;
; 0.676  ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.209      ; 1.176      ;
; 0.710  ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.060      ; 0.929      ;
; 0.710  ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.061      ; 0.931      ;
; 0.711  ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.061      ; 0.930      ;
; 0.712  ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.059      ; 0.927      ;
; 0.714  ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 1.000        ; 1.059      ; 0.926      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK_50'                                                                                             ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.123 ; FPGA_BOARD_RESET-             ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.074      ; 2.674      ;
; -1.031 ; FPGA_BOARD_RESET-             ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.086      ; 2.594      ;
; -1.031 ; FPGA_BOARD_RESET-             ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.086      ; 2.594      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.995 ; FPGA_BOARD_RESET-             ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.552      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.987 ; FPGA_BOARD_RESET-             ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.544      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.968 ; FPGA_BOARD_RESET-             ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.525      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.962 ; FPGA_BOARD_RESET-             ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.080      ; 2.519      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; -0.954 ; FPGA_BOARD_RESET-             ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.500        ; 1.081      ; 2.512      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.036  ; FPGA_BOARD_RESET-             ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.074      ; 2.015      ;
; 0.055  ; FPGA_BOARD_RESET-             ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.086      ; 2.008      ;
; 0.055  ; FPGA_BOARD_RESET-             ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.086      ; 2.008      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.102  ; FPGA_BOARD_RESET-             ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.955      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.103  ; FPGA_BOARD_RESET-             ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.954      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.111  ; FPGA_BOARD_RESET-             ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.946      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.135  ; FPGA_BOARD_RESET-             ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.080      ; 1.922      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 0.154  ; FPGA_BOARD_RESET-             ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 1.000        ; 1.081      ; 1.904      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|5 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|6 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|7 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|8 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.064 ; uart:inst120|tx_state.TX_IDLE ; 74164:inst119|9 ; CLK_50            ; CLK_50      ; 20.000       ; -0.036     ; 1.887      ;
; 18.429 ; uart:inst13|tx_state.TX_IDLE  ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 20.000       ; -0.027     ; 1.531      ;
; 18.429 ; uart:inst13|tx_state.TX_IDLE  ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 20.000       ; -0.027     ; 1.531      ;
; 18.431 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 20.000       ; -0.040     ; 1.516      ;
; 18.431 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 20.000       ; -0.040     ; 1.516      ;
; 18.431 ; uart:inst14|tx_state.TX_IDLE  ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 20.000       ; -0.040     ; 1.516      ;
+--------+-------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; -0.958 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 0.952      ; 2.397      ;
; -0.829 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.500        ; 0.952      ; 2.268      ;
; 0.128  ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 0.952      ; 1.811      ;
; 0.248  ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 1.000        ; 0.952      ; 1.691      ;
+--------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_S100_SERIAL_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -0.829 ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.346      ; 2.238      ;
; -0.807 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.817      ; 2.544      ;
; -0.793 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.408      ; 2.264      ;
; -0.791 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.409      ; 2.264      ;
; -0.789 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.676      ; 2.343      ;
; -0.766 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.416      ; 2.186      ;
; -0.760 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.817      ; 2.579      ;
; -0.759 ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.409      ; 2.254      ;
; -0.758 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.816      ; 2.575      ;
; -0.758 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.186      ; 1.904      ;
; -0.755 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.410      ; 2.249      ;
; -0.754 ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.411      ; 2.252      ;
; -0.753 ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.412      ; 2.252      ;
; -0.753 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.411      ; 2.248      ;
; -0.751 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.819      ; 2.572      ;
; -0.749 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.806      ; 2.554      ;
; -0.745 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.193      ; 1.938      ;
; -0.738 ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.253      ; 2.073      ;
; -0.736 ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.185      ; 2.000      ;
; -0.735 ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.185      ; 2.000      ;
; -0.732 ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.186      ; 1.998      ;
; -0.728 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.816      ; 2.543      ;
; -0.723 ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.305      ; 2.172      ;
; -0.714 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.154      ; 1.947      ;
; -0.710 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.155      ; 1.945      ;
; -0.695 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.155      ; 1.992      ;
; -0.679 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.295      ; 2.117      ;
; -0.674 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.187      ; 1.941      ;
; -0.671 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.672      ; 2.337      ;
; -0.671 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.189      ; 1.940      ;
; -0.668 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.420      ; 2.238      ;
; -0.667 ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.059      ; 1.810      ;
; -0.666 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.294      ; 2.040      ;
; -0.666 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.884      ; 2.628      ;
; -0.665 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.193      ; 1.937      ;
; -0.662 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.192      ; 1.938      ;
; -0.661 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.189      ; 1.934      ;
; -0.661 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.189      ; 1.934      ;
; -0.658 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.345      ; 2.087      ;
; -0.657 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.253      ; 1.992      ;
; -0.657 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.253      ; 1.993      ;
; -0.657 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.188      ; 1.932      ;
; -0.644 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.188      ; 1.912      ;
; -0.640 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.190      ; 1.909      ;
; -0.638 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.191      ; 1.908      ;
; -0.627 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.657      ; 2.434      ;
; -0.624 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.983      ; 1.694      ;
; -0.624 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.985      ; 1.692      ;
; -0.614 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 0.988      ; 1.688      ;
; -0.605 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.181      ; 1.929      ;
; -0.603 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.817      ; 2.442      ;
; -0.600 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.135      ; 1.738      ;
; -0.593 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.241      ; 1.977      ;
; -0.593 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.240      ; 1.975      ;
; -0.589 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.238      ; 1.969      ;
; -0.587 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.675      ; 2.341      ;
; -0.587 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.676      ; 2.343      ;
; -0.585 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.673      ; 2.338      ;
; -0.581 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.672      ; 2.337      ;
; -0.578 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.910      ; 2.560      ;
; -0.576 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.492      ; 2.211      ;
; -0.576 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.911      ; 2.559      ;
; -0.576 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.184      ; 1.903      ;
; -0.575 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.586      ; 2.304      ;
; -0.570 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.136      ; 1.786      ;
; -0.569 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.140      ; 1.788      ;
; -0.567 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.137      ; 1.787      ;
; -0.564 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.144      ; 1.790      ;
; -0.562 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.146      ; 1.792      ;
; -0.561 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.030      ; 1.741      ;
; -0.561 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.092      ; 1.795      ;
; -0.561 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.092      ; 1.796      ;
; -0.559 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.090      ; 1.790      ;
; -0.556 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.089      ; 1.787      ;
; -0.551 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.535      ; 2.237      ;
; -0.539 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.148      ; 1.766      ;
; -0.538 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.147      ; 1.765      ;
; -0.526 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.202      ; 1.877      ;
; -0.525 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.077      ; 1.745      ;
; -0.521 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.632      ; 2.303      ;
; -0.515 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.128      ; 1.798      ;
; -0.514 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.127      ; 1.797      ;
; -0.514 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.129      ; 1.799      ;
; -0.513 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.127      ; 1.797      ;
; -0.507 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.676      ; 2.262      ;
; -0.476 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.148      ; 1.710      ;
; -0.462 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.132      ; 1.750      ;
; -0.421 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.500        ; 1.627      ; 2.204      ;
; 0.362  ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.346      ; 1.547      ;
; 0.401  ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.408      ; 1.570      ;
; 0.404  ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.409      ; 1.569      ;
; 0.415  ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.416      ; 1.505      ;
; 0.418  ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.253      ; 1.417      ;
; 0.419  ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.185      ; 1.346      ;
; 0.419  ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.185      ; 1.345      ;
; 0.422  ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.817      ; 1.815      ;
; 0.422  ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.186      ; 1.344      ;
; 0.426  ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.193      ; 1.267      ;
; 0.428  ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.410      ; 1.566      ;
; 0.429  ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 1.000        ; 1.411      ; 1.566      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; -0.744 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.808      ; 2.529      ;
; -0.582 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.808      ; 2.367      ;
; -0.487 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.807      ; 2.271      ;
; -0.451 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.500        ; 1.437      ; 2.470      ;
; -0.415 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.807      ; 2.199      ;
; -0.403 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.807      ; 2.187      ;
; -0.353 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.917      ; 2.247      ;
; -0.339 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.917      ; 2.233      ;
; -0.305 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.917      ; 2.199      ;
; -0.252 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.917      ; 2.146      ;
; -0.128 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 1.000        ; 0.917      ; 2.022      ;
; 0.271  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 1.000        ; 1.437      ; 2.248      ;
+--------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'FPGA_SPI_I2C_PORTS-'                                                                       ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.640 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.225      ; 1.852      ;
; -0.634 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.228      ; 1.859      ;
; -0.630 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.229      ; 1.860      ;
; -0.624 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.227      ; 1.857      ;
; -0.624 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.231      ; 1.862      ;
; -0.552 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.231      ; 1.863      ;
; -0.549 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.227      ; 1.856      ;
; -0.536 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.500        ; 1.197      ; 1.813      ;
; 0.505  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.225      ; 1.207      ;
; 0.513  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.228      ; 1.212      ;
; 0.517  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.229      ; 1.213      ;
; 0.523  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.227      ; 1.210      ;
; 0.523  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.231      ; 1.215      ;
; 0.595  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.231      ; 1.216      ;
; 0.597  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.227      ; 1.210      ;
; 0.600  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 1.000        ; 1.197      ; 1.177      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Microcomputer:inst|T80s:cpu1|IORQ_n'                                                                                                                                                                                   ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.484 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.114      ; 1.160      ;
; -0.482 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.108      ; 1.156      ;
; -0.462 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.222      ; 1.290      ;
; -0.456 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.340      ; 1.414      ;
; -0.448 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.098      ; 1.180      ;
; -0.447 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.122      ; 1.205      ;
; -0.435 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.616      ; 1.711      ;
; -0.430 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.614      ; 1.714      ;
; -0.397 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.614      ; 1.747      ;
; -0.364 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.052      ; 1.218      ;
; -0.363 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.051      ; 1.218      ;
; -0.361 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.048      ; 1.217      ;
; -0.361 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.048      ; 1.217      ;
; -0.360 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.047      ; 1.217      ;
; -0.356 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.042      ; 1.216      ;
; -0.355 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.041      ; 1.216      ;
; -0.353 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.039      ; 1.216      ;
; -0.325 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.000      ; 1.205      ;
; -0.324 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.676      ; 1.882      ;
; -0.316 ; FPGA_BOARD_RESET-                        ; inst416         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.340      ; 2.054      ;
; -0.304 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.976      ; 1.202      ;
; -0.301 ; FPGA_BOARD_RESET-                        ; inst544         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.114      ; 1.843      ;
; -0.301 ; FPGA_BOARD_RESET-                        ; inst542         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.108      ; 1.837      ;
; -0.274 ; FPGA_BOARD_RESET-                        ; inst541         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.222      ; 1.978      ;
; -0.274 ; FPGA_BOARD_RESET-                        ; inst532         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.098      ; 1.854      ;
; -0.273 ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.363      ; 2.620      ;
; -0.271 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.937      ; 1.196      ;
; -0.271 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.937      ; 1.196      ;
; -0.262 ; FPGA_BOARD_RESET-                        ; inst334         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.122      ; 1.890      ;
; -0.257 ; FPGA_BOARD_RESET-                        ; inst242         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.365      ; 2.638      ;
; -0.255 ; FPGA_BOARD_RESET-                        ; inst244         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.364      ; 2.639      ;
; -0.250 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.923      ; 1.203      ;
; -0.249 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.923      ; 1.204      ;
; -0.249 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.922      ; 1.203      ;
; -0.248 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.920      ; 1.202      ;
; -0.248 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.920      ; 1.202      ;
; -0.248 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.919      ; 1.201      ;
; -0.232 ; FPGA_BOARD_RESET-                        ; 74273:inst76|17 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.119      ; 3.001      ;
; -0.232 ; FPGA_BOARD_RESET-                        ; 74273:inst76|13 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.110      ; 2.992      ;
; -0.228 ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.029      ; 1.331      ;
; -0.228 ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.029      ; 1.331      ;
; -0.226 ; FPGA_BOARD_RESET-                        ; 74273:inst76|14 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.108      ; 2.996      ;
; -0.215 ; FPGA_BOARD_RESET-                        ; inst236         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.368      ; 2.683      ;
; -0.210 ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.029      ; 1.349      ;
; -0.208 ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.029      ; 1.351      ;
; -0.207 ; FPGA_BOARD_RESET-                        ; inst240         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.346      ; 2.669      ;
; -0.206 ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.028      ; 1.352      ;
; -0.206 ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 2.028      ; 1.352      ;
; -0.196 ; FPGA_BOARD_RESET-                        ; 74273:inst76|18 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.123      ; 3.041      ;
; -0.196 ; FPGA_BOARD_RESET-                        ; 74273:inst76|16 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.123      ; 3.041      ;
; -0.183 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst117|9  ; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.630      ; 2.551      ;
; -0.179 ; FPGA_BOARD_RESET-                        ; inst226         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.361      ; 2.712      ;
; -0.166 ; FPGA_BOARD_RESET-                        ; inst195         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.616      ; 2.480      ;
; -0.163 ; FPGA_BOARD_RESET-                        ; inst444         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.052      ; 1.919      ;
; -0.162 ; FPGA_BOARD_RESET-                        ; inst443         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.051      ; 1.919      ;
; -0.161 ; FPGA_BOARD_RESET-                        ; inst196         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.614      ; 2.483      ;
; -0.160 ; FPGA_BOARD_RESET-                        ; inst446         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.048      ; 1.918      ;
; -0.159 ; FPGA_BOARD_RESET-                        ; inst441         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.048      ; 1.919      ;
; -0.159 ; FPGA_BOARD_RESET-                        ; inst445         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.047      ; 1.918      ;
; -0.155 ; FPGA_BOARD_RESET-                        ; inst442         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.042      ; 1.917      ;
; -0.154 ; FPGA_BOARD_RESET-                        ; inst439         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.039      ; 1.915      ;
; -0.154 ; FPGA_BOARD_RESET-                        ; inst440         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.041      ; 1.917      ;
; -0.152 ; FPGA_BOARD_RESET-                        ; inst201         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.614      ; 2.492      ;
; -0.141 ; FPGA_BOARD_RESET-                        ; inst402         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.000      ; 1.889      ;
; -0.138 ; FPGA_BOARD_RESET-                        ; inst427         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.712      ; 1.104      ;
; -0.135 ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.711      ; 1.106      ;
; -0.134 ; FPGA_BOARD_RESET-                        ; 74273:inst76|15 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.107      ; 3.087      ;
; -0.134 ; FPGA_BOARD_RESET-                        ; 74273:inst76|12 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.107      ; 3.087      ;
; -0.133 ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.713      ; 1.110      ;
; -0.133 ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.712      ; 1.109      ;
; -0.133 ; FPGA_BOARD_RESET-                        ; inst428         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.711      ; 1.108      ;
; -0.133 ; FPGA_BOARD_RESET-                        ; inst432         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.712      ; 1.109      ;
; -0.132 ; FPGA_BOARD_RESET-                        ; inst429         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.713      ; 1.111      ;
; -0.116 ; FPGA_BOARD_RESET-                        ; inst158[3]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.976      ; 1.890      ;
; -0.094 ; FPGA_BOARD_RESET-                        ; inst426         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.696      ; 1.132      ;
; -0.092 ; FPGA_BOARD_RESET-                        ; inst158[7]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 1.844      ; 1.282      ;
; -0.091 ; FPGA_BOARD_RESET-                        ; inst194         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.676      ; 2.615      ;
; -0.082 ; FPGA_BOARD_RESET-                        ; 74273:inst76|19 ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.130      ; 3.162      ;
; -0.076 ; FPGA_BOARD_RESET-                        ; inst245         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.356      ; 2.810      ;
; -0.066 ; FPGA_BOARD_RESET-                        ; inst413         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.937      ; 1.901      ;
; -0.066 ; FPGA_BOARD_RESET-                        ; inst414         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.937      ; 1.901      ;
; -0.062 ; FPGA_BOARD_RESET-                        ; inst158[2]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.923      ; 1.891      ;
; -0.062 ; FPGA_BOARD_RESET-                        ; inst158[4]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.923      ; 1.891      ;
; -0.061 ; FPGA_BOARD_RESET-                        ; inst158[1]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.920      ; 1.889      ;
; -0.061 ; FPGA_BOARD_RESET-                        ; inst158[6]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.922      ; 1.891      ;
; -0.060 ; FPGA_BOARD_RESET-                        ; inst158[0]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.920      ; 1.890      ;
; -0.060 ; FPGA_BOARD_RESET-                        ; inst158[5]      ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.919      ; 1.889      ;
; -0.056 ; FPGA_BOARD_RESET-                        ; inst225         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; -0.500       ; 3.351      ; 2.825      ;
; -0.048 ; inst453                                  ; inst447         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 0.990      ; 1.036      ;
; 0.002  ; FPGA_BOARD_RESET-                        ; inst408         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.029      ; 2.061      ;
; 0.003  ; FPGA_BOARD_RESET-                        ; inst407         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.029      ; 2.062      ;
; 0.028  ; FPGA_BOARD_RESET-                        ; inst409         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.029      ; 2.087      ;
; 0.031  ; FPGA_BOARD_RESET-                        ; inst411         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.029      ; 2.090      ;
; 0.033  ; FPGA_BOARD_RESET-                        ; inst410         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.028      ; 2.091      ;
; 0.033  ; FPGA_BOARD_RESET-                        ; inst406         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 2.028      ; 2.091      ;
; 0.040  ; FPGA_BOARD_RESET-                        ; inst427         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.712      ; 1.782      ;
; 0.044  ; FPGA_BOARD_RESET-                        ; inst431         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.711      ; 1.785      ;
; 0.047  ; FPGA_BOARD_RESET-                        ; inst232         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 3.363      ; 3.440      ;
; 0.047  ; FPGA_BOARD_RESET-                        ; inst433         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.713      ; 1.790      ;
; 0.047  ; FPGA_BOARD_RESET-                        ; inst430         ; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n ; 0.000        ; 1.712      ; 1.789      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_S100_SERIAL_PORTS-'                                                                        ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+
; -0.294 ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.690      ; 1.426      ;
; -0.289 ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.741      ; 1.482      ;
; -0.257 ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.987      ; 1.760      ;
; -0.255 ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.986      ; 1.761      ;
; -0.247 ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.889      ; 1.672      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst228[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.740      ; 1.526      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.738      ; 1.524      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst228[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.737      ; 1.523      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.737      ; 1.523      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst228[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.741      ; 1.527      ;
; -0.244 ; FPGA_BOARD_RESET- ; inst228[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.741      ; 1.527      ;
; -0.223 ; FPGA_BOARD_RESET- ; inst328    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.959      ; 1.766      ;
; -0.220 ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.696      ; 1.506      ;
; -0.193 ; FPGA_BOARD_RESET- ; inst317[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.888      ; 1.725      ;
; -0.192 ; FPGA_BOARD_RESET- ; inst317[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.888      ; 1.726      ;
; -0.178 ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.190      ; 1.042      ;
; -0.170 ; FPGA_BOARD_RESET- ; inst270    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.647      ; 1.507      ;
; -0.164 ; FPGA_BOARD_RESET- ; inst275    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.594      ; 1.460      ;
; -0.161 ; FPGA_BOARD_RESET- ; inst317[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.890      ; 1.759      ;
; -0.160 ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.177      ; 1.047      ;
; -0.159 ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.174      ; 1.045      ;
; -0.157 ; FPGA_BOARD_RESET- ; inst317[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.888      ; 1.761      ;
; -0.154 ; FPGA_BOARD_RESET- ; inst317[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.889      ; 1.765      ;
; -0.153 ; FPGA_BOARD_RESET- ; inst333    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.877      ; 1.754      ;
; -0.145 ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.190      ; 1.075      ;
; -0.145 ; FPGA_BOARD_RESET- ; inst481[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.189      ; 1.074      ;
; -0.139 ; FPGA_BOARD_RESET- ; inst269    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.549      ; 1.440      ;
; -0.129 ; FPGA_BOARD_RESET- ; inst481[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.188      ; 1.089      ;
; -0.128 ; FPGA_BOARD_RESET- ; inst481[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.186      ; 1.088      ;
; -0.128 ; FPGA_BOARD_RESET- ; inst314[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.229      ; 1.131      ;
; -0.127 ; FPGA_BOARD_RESET- ; inst314[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.230      ; 1.133      ;
; -0.125 ; FPGA_BOARD_RESET- ; inst481[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.181      ; 1.086      ;
; -0.124 ; FPGA_BOARD_RESET- ; inst481[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.179      ; 1.085      ;
; -0.123 ; FPGA_BOARD_RESET- ; inst479[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.172      ; 1.079      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst481[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.177      ; 1.085      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst479[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.170      ; 1.078      ;
; -0.121 ; FPGA_BOARD_RESET- ; inst479[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.169      ; 1.078      ;
; -0.121 ; FPGA_BOARD_RESET- ; inst479[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.170      ; 1.079      ;
; -0.117 ; FPGA_BOARD_RESET- ; inst479[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.247      ; 1.160      ;
; -0.107 ; FPGA_BOARD_RESET- ; inst324    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.721      ; 1.644      ;
; -0.106 ; FPGA_BOARD_RESET- ; inst185[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.236      ; 1.160      ;
; -0.104 ; FPGA_BOARD_RESET- ; inst185[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.235      ; 1.161      ;
; -0.098 ; FPGA_BOARD_RESET- ; inst185[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.232      ; 1.164      ;
; -0.096 ; FPGA_BOARD_RESET- ; inst218    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.117      ; 1.051      ;
; -0.085 ; FPGA_BOARD_RESET- ; inst474    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.286      ; 1.231      ;
; -0.084 ; FPGA_BOARD_RESET- ; inst507    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.129      ; 1.075      ;
; -0.082 ; FPGA_BOARD_RESET- ; inst472    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.288      ; 1.236      ;
; -0.081 ; FPGA_BOARD_RESET- ; inst493    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.474      ; 1.423      ;
; -0.081 ; FPGA_BOARD_RESET- ; inst473    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.289      ; 1.238      ;
; -0.081 ; FPGA_BOARD_RESET- ; inst508    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.132      ; 1.081      ;
; -0.081 ; FPGA_BOARD_RESET- ; inst513    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.129      ; 1.078      ;
; -0.080 ; FPGA_BOARD_RESET- ; inst509    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.132      ; 1.082      ;
; -0.078 ; FPGA_BOARD_RESET- ; inst489    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.396      ; 1.348      ;
; -0.076 ; FPGA_BOARD_RESET- ; inst327    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.469      ; 1.423      ;
; -0.073 ; FPGA_BOARD_RESET- ; inst185[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.237      ; 1.194      ;
; -0.073 ; FPGA_BOARD_RESET- ; inst185[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.237      ; 1.194      ;
; -0.072 ; FPGA_BOARD_RESET- ; inst185[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.237      ; 1.195      ;
; -0.067 ; FPGA_BOARD_RESET- ; inst185[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.233      ; 1.196      ;
; -0.064 ; FPGA_BOARD_RESET- ; inst185[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.231      ; 1.197      ;
; -0.058 ; FPGA_BOARD_RESET- ; inst486    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.343      ; 1.315      ;
; -0.057 ; FPGA_BOARD_RESET- ; inst488    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.225      ; 1.198      ;
; -0.054 ; FPGA_BOARD_RESET- ; inst479[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.068      ; 1.044      ;
; -0.039 ; FPGA_BOARD_RESET- ; inst487    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.343      ; 1.334      ;
; -0.038 ; FPGA_BOARD_RESET- ; inst314[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.300      ; 1.292      ;
; -0.037 ; FPGA_BOARD_RESET- ; inst314[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.300      ; 1.293      ;
; -0.033 ; FPGA_BOARD_RESET- ; inst209    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.198      ; 1.195      ;
; -0.030 ; FPGA_BOARD_RESET- ; inst212    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.196      ; 1.196      ;
; -0.022 ; FPGA_BOARD_RESET- ; inst183[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.024      ; 1.032      ;
; -0.016 ; FPGA_BOARD_RESET- ; inst183[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.021      ; 1.035      ;
; -0.015 ; FPGA_BOARD_RESET- ; inst183[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.234      ; 1.249      ;
; -0.014 ; FPGA_BOARD_RESET- ; inst183[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.232      ; 1.248      ;
; -0.014 ; FPGA_BOARD_RESET- ; inst183[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.234      ; 1.250      ;
; -0.013 ; FPGA_BOARD_RESET- ; inst223[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.464      ; 1.481      ;
; -0.013 ; FPGA_BOARD_RESET- ; inst183[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.019      ; 1.036      ;
; -0.012 ; FPGA_BOARD_RESET- ; inst223[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.464      ; 1.482      ;
; -0.010 ; FPGA_BOARD_RESET- ; inst223[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.463      ; 1.483      ;
; -0.007 ; FPGA_BOARD_RESET- ; inst223[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.461      ; 1.484      ;
; -0.002 ; FPGA_BOARD_RESET- ; inst183[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.198      ; 1.226      ;
; 0.004  ; FPGA_BOARD_RESET- ; inst211    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.354      ; 1.388      ;
; 0.004  ; FPGA_BOARD_RESET- ; inst223[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.465      ; 1.499      ;
; 0.004  ; FPGA_BOARD_RESET- ; inst223[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.465      ; 1.499      ;
; 0.009  ; FPGA_BOARD_RESET- ; inst314[5] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.300      ; 1.339      ;
; 0.009  ; FPGA_BOARD_RESET- ; inst223[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.462      ; 1.501      ;
; 0.012  ; FPGA_BOARD_RESET- ; inst183[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.098      ; 1.140      ;
; 0.034  ; FPGA_BOARD_RESET- ; inst314[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.231      ; 1.295      ;
; 0.035  ; FPGA_BOARD_RESET- ; inst223[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.397      ; 1.462      ;
; 0.037  ; FPGA_BOARD_RESET- ; inst314[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.229      ; 1.296      ;
; 0.038  ; FPGA_BOARD_RESET- ; inst314[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; 0.000        ; 1.229      ; 1.297      ;
; 0.874  ; FPGA_BOARD_RESET- ; inst228[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.690      ; 2.094      ;
; 0.909  ; FPGA_BOARD_RESET- ; inst228[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.741      ; 2.180      ;
; 0.945  ; FPGA_BOARD_RESET- ; inst317[7] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.987      ; 2.462      ;
; 0.947  ; FPGA_BOARD_RESET- ; inst317[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.986      ; 2.463      ;
; 0.949  ; FPGA_BOARD_RESET- ; inst481[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.190      ; 1.669      ;
; 0.952  ; FPGA_BOARD_RESET- ; inst317[0] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.889      ; 2.371      ;
; 0.954  ; FPGA_BOARD_RESET- ; inst479[2] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.174      ; 1.658      ;
; 0.955  ; FPGA_BOARD_RESET- ; inst479[6] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.177      ; 1.662      ;
; 0.963  ; FPGA_BOARD_RESET- ; inst254    ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.696      ; 2.189      ;
; 0.983  ; FPGA_BOARD_RESET- ; inst228[1] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.738      ; 2.251      ;
; 0.983  ; FPGA_BOARD_RESET- ; inst481[3] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.190      ; 1.703      ;
; 0.983  ; FPGA_BOARD_RESET- ; inst228[4] ; FPGA_BOARD_RESET- ; FPGA_S100_SERIAL_PORTS- ; -0.500       ; 1.737      ; 2.250      ;
+--------+-------------------+------------+-------------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_UART_8255_SELECT-'                                                                        ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+
; -0.265 ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.100      ; 0.865      ;
; -0.264 ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.100      ; 0.866      ;
; -0.263 ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.101      ; 0.868      ;
; -0.262 ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.101      ; 0.869      ;
; -0.262 ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.102      ; 0.870      ;
; -0.203 ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.100      ; 0.927      ;
; -0.197 ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.048      ; 0.881      ;
; -0.195 ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.050      ; 0.885      ;
; -0.192 ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.100      ; 0.938      ;
; -0.182 ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.972      ; 0.820      ;
; -0.180 ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.256      ; 1.106      ;
; -0.166 ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.049      ; 0.913      ;
; -0.141 ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.169      ; 1.058      ;
; -0.141 ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.095      ; 0.984      ;
; -0.139 ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.093      ; 0.984      ;
; -0.139 ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.094      ; 0.985      ;
; -0.134 ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.090      ; 0.986      ;
; -0.133 ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.964      ; 0.861      ;
; -0.133 ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.089      ; 0.986      ;
; -0.133 ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.088      ; 0.985      ;
; -0.131 ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.088      ; 0.987      ;
; -0.127 ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.983      ; 0.886      ;
; -0.124 ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.150      ; 1.056      ;
; -0.124 ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.963      ; 0.869      ;
; -0.124 ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.963      ; 0.869      ;
; -0.124 ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.962      ; 0.868      ;
; -0.123 ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.961      ; 0.868      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.958      ; 0.866      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.957      ; 0.865      ;
; -0.122 ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.958      ; 0.866      ;
; -0.113 ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.932      ; 0.849      ;
; -0.113 ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.928      ; 0.845      ;
; -0.112 ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.928      ; 0.846      ;
; -0.112 ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.932      ; 0.850      ;
; -0.112 ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.933      ; 0.851      ;
; -0.111 ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.934      ; 0.853      ;
; -0.092 ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.979      ; 0.917      ;
; -0.092 ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 0.931      ; 0.869      ;
; -0.034 ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; 0.000        ; 1.442      ; 1.438      ;
; 0.863  ; FPGA_BOARD_RESET- ; inst291[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.100      ; 1.493      ;
; 0.864  ; FPGA_BOARD_RESET- ; inst291[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.100      ; 1.494      ;
; 0.866  ; FPGA_BOARD_RESET- ; inst291[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.101      ; 1.497      ;
; 0.868  ; FPGA_BOARD_RESET- ; inst291[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.101      ; 1.499      ;
; 0.868  ; FPGA_BOARD_RESET- ; inst291[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.102      ; 1.500      ;
; 0.906  ; FPGA_BOARD_RESET- ; inst299    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.048      ; 1.484      ;
; 0.910  ; FPGA_BOARD_RESET- ; inst301    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.050      ; 1.490      ;
; 0.911  ; FPGA_BOARD_RESET- ; inst291[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.972      ; 1.413      ;
; 0.918  ; FPGA_BOARD_RESET- ; inst291[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.100      ; 1.548      ;
; 0.925  ; FPGA_BOARD_RESET- ; inst291[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.100      ; 1.555      ;
; 0.945  ; FPGA_BOARD_RESET- ; inst363    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.256      ; 1.731      ;
; 0.957  ; FPGA_BOARD_RESET- ; inst307    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.049      ; 1.536      ;
; 0.963  ; FPGA_BOARD_RESET- ; inst400    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.964      ; 1.457      ;
; 0.966  ; FPGA_BOARD_RESET- ; inst356[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.983      ; 1.479      ;
; 0.980  ; FPGA_BOARD_RESET- ; inst354[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.963      ; 1.473      ;
; 0.981  ; FPGA_BOARD_RESET- ; inst354[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.963      ; 1.474      ;
; 0.981  ; FPGA_BOARD_RESET- ; inst354[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.962      ; 1.473      ;
; 0.981  ; FPGA_BOARD_RESET- ; inst354[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.961      ; 1.472      ;
; 0.982  ; FPGA_BOARD_RESET- ; inst354[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.958      ; 1.470      ;
; 0.982  ; FPGA_BOARD_RESET- ; inst354[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.957      ; 1.469      ;
; 0.982  ; FPGA_BOARD_RESET- ; inst354[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.958      ; 1.470      ;
; 0.997  ; FPGA_BOARD_RESET- ; inst356[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.928      ; 1.455      ;
; 0.997  ; FPGA_BOARD_RESET- ; inst356[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.932      ; 1.459      ;
; 0.997  ; FPGA_BOARD_RESET- ; inst356[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.928      ; 1.455      ;
; 0.998  ; FPGA_BOARD_RESET- ; inst356[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.932      ; 1.460      ;
; 0.999  ; FPGA_BOARD_RESET- ; inst356[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.934      ; 1.463      ;
; 0.999  ; FPGA_BOARD_RESET- ; inst356[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.933      ; 1.462      ;
; 1.000  ; FPGA_BOARD_RESET- ; inst289[3] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.094      ; 1.624      ;
; 1.005  ; FPGA_BOARD_RESET- ; inst289[2] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.090      ; 1.625      ;
; 1.007  ; FPGA_BOARD_RESET- ; inst289[4] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.089      ; 1.626      ;
; 1.007  ; FPGA_BOARD_RESET- ; inst289[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.150      ; 1.687      ;
; 1.008  ; FPGA_BOARD_RESET- ; inst289[6] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.088      ; 1.626      ;
; 1.014  ; FPGA_BOARD_RESET- ; inst302    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.169      ; 1.713      ;
; 1.014  ; FPGA_BOARD_RESET- ; inst289[1] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.095      ; 1.639      ;
; 1.016  ; FPGA_BOARD_RESET- ; inst289[0] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.093      ; 1.639      ;
; 1.023  ; FPGA_BOARD_RESET- ; inst289[5] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.088      ; 1.641      ;
; 1.025  ; FPGA_BOARD_RESET- ; inst300    ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.979      ; 1.534      ;
; 1.037  ; FPGA_BOARD_RESET- ; inst356[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 0.931      ; 1.498      ;
; 1.146  ; FPGA_BOARD_RESET- ; inst354[7] ; FPGA_BOARD_RESET- ; FPGA_UART_8255_SELECT- ; -0.500       ; 1.442      ; 2.118      ;
+--------+-------------------+------------+-------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_SPI_I2C_PORTS-'                                                                        ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node    ; Launch Clock      ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+
; -0.166 ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.242      ; 1.106      ;
; -0.165 ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.271      ; 1.136      ;
; -0.163 ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.272      ; 1.139      ;
; -0.162 ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.274      ; 1.142      ;
; -0.162 ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.272      ; 1.140      ;
; -0.162 ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.277      ; 1.145      ;
; -0.161 ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.274      ; 1.143      ;
; -0.161 ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; 0.000        ; 1.276      ; 1.145      ;
; 0.975  ; FPGA_BOARD_RESET- ; inst360    ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.242      ; 1.747      ;
; 0.986  ; FPGA_BOARD_RESET- ; inst277[1] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.271      ; 1.787      ;
; 0.988  ; FPGA_BOARD_RESET- ; inst277[0] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.272      ; 1.790      ;
; 0.989  ; FPGA_BOARD_RESET- ; inst277[2] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.274      ; 1.793      ;
; 0.989  ; FPGA_BOARD_RESET- ; inst277[3] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.274      ; 1.793      ;
; 0.989  ; FPGA_BOARD_RESET- ; inst277[4] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.272      ; 1.791      ;
; 0.990  ; FPGA_BOARD_RESET- ; inst277[5] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.277      ; 1.797      ;
; 0.990  ; FPGA_BOARD_RESET- ; inst277[6] ; FPGA_BOARD_RESET- ; FPGA_SPI_I2C_PORTS- ; -0.500       ; 1.276      ; 1.796      ;
+--------+-------------------+------------+-------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_INTERFACE_PORTS-'                                                                                                                                                                                   ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node         ; Launch Clock                                                                                     ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.042 ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.573      ; 3.145      ;
; -0.042 ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.573      ; 3.145      ;
; -0.027 ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.575      ; 3.162      ;
; -0.026 ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.574      ; 3.162      ;
; -0.015 ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.579      ; 3.178      ;
; -0.002 ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.566      ; 3.178      ;
; -0.002 ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.566      ; 3.178      ;
; 0.073  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.797      ; 2.984      ;
; 0.106  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 3.572      ; 3.292      ;
; 0.328  ; FPGA_BOARD_RESET-                        ; 74273:inst84|17 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.573      ; 4.015      ;
; 0.328  ; FPGA_BOARD_RESET-                        ; 74273:inst84|18 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.573      ; 4.015      ;
; 0.354  ; FPGA_BOARD_RESET-                        ; 74273:inst84|14 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.574      ; 4.042      ;
; 0.357  ; FPGA_BOARD_RESET-                        ; 74273:inst84|12 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.579      ; 4.050      ;
; 0.358  ; FPGA_BOARD_RESET-                        ; 74273:inst84|19 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.575      ; 4.047      ;
; 0.383  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.203      ; 2.700      ;
; 0.401  ; FPGA_BOARD_RESET-                        ; 74273:inst84|15 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.566      ; 4.081      ;
; 0.401  ; FPGA_BOARD_RESET-                        ; 74273:inst84|16 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.566      ; 4.081      ;
; 0.441  ; inst476                                  ; inst457         ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.757      ; 1.802      ;
; 0.496  ; FPGA_BOARD_RESET-                        ; 74273:inst84|13 ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 3.572      ; 4.182      ;
; 0.623  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.737      ; 1.974      ;
; 0.629  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.797      ; 3.645      ;
; 0.758  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.771      ; 3.643      ;
; 0.760  ; FPGA_BOARD_RESET-                        ; inst457         ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.771      ; 3.145      ;
; 0.794  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.226      ; 3.104      ;
; 0.813  ; FPGA_INTERFACE_PORTS-                    ; 7474:inst326|9  ; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.226      ; 2.643      ;
; 0.848  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.226      ; 3.293      ;
; 0.892  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.632      ; 2.138      ;
; 0.930  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.226      ; 2.770      ;
; 1.038  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst326|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.226      ; 2.983      ;
; 1.039  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.308      ; 3.461      ;
; 1.050  ; FPGA_BOARD_RESET-                        ; 7474:inst326|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.226      ; 3.390      ;
; 1.060  ; FPGA_BOARD_RESET-                        ; 7474:inst122|9  ; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.797      ; 3.471      ;
; 1.074  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.203      ; 3.391      ;
; 1.255  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.308      ; 3.677      ;
; 1.264  ; Microcomputer:inst|T80s:cpu1|RD_n        ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.203      ; 3.581      ;
; 1.270  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.308      ; 3.692      ;
; 1.304  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.737      ; 2.655      ;
; 1.411  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.737      ; 2.762      ;
; 1.426  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.737      ; 2.777      ;
; 1.431  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.308      ; 3.853      ;
; 1.458  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.203      ; 3.775      ;
; 1.514  ; Microcomputer:inst|T80s:cpu1|WR_n        ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.632      ; 2.760      ;
; 1.525  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; 7474:inst122|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; 0.000        ; 2.308      ; 3.947      ;
; 1.587  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.737      ; 2.938      ;
; 1.596  ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; 7474:inst122|9  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS- ; -0.500       ; 2.797      ; 4.112      ;
; 1.717  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.632      ; 2.963      ;
; 1.741  ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; 7474:inst326|9  ; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS- ; -0.500       ; 1.632      ; 2.987      ;
+--------+------------------------------------------+-----------------+--------------------------------------------------------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]'                                                                                                                                                                                        ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                            ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.104 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.643      ; 1.361      ;
; 0.116 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.647      ; 1.377      ;
; 0.116 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.647      ; 1.377      ;
; 0.116 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.647      ; 1.377      ;
; 0.173 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.635      ; 1.422      ;
; 0.173 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.635      ; 1.422      ;
; 0.173 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.635      ; 1.422      ;
; 0.173 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.635      ; 1.422      ;
; 0.173 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.635      ; 1.422      ;
; 0.173 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.635      ; 1.422      ;
; 0.253 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|busy       ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.643      ; 2.010      ;
; 0.292 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|state      ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.647      ; 2.053      ;
; 0.292 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|ss_n[0]    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.647      ; 2.053      ;
; 0.292 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|mosi~en    ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.647      ; 2.053      ;
; 0.366 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[5] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.635      ; 2.115      ;
; 0.366 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[4] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.635      ; 2.115      ;
; 0.366 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[2] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.635      ; 2.115      ;
; 0.366 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[1] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.635      ; 2.115      ;
; 0.366 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[3] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.635      ; 2.115      ;
; 0.366 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[0] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.635      ; 2.115      ;
; 1.336 ; spi_16bit_master:inst74|busy ; inst389                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.039      ; 1.459      ;
; 1.512 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.643      ; 2.769      ;
; 1.521 ; spi_16bit_master:inst74|busy ; inst379                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 0.019      ; 1.624      ;
; 1.556 ; FPGA_BOARD_RESET-            ; inst389                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.643      ; 3.313      ;
; 1.714 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.623      ; 2.951      ;
; 1.741 ; FPGA_BOARD_RESET-            ; inst379                            ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.623      ; 3.478      ;
; 1.930 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.634      ; 3.178      ;
; 1.930 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; -0.500       ; 1.634      ; 3.178      ;
; 2.302 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[6] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.634      ; 4.050      ;
; 2.302 ; FPGA_BOARD_RESET-            ; spi_16bit_master:inst74|rx_data[7] ; FPGA_BOARD_RESET-                                                                               ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] ; 0.000        ; 1.634      ; 4.050      ;
+-------+------------------------------+------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'FPGA_BOARD_RESET-'                                                                                                                       ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node           ; Launch Clock                        ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+
; 0.342 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; 0.000        ; 1.503      ; 2.064      ;
; 0.715 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[5] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.014      ; 1.843      ;
; 0.730 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[6] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.014      ; 1.858      ;
; 0.797 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.014      ; 1.925      ;
; 0.891 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[7] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.014      ; 2.019      ;
; 0.919 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[3] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 1.014      ; 2.047      ;
; 0.927 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.909      ; 1.950      ;
; 0.952 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[2] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.909      ; 1.975      ;
; 0.979 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[0] ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.909      ; 2.002      ;
; 1.025 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; inst144~_emulated ; Microcomputer:inst|T80s:cpu1|IORQ_n ; FPGA_BOARD_RESET- ; -0.500       ; 1.503      ; 2.247      ;
; 1.096 ; Microcomputer:inst|T80s:cpu1|RD_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.909      ; 2.119      ;
; 1.145 ; Microcomputer:inst|T80s:cpu1|WR_n        ; inst144~_emulated ; Microcomputer:inst|cpuClock         ; FPGA_BOARD_RESET- ; 0.000        ; 0.909      ; 2.168      ;
+-------+------------------------------------------+-------------------+-------------------------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Microcomputer:inst|cpuClock'                                                                                                                                                          ;
+-------+------------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                              ; Launch Clock                        ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+
; 0.448 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.010      ; 1.542      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.000      ; 1.570      ;
; 0.486 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.000      ; 1.570      ;
; 0.489 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|IORQ_n                  ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.003      ; 1.576      ;
; 0.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.015      ; 1.634      ;
; 0.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|BTR_r            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.015      ; 1.634      ;
; 0.535 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[7]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.015      ; 1.634      ;
; 0.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[0]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.017      ; 1.637      ;
; 0.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[7]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.017      ; 1.637      ;
; 0.536 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ISet[1]          ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.017      ; 1.637      ;
; 0.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[6]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.018      ; 1.640      ;
; 0.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|R[7]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.018      ; 1.640      ;
; 0.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[4]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.018      ; 1.640      ;
; 0.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.018      ; 1.640      ;
; 0.538 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[7]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.018      ; 1.640      ;
; 0.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[6]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.019      ; 1.650      ;
; 0.547 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[7]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.019      ; 1.650      ;
; 0.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[2]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.010      ; 1.670      ;
; 0.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[1]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.010      ; 1.670      ;
; 0.576 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycle[1]        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.010      ; 1.670      ;
; 0.577 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[6]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.015      ; 1.676      ;
; 0.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[1]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.671      ;
; 0.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[1]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.671      ;
; 0.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[6]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.671      ;
; 0.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IntE_FF2         ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.671      ;
; 0.580 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[7]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.671      ;
; 0.584 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[5]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.677      ;
; 0.587 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[3]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.682      ;
; 0.587 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[4]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.682      ;
; 0.587 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[7]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.682      ;
; 0.587 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|TmpAddr[5]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.682      ;
; 0.589 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[7]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.004      ; 1.677      ;
; 0.590 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[1]    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.022      ; 1.696      ;
; 0.590 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[0]    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.022      ; 1.696      ;
; 0.590 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Pre_XY_F_M[2]    ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.022      ; 1.696      ;
; 0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[2]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.681      ;
; 0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.681      ;
; 0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[0]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.681      ;
; 0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PC[0]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.005      ; 1.680      ;
; 0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Z16_r            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.681      ;
; 0.591 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|DO[0]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.695      ;
; 0.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[4]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.685      ;
; 0.595 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[4]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.685      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[6]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.693      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[2]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.693      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[7]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.693      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[0]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.693      ;
; 0.598 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|IR[4]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[11]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[12]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[13]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[14]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[15]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[9]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[6]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.019      ; 1.703      ;
; 0.600 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|SP[10]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.693      ;
; 0.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[6]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.018      ; 1.705      ;
; 0.603 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|F[3]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.008      ; 1.695      ;
; 0.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[0]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.696      ;
; 0.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_State[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.696      ;
; 0.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Alternate        ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.696      ;
; 0.605 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|XY_Ind           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.007      ; 1.696      ;
; 0.607 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[3]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.697      ;
; 0.607 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Read_To_Reg_r[4] ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.697      ;
; 0.607 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Save_ALU_r       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.006      ; 1.697      ;
; 0.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ALU_Op_r[1]      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.702      ;
; 0.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[0]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.005      ; 1.698      ;
; 0.609 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|MCycles[1]       ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.005      ; 1.698      ;
; 0.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[4]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.705      ;
; 0.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[0]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.705      ;
; 0.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[8]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.705      ;
; 0.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[3]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.705      ;
; 0.610 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[11]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.011      ; 1.705      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[0]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[0]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|I[1]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.705      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[1]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[1]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[2]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[2]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[4]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[4]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[5]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[5]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[9]             ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.705      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[5]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.705      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Fp[3]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.009      ; 1.705      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[3]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|ACC[3]           ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.612 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|Ap[6]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.020      ; 1.716      ;
; 0.618 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.604      ; 2.431      ;
; 0.620 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|T80:u0|A[12]            ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.115      ; 1.819      ;
; 0.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[2]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.021      ; 1.738      ;
; 0.633 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[1]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.021      ; 1.738      ;
; 0.638 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|T80:u0|PreserveC_r      ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 0.999      ; 1.721      ;
; 0.656 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 2.459      ;
; 0.656 ; Microcomputer:inst|T80s:cpu1|IORQ_n      ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; Microcomputer:inst|T80s:cpu1|IORQ_n ; Microcomputer:inst|cpuClock ; 0.000        ; 1.594      ; 2.459      ;
; 0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[4] ; Microcomputer:inst|T80s:cpu1|DI_Reg[5]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.028      ; 1.770      ;
; 0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[3]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.105      ; 1.847      ;
; 0.658 ; Microcomputer:inst|T80s:cpu1|T80:u0|A[1] ; Microcomputer:inst|T80s:cpu1|DI_Reg[4]               ; Microcomputer:inst|cpuClock         ; Microcomputer:inst|cpuClock ; 0.000        ; 1.105      ; 1.847      ;
+-------+------------------------------------------+------------------------------------------------------+-------------------------------------+-----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard_to_ascii:inst37|ascii_new'                                                                        ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node           ; To Node ; Launch Clock        ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+
; 0.512 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 1.003      ; 1.619      ;
; 0.626 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; 0.000        ; 1.003      ; 1.733      ;
; 1.592 ; FPGA_BOARD_RESET-   ; inst295 ; FPGA_BOARD_RESET-   ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 1.003      ; 2.199      ;
; 1.715 ; FPGA_SPI_I2C_PORTS- ; inst295 ; FPGA_SPI_I2C_PORTS- ; ps2_keyboard_to_ascii:inst37|ascii_new ; -0.500       ; 1.003      ; 2.322      ;
+-------+---------------------+---------+---------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK_50'                                                                                                ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node         ; Launch Clock      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.563 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.126      ; 1.803      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.602 ; FPGA_BOARD_RESET-                ; 74164:inst45|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.841      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.605 ; FPGA_BOARD_RESET-                ; 74164:inst119|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.844      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.610 ; FPGA_BOARD_RESET-                ; 74164:inst88|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.849      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|5 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|6 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|7 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|8 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.632 ; FPGA_BOARD_RESET-                ; 74164:inst107|9 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.125      ; 1.871      ;
; 0.656 ; FPGA_BOARD_RESET-                ; 74164:inst129|3 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.901      ;
; 0.656 ; FPGA_BOARD_RESET-                ; 74164:inst129|4 ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.131      ; 1.901      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|3  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|4  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|5  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|6  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|7  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|8  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 0.699 ; FPGA_BOARD_RESET-                ; 74164:inst43|9  ; FPGA_BOARD_RESET- ; CLK_50      ; 0.000        ; 1.118      ; 1.931      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|9 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|8 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|7 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|6 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|5 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.002 ; uart:inst106|tx_state.TX_IDLE    ; 74164:inst107|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.036      ; 1.122      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.107 ; WIFI_uart:inst1|tx_state.TX_IDLE ; 74164:inst45|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.225      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; uart:inst90|tx_state.TX_IDLE     ; 74164:inst88|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.040      ; 1.282      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.169 ; uart:325|my_recv_state           ; 74164:inst43|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.044      ; 1.297      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|3  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|4  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|5  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|6  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|7  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|8  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.190 ; uart:inst14|tx_state.TX_IDLE     ; 74164:inst47|9  ; CLK_50            ; CLK_50      ; 0.000        ; 0.034      ; 1.308      ;
; 1.227 ; uart:inst13|tx_state.TX_IDLE     ; 74164:inst129|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.047      ; 1.358      ;
; 1.227 ; uart:inst13|tx_state.TX_IDLE     ; 74164:inst129|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.047      ; 1.358      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|3 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|4 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|5 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|6 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|7 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|8 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.536 ; uart:inst120|tx_state.TX_IDLE    ; 74164:inst119|9 ; CLK_50            ; CLK_50      ; 0.000        ; 0.038      ; 1.658      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|3  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|4  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|5  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|6  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|7  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|8  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.668 ; FPGA_BOARD_RESET-                ; 74164:inst47|9  ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.126      ; 2.408      ;
; 1.680 ; FPGA_BOARD_RESET-                ; 74164:inst119|3 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.125      ; 2.419      ;
; 1.680 ; FPGA_BOARD_RESET-                ; 74164:inst119|4 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.125      ; 2.419      ;
; 1.680 ; FPGA_BOARD_RESET-                ; 74164:inst119|5 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.125      ; 2.419      ;
; 1.680 ; FPGA_BOARD_RESET-                ; 74164:inst119|6 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.125      ; 2.419      ;
; 1.680 ; FPGA_BOARD_RESET-                ; 74164:inst119|7 ; FPGA_BOARD_RESET- ; CLK_50      ; -0.500       ; 1.125      ; 2.419      ;
+-------+----------------------------------+-----------------+-------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]'                                                                                                                                                   ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.928 ; inst453           ; inst449 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.024      ; 1.036      ;
; 0.930 ; inst453           ; inst453 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.022      ; 1.036      ;
; 1.231 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.996      ; 2.331      ;
; 1.231 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.996      ; 2.331      ;
; 1.693 ; inst476           ; inst461 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.025      ; 1.802      ;
; 1.696 ; inst476           ; inst476 ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 0.022      ; 1.802      ;
; 1.974 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.067      ; 3.145      ;
; 1.974 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0.000        ; 1.067      ; 3.145      ;
; 2.402 ; FPGA_BOARD_RESET- ; inst449 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.996      ; 3.002      ;
; 2.402 ; FPGA_BOARD_RESET- ; inst453 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 0.996      ; 3.002      ;
; 2.972 ; FPGA_BOARD_RESET- ; inst461 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.067      ; 3.643      ;
; 2.972 ; FPGA_BOARD_RESET- ; inst476 ; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -0.500       ; 1.067      ; 3.643      ;
+-------+-------------------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------+---------+----------+----------+---------------------+
; Clock                                                                                             ; Setup     ; Hold    ; Recovery ; Removal  ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+-----------+---------+----------+----------+---------------------+
; Worst-case Slack                                                                                  ; -13.947   ; -0.815  ; -5.412   ; -1.902   ; -4.255              ;
;  CLK_50                                                                                           ; -4.707    ; -0.114  ; -1.860   ; 0.563    ; 9.200               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -3.255    ; 0.278   ; -4.337   ; 0.928    ; -1.487              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -5.660    ; -0.348  ; -4.411   ; -0.287   ; -1.487              ;
;  FPGA_BOARD_RESET-                                                                                ; N/A       ; N/A     ; -2.797   ; 0.342    ; -3.000              ;
;  FPGA_INTERFACE_PORTS-                                                                            ; N/A       ; N/A     ; -4.471   ; -0.627   ; -3.000              ;
;  FPGA_S100_SERIAL_PORTS-                                                                          ; -1.109    ; -0.284  ; -0.882   ; -0.683   ; -3.000              ;
;  FPGA_SPI_I2C_PORTS-                                                                              ; -0.686    ; -0.218  ; -0.640   ; -0.349   ; -3.000              ;
;  FPGA_UART_8255_SELECT-                                                                           ; -2.658    ; 0.071   ; -2.199   ; -0.696   ; -3.000              ;
;  Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -4.165    ; -0.815  ; -5.412   ; -1.902   ; -4.255              ;
;  Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -2.171    ; 0.338   ; N/A      ; N/A      ; -3.201              ;
;  Microcomputer:inst|cpuClock                                                                      ; -13.947   ; -0.549  ; -5.371   ; 0.448    ; -1.487              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -2.007    ; 0.292   ; N/A      ; N/A      ; 249.715             ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 46.523    ; 0.293   ; N/A      ; N/A      ; 24.719              ;
;  ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; N/A       ; N/A     ; -1.640   ; 0.512    ; -1.487              ;
;  ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -0.855    ; 0.205   ; N/A      ; N/A      ; -1.487              ;
; Design-wide TNS                                                                                   ; -5569.82  ; -18.939 ; -941.184 ; -109.493 ; -1095.793           ;
;  CLK_50                                                                                           ; -1164.424 ; -2.410  ; -75.981  ; 0.000    ; 0.000               ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; -5.873    ; 0.000   ; -14.682  ; 0.000    ; -6.246              ;
;  Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; -356.023  ; -0.605  ; -15.331  ; -1.631   ; -118.960            ;
;  FPGA_BOARD_RESET-                                                                                ; N/A       ; N/A     ; -2.797   ; 0.000    ; -4.577              ;
;  FPGA_INTERFACE_PORTS-                                                                            ; N/A       ; N/A     ; -21.111  ; -0.627   ; -22.813             ;
;  FPGA_S100_SERIAL_PORTS-                                                                          ; -26.208   ; -3.193  ; -56.188  ; -17.708  ; -30.069             ;
;  FPGA_SPI_I2C_PORTS-                                                                              ; -2.623    ; -1.510  ; -4.789   ; -2.761   ; -6.507              ;
;  FPGA_UART_8255_SELECT-                                                                           ; -19.430   ; 0.000   ; -21.738  ; -15.249  ; -13.841             ;
;  Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; -160.870  ; -12.861 ; -83.803  ; -71.619  ; -300.289            ;
;  Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; -57.668   ; 0.000   ; N/A      ; N/A      ; -105.406            ;
;  Microcomputer:inst|cpuClock                                                                      ; -3760.312 ; -0.928  ; -666.439 ; 0.000    ; -514.596            ;
;  inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; -14.584   ; 0.000   ; N/A      ; N/A      ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 0.000     ; 0.000   ; N/A      ; N/A      ; 0.000               ;
;  ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; N/A       ; N/A     ; -1.640   ; 0.000    ; -1.518              ;
;  ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; -1.805    ; 0.000   ; N/A      ; N/A      ; -16.357             ;
+---------------------------------------------------------------------------------------------------+-----------+---------+----------+----------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR7-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR6-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR5-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR4-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR3-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR2-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR1-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BAR0-               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUZZER              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FX_RST              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST2               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST1               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------------------+
; Input Transition Times                                                      ;
+--------------------------+--------------+-----------------+-----------------+
; Pin                      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------------------+--------------+-----------------+-----------------+
; FPGA_S100_SERIAL_PORTS-  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_sOUT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_pWR-                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A3                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_sINP                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_HIGH_ADDRESS_LINES- ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A0                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_A2                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_UART_8255_SELECT-   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_INTERFACE_PORTS-    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_pDBIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_SPI_I2C_PORTS-      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PRN_BUSY         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_BOARD_RESET-        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO1                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO0                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO2                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO3                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PRN_ACK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO7                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DFP_BUSY                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; MONITOR_TX               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FX_SOUND_PORT_TX         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DFP_SOUND_PORT_TX        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; WIFI_TX                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_SERIAL_TX_A         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; USB_PORT_TX              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_SPEECH_RX           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP4             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP2             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO5                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO4                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP3             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP7             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S100_DO6                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP1             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP6             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_DIP5             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RTC_SPI_SO               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PS2_CLK          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_IN_PS2_DATA         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+--------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR7-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR6-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR5-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR4-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR3-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR2-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BAR1-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; BAR0-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; BUZZER              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FX_RST              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; TEST2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TEST1               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR7-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR6-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR5-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR4-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR3-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR2-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BAR1-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; BAR0-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; BUZZER              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FX_RST              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; TEST2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TEST1               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FPGA_DTR            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI0            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI1            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI3            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI4            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI5            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI6            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DI7            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; F_BOARD_ACTIVE-     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; MONITOR_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR7-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR6-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR5-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR4-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR3-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR2-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BAR1-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; BAR0-               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S100_DATA_OUT-      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; S100_DATA_IN-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RTC_CS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RTC_SPI_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; RTC_SPI_SI          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_OUT_PRN_4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_OUT_PRN_STROBE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BUZZER              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; FX_SOUND_PORT_RX    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FX_VOL_PLUS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FX_VOL_MINUS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DFP_SOUND_PORT_RX   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DFP_ADKEY1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DFP_ADKEY2          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DFP_IO1             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DFP_IO2             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; MONITOR_RX          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_PRN_ACK-        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_PRN_BUSY-       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FX_RST              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; WIFI_RX             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; WIFI_RST            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SERIAL_DTR-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SERIAL_RX_A    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SERIAL_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SPEECH_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FPGA_SPEECH_CTS-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; USB_PORT_DTR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; USB_PORT_RX         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; USB_PORT_CTS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FPGA_8255_SELECT-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; BI_OUTPUT_ENABLE-   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; BI_INPUT_ENABLE-    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; TEST2               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TEST1               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 585140   ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 1064     ; 1064     ; 0        ; 0        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; CLK_50                                                                                           ; 40       ; 8        ; 0        ; 0        ;
; FPGA_UART_8255_SELECT-                                                                           ; CLK_50                                                                                           ; 19       ; 3        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; CLK_50                                                                                           ; 178      ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; CLK_50                                                                                           ; 4        ; 12       ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; CLK_50                                                                                           ; 24       ; 24       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; CLK_50                                                                                           ; 25       ; 132      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 3658     ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 65       ; 65       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 2        ; 16       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0        ; 1        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_S100_SERIAL_PORTS-                                                                          ; 48       ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 7        ; 0        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_UART_8255_SELECT-                                                                           ; 23       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 9        ; 9        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 143      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 326      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|cpuClock                                                                      ; 16       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 18       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 5886830  ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 469      ; 555      ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 204      ; 92       ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 12       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 0        ; 9        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 10       ; 0        ; 42       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 482      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 585140   ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 1064     ; 1064     ; 0        ; 0        ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; CLK_50                                                                                           ; 40       ; 8        ; 0        ; 0        ;
; FPGA_UART_8255_SELECT-                                                                           ; CLK_50                                                                                           ; 19       ; 3        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; CLK_50                                                                                           ; 178      ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; CLK_50                                                                                           ; 4        ; 12       ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; CLK_50                                                                                           ; 24       ; 24       ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; CLK_50                                                                                           ; 1        ; 1        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; CLK_50                                                                                           ; 25       ; 132      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 3658     ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 65       ; 65       ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 2        ; 16       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 0        ; 1        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_S100_SERIAL_PORTS-                                                                          ; 48       ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 7        ; 0        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; FPGA_SPI_I2C_PORTS-                                                                              ; 1        ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; FPGA_UART_8255_SELECT-                                                                           ; 23       ; 0        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 9        ; 9        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 1        ; 1        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; 143      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; 326      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|cpuClock                                                                      ; 16       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 0        ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 2        ; 18       ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 5886830  ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 469      ; 555      ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 204      ; 92       ; 0        ; 0        ;
; CLK_50                                                                                           ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 12       ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 0        ; 0        ; 9        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 10       ; 0        ; 42       ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; 482      ; 0        ; 0        ; 0        ;
; CLK_50                                                                                           ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; 0        ; 0        ; 0        ; 10       ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 44       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 44       ; 44       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 14       ; 14       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 4        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_BOARD_RESET-                                                                                ; 11       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_BOARD_RESET-                                                                                ; 2        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 1        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS-                                                                            ; 1        ; 1        ; 10       ; 10       ;
; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 2        ; 2        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS-                                                                            ; 9        ; 0        ; 9        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS-                                                                            ; 2        ; 2        ; 1        ; 1        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_S100_SERIAL_PORTS-                                                                          ; 88       ; 88       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_SPI_I2C_PORTS-                                                                              ; 8        ; 8        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_UART_8255_SELECT-                                                                           ; 39       ; 39       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 1584     ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 1        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 14       ; 14       ; 63       ; 63       ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 6        ; 6        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 27       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 3        ; 3        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; 44       ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; CLK_50                                                                                           ; 44       ; 44       ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 0        ; 2        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; 0        ; 0        ; 14       ; 14       ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; 4        ; 4        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_BOARD_RESET-                                                                                ; 11       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_BOARD_RESET-                                                                                ; 2        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 1        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_INTERFACE_PORTS-                                                                            ; 1        ; 1        ; 10       ; 10       ;
; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS-                                                                            ; 0        ; 0        ; 2        ; 2        ;
; Microcomputer:inst|cpuClock                                                                      ; FPGA_INTERFACE_PORTS-                                                                            ; 9        ; 0        ; 9        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; FPGA_INTERFACE_PORTS-                                                                            ; 2        ; 2        ; 1        ; 1        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_S100_SERIAL_PORTS-                                                                          ; 88       ; 88       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_SPI_I2C_PORTS-                                                                              ; 8        ; 8        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_UART_8255_SELECT-                                                                           ; 39       ; 39       ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; 1584     ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|cpuClock                                                                      ; 176      ; 176      ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 0        ; 2        ; 0        ; 0        ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 1        ; 0        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 14       ; 14       ; 63       ; 63       ;
; FPGA_INTERFACE_PORTS-                                                                            ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 6        ; 6        ; 0        ; 0        ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 27       ; 0        ; 0        ; 0        ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; 3        ; 3        ; 0        ; 0        ;
; FPGA_BOARD_RESET-                                                                                ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
; FPGA_SPI_I2C_PORTS-                                                                              ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; 1        ; 1        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 1960  ; 1960 ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 295   ; 295  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                           ; Clock                                                                                            ; Type      ; Status      ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+
; CLK_50                                                                                           ; CLK_50                                                                                           ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]  ; Base      ; Constrained ;
; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] ; Base      ; Constrained ;
; FPGA_BOARD_RESET-                                                                                ; FPGA_BOARD_RESET-                                                                                ; Base      ; Constrained ;
; FPGA_INTERFACE_PORTS-                                                                            ; FPGA_INTERFACE_PORTS-                                                                            ; Base      ; Constrained ;
; FPGA_S100_SERIAL_PORTS-                                                                          ; FPGA_S100_SERIAL_PORTS-                                                                          ; Base      ; Constrained ;
; FPGA_SPI_I2C_PORTS-                                                                              ; FPGA_SPI_I2C_PORTS-                                                                              ; Base      ; Constrained ;
; FPGA_UART_8255_SELECT-                                                                           ; FPGA_UART_8255_SELECT-                                                                           ; Base      ; Constrained ;
; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Microcomputer:inst|T80s:cpu1|IORQ_n                                                              ; Base      ; Constrained ;
; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Microcomputer:inst|T80s:cpu1|MREQ_n                                                              ; Base      ; Constrained ;
; Microcomputer:inst|cpuClock                                                                      ; Microcomputer:inst|cpuClock                                                                      ; Base      ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Generated ; Constrained ;
; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; inst4|altpll_component|auto_generated|pll1|clk[2]                                                ; Generated ; Constrained ;
; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; ps2_keyboard_to_ascii:inst37|ascii_new                                                           ; Base      ; Constrained ;
; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result        ; Base      ; Constrained ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                       ;
+--------------------------+--------------------------------------------------------------------------------------+
; Input Port               ; Comment                                                                              ;
+--------------------------+--------------------------------------------------------------------------------------+
; DFP_BUSY                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_TX        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BOARD_RESET-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_INTERFACE_PORTS-    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP1             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP2             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP3             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP4             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP5             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP6             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP7             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_S100_SERIAL_PORTS-  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_TX_A         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_RX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPI_I2C_PORTS-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_UART_8255_SELECT-   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_TX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_TX               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A0                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A1                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A2                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A3                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_HIGH_ADDRESS_LINES- ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pDBIN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pWR-                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sINP                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sOUT                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_TX              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_TX                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BAR0-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR1-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR2-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR3-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR4-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR5-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR6-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR7-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_INPUT_ENABLE-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_OUTPUT_ENABLE-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_RX   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_8255_SELECT-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DTR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_DTR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_RX_A    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_RST              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_RX    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_MINUS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_PLUS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_ACK-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_BUSY-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_CTS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_RX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_IN-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_OUT-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_CTS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_DTR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_RX         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RST            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RX             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                       ;
+--------------------------+--------------------------------------------------------------------------------------+
; Input Port               ; Comment                                                                              ;
+--------------------------+--------------------------------------------------------------------------------------+
; DFP_BUSY                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_TX        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_BOARD_RESET-        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_INTERFACE_PORTS-    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP1             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP2             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP3             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP4             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP5             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP6             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_DIP7             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_ACK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PRN_BUSY         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_CLK          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_IN_PS2_DATA         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_S100_SERIAL_PORTS-  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_TX_A         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_RX           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPI_I2C_PORTS-      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_UART_8255_SELECT-   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_TX         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_TX               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SO               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A0                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A1                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A2                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_A3                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO0                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO1                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO2                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO3                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO4                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO5                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO6                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DO7                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_HIGH_ADDRESS_LINES- ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pDBIN               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_pWR-                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sINP                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_sOUT                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_TX              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_TX                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; BAR0-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR1-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR2-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR3-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR4-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR5-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR6-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BAR7-               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_INPUT_ENABLE-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BI_OUTPUT_ENABLE-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BUZZER              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_ADKEY2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO1             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_IO2             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DFP_SOUND_PORT_RX   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_8255_SELECT-   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_DTR            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_OUT_PRN_STROBE ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_DTR-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SERIAL_RX_A    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_CTS-    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_SPEECH_TX      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_RST              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_SOUND_PORT_RX    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_MINUS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FX_VOL_PLUS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F_BOARD_ACTIVE-     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_ACK-        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_PRN_BUSY-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_CTS         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MONITOR_RX          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_CS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_CLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RTC_SPI_SI          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_IN-       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DATA_OUT-      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI0            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI1            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI2            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI3            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI4            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI5            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI6            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; S100_DI7            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST1               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TEST2               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_CTS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_DTR        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USB_PORT_RX         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RST            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WIFI_RX             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Sun Nov 19 12:42:39 2023
Info: Command: quartus_sta SUPER_IO_BOARD -c SUPER_IO_BOARD
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 208 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SUPER_IO_BOARD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50 CLK_50
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[2]} {inst4|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|cpuClock Microcomputer:inst|cpuClock
    Info (332105): create_clock -period 1.000 -name FPGA_INTERFACE_PORTS- FPGA_INTERFACE_PORTS-
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|T80s:cpu1|IORQ_n Microcomputer:inst|T80s:cpu1|IORQ_n
    Info (332105): create_clock -period 1.000 -name FPGA_BOARD_RESET- FPGA_BOARD_RESET-
    Info (332105): create_clock -period 1.000 -name FPGA_S100_SERIAL_PORTS- FPGA_S100_SERIAL_PORTS-
    Info (332105): create_clock -period 1.000 -name Microcomputer:inst|T80s:cpu1|MREQ_n Microcomputer:inst|T80s:cpu1|MREQ_n
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8]
    Info (332105): create_clock -period 1.000 -name FPGA_UART_8255_SELECT- FPGA_UART_8255_SELECT-
    Info (332105): create_clock -period 1.000 -name FPGA_SPI_I2C_PORTS- FPGA_SPI_I2C_PORTS-
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst37|ascii_new ps2_keyboard_to_ascii:inst37|ascii_new
    Info (332105): create_clock -period 1.000 -name Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.947
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.947           -3760.312 Microcomputer:inst|cpuClock 
    Info (332119):    -5.660            -356.023 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -4.707           -1164.424 CLK_50 
    Info (332119):    -4.165            -160.870 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -3.255              -5.873 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.658             -19.430 FPGA_UART_8255_SELECT- 
    Info (332119):    -2.171             -57.668 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -2.007             -14.584 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.109             -26.208 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.855              -1.805 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -0.686              -2.623 FPGA_SPI_I2C_PORTS- 
    Info (332119):    46.523               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.764             -10.998 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.549              -0.928 Microcomputer:inst|cpuClock 
    Info (332119):    -0.348              -0.605 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -0.092              -0.624 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.078              -0.530 FPGA_S100_SERIAL_PORTS- 
    Info (332119):     0.050               0.000 CLK_50 
    Info (332119):     0.215               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.528               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.558               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.727               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):     0.737               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.814               0.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
Info (332146): Worst-case recovery slack is -5.412
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.412             -83.803 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -5.371            -666.439 Microcomputer:inst|cpuClock 
    Info (332119):    -4.471             -19.942 FPGA_INTERFACE_PORTS- 
    Info (332119):    -4.411             -15.251 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -4.337             -14.682 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.797              -2.797 FPGA_BOARD_RESET- 
    Info (332119):    -2.199             -16.259 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.860             -75.981 CLK_50 
    Info (332119):    -1.640              -1.640 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):    -0.882             -40.584 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.594              -3.806 FPGA_SPI_I2C_PORTS- 
Info (332146): Worst-case removal slack is -1.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.902             -71.619 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.696             -15.249 FPGA_UART_8255_SELECT- 
    Info (332119):    -0.681             -17.708 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.525              -0.525 FPGA_INTERFACE_PORTS- 
    Info (332119):    -0.349              -2.761 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.287              -1.631 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     1.011               0.000 FPGA_BOARD_RESET- 
    Info (332119):     1.050               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     1.304               0.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     1.584               0.000 CLK_50 
    Info (332119):     2.178               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -4.255
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.255            -300.289 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -3.201            -105.406 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -3.000             -19.357 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.000              -4.487 FPGA_BOARD_RESET- 
    Info (332119):    -3.000              -3.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.487            -514.502 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -118.960 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -5.948 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.487 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     9.597               0.000 CLK_50 
    Info (332119):    24.720               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.715               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.074
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.074           -3517.402 Microcomputer:inst|cpuClock 
    Info (332119):    -5.270            -330.386 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -4.464           -1044.113 CLK_50 
    Info (332119):    -4.022            -150.244 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -2.906              -5.165 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.402             -13.714 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.959             -55.504 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -1.590             -11.240 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.983             -16.879 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.818              -1.229 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -0.598              -1.216 FPGA_SPI_I2C_PORTS- 
    Info (332119):    46.928               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.815             -12.861 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.535              -0.920 Microcomputer:inst|cpuClock 
    Info (332119):    -0.284              -3.193 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.275              -0.455 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -0.218              -1.510 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.071               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.148               0.000 CLK_50 
    Info (332119):     0.433               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.495               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.606               0.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):     0.670               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):     0.685               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is -4.995
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.995            -625.301 Microcomputer:inst|cpuClock 
    Info (332119):    -4.902             -83.660 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -4.355             -15.331 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -4.240             -21.111 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.885             -13.052 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.590              -2.590 FPGA_BOARD_RESET- 
    Info (332119):    -2.014              -9.853 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.695             -68.238 CLK_50 
    Info (332119):    -1.375              -1.375 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):    -0.700             -20.999 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.386              -2.054 FPGA_SPI_I2C_PORTS- 
Info (332146): Worst-case removal slack is -1.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.800             -69.100 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.683             -16.834 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.672             -14.663 FPGA_UART_8255_SELECT- 
    Info (332119):    -0.627              -0.627 FPGA_INTERFACE_PORTS- 
    Info (332119):    -0.340              -2.701 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.213              -0.948 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     0.936               0.000 FPGA_BOARD_RESET- 
    Info (332119):     0.967               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     1.145               0.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     1.512               0.000 CLK_50 
    Info (332119):     1.940               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -4.104
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.104            -275.926 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -3.201            -105.406 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -3.000             -20.967 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.000              -4.487 FPGA_BOARD_RESET- 
    Info (332119):    -3.000              -3.389 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -3.000              -3.000 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.487            -514.596 Microcomputer:inst|cpuClock 
    Info (332119):    -1.487            -118.960 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.487             -16.357 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.487              -6.246 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.487              -1.518 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     9.597               0.000 CLK_50 
    Info (332119):    24.719               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.716               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.409
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.409           -1440.353 Microcomputer:inst|cpuClock 
    Info (332119):    -1.901            -110.457 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.863            -642.504 CLK_50 
    Info (332119):    -1.647              -2.027 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.483             -48.149 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.848              -6.120 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.710              -0.895 FPGA_UART_8255_SELECT- 
    Info (332119):    -0.486             -13.014 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -0.105              -0.186 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.004              -0.004 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.190               0.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):    48.453               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is -0.261
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.261              -0.471 Microcomputer:inst|cpuClock 
    Info (332119):    -0.215              -2.860 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.114              -2.410 CLK_50 
    Info (332119):     0.016               0.000 FPGA_S100_SERIAL_PORTS- 
    Info (332119):     0.017               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     0.054               0.000 FPGA_SPI_I2C_PORTS- 
    Info (332119):     0.205               0.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.225               0.000 FPGA_UART_8255_SELECT- 
    Info (332119):     0.278               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):     0.292               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.293               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.338               0.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
Info (332146): Worst-case recovery slack is -2.479
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.479             -32.855 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -2.271              -7.884 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -2.257            -268.792 Microcomputer:inst|cpuClock 
    Info (332119):    -1.684              -5.332 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.353              -2.766 FPGA_INTERFACE_PORTS- 
    Info (332119):    -1.295             -21.738 FPGA_UART_8255_SELECT- 
    Info (332119):    -1.123             -43.985 CLK_50 
    Info (332119):    -0.958              -0.958 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):    -0.829             -56.188 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.744              -0.744 FPGA_BOARD_RESET- 
    Info (332119):    -0.640              -4.789 FPGA_SPI_I2C_PORTS- 
Info (332146): Worst-case removal slack is -0.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.484             -15.491 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -0.294              -9.159 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -0.265              -5.858 FPGA_UART_8255_SELECT- 
    Info (332119):    -0.166              -1.302 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -0.042              -0.156 FPGA_INTERFACE_PORTS- 
    Info (332119):     0.104               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):     0.342               0.000 FPGA_BOARD_RESET- 
    Info (332119):     0.448               0.000 Microcomputer:inst|cpuClock 
    Info (332119):     0.512               0.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     0.563               0.000 CLK_50 
    Info (332119):     0.928               0.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.069 FPGA_S100_SERIAL_PORTS- 
    Info (332119):    -3.000             -22.813 FPGA_INTERFACE_PORTS- 
    Info (332119):    -3.000             -13.841 FPGA_UART_8255_SELECT- 
    Info (332119):    -3.000              -6.507 FPGA_SPI_I2C_PORTS- 
    Info (332119):    -3.000              -4.577 FPGA_BOARD_RESET- 
    Info (332119):    -1.666             -69.406 Microcomputer:inst|T80s:cpu1|IORQ_n 
    Info (332119):    -1.000            -346.000 Microcomputer:inst|cpuClock 
    Info (332119):    -1.000             -80.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[8] 
    Info (332119):    -1.000             -34.000 Microcomputer:inst|T80s:cpu1|MREQ_n 
    Info (332119):    -1.000             -11.000 ps2_keyboard_to_ascii:inst37|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):    -1.000              -4.000 Counter01_32:inst5|lpm_counter:LPM_COUNTER_component|cntr_rqh:auto_generated|counter_reg_bit[16] 
    Info (332119):    -1.000              -1.000 ps2_keyboard_to_ascii:inst37|ascii_new 
    Info (332119):     9.200               0.000 CLK_50 
    Info (332119):    24.797               0.000 inst4|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   249.798               0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Sun Nov 19 12:42:47 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


