$date
	Sun Apr 20 11:27:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_suma_tb $end
$var wire 1 ! cout $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$var reg 3 $ c [2:0] $end
$scope module dut $end
$var wire 3 % a [2:0] $end
$var wire 3 & b [2:0] $end
$var wire 3 ' c [2:0] $end
$var wire 4 ( suma [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#50
b100 $
b100 '
b1000 (
b100 #
b100 &
#100
1!
b10 $
b10 '
b111 (
b1 "
b1 %
#150
0!
b11 $
b11 '
b101 #
b101 &
b1010 (
b10 "
b10 %
#200
1!
b100 $
b100 '
b110 #
b110 &
b1101 (
b11 "
b11 %
#250
0!
b101 $
b101 '
b111 #
b111 &
b0 (
b100 "
b100 %
