FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$COMPARATORS$I13$DATARDY";
2"UN$1$CAEN$I3$CLK";
3"UN$1$COMPARATORS$I13$LETUNE";
4"TUBII_RT\I";
5"UN$1$CLOCKS$I15$LE";
6"UN$1$CLOCKS$I15$DATARDY";
7"UN$1$MICROZEDCONNECTION$I10$SPKR";
8"SMELLIE_DELAY_OUT\I";
9"SMELLIE_PULSE_OUT\I";
10"TELLIE_DELAY_OUT\I";
11"SMELLIE_DELAY_IN\I";
12"SYNC_DELAY_OUT\I";
13"SYNC_DELAY_IN\I";
14"SYNC_PULSE_OUT\I";
15"EXTTRIG<15..0>\I";
16"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
17"UN$1$CNTRLREGISTER$I2$DATAOUT";
18"RAWTRIGS<3..0>";
19"UN$1$GENERICUTILITIES$I11$CLRCNT";
20"UN$1$GENERICUTILITIES$I11$PULSE";
21"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
22"UN$1$CAEN$I3$DATA";
23"UN$1$CAEN$I3$DATARDY";
24"UN$1$CNTRLREGISTER$I2$DATARDY";
25"UN$1$3MERGE$I6$Y";
26"UN$1$CLOCKS$I15$MISSEDCLOCK";
27"UN$1$CLOCKS$I15$FOX200MHZ";
28"TELLIE_PULSE_OUT\I";
29"TELLIE_DELAY_IN\I";
30"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
31"ASYNC_DELAY_IN\I";
32"UN$1$CLOCKS$I15$CLOCK100";
33"TUB_CLK_IN\I";
34"UN$1$3MERGE$I8$Y";
35"UN$1$CNTRLREGISTER$I2$LE";
36"UN$1$CLOCKS$I15$DEFAULTSELECT";
37"UN$1$CNTRLREGISTER$I2$LOSELECT";
38"UN$1$CNTRLREGISTER$I2$ECALSETUP";
39"CLOCK100_OUTH\I";
40"UN$1$3MERGE$I8$C";
41"UN$1$3MERGE$I8$B";
42"UN$1$3MERGE$I8$A";
43"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
44"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
45"ASYNC_DELAY_OUT\I";
46"ASYNC_PULSE_OUT\I";
47"TUNE_ANPULSE\I";
48"FAST_ANPULSE\I";
49"FAST_COMP_OUTH\I";
50"FAST_COMP_OUTL\I";
51"TUNE_COMP_OUTL\I";
52"DGTL\I";
53"DGTH\I";
54"LOCKOUT\I";
55"TUNE_COMP_OUTH\I";
56"LOCKOUT*\I";
57"CLOCK100_OUTL\I";
58"CLOCK200_OUTL\I";
59"CLOCK200_OUTH\I";
60"GTRIGH_ECL\I";
61"ANPULSEIN<11..0>\I";
62"SCOPE_OUT<7..0>";
63"GTRIGL_ECL\I";
64"SYNCH_ECL\I";
65"CAEN_OUT<7..0>\I";
66"SYNC24L_ECL\I";
67"UN$1$GTDELAYS$I4$LEDGT";
68"MTCD_LO*\I";
69"DGTH\I";
70"UN$1$3MERGE$I6$B";
71"UN$1$3MERGE$I6$A";
72"UN$1$3MERGE$I6$C";
73"UN$1$CAEN$I3$LE";
74"GND\G";
75"EXT_PED_IN\I";
76"SYNC24L_LVDS\I";
77"SYNC24H_LVDS\I";
78"SYNCL_LVDS\I";
79"SYNCH_LVDS\I";
80"SYNC24H_ECL\I";
81"SYNCL_ECL\I";
82"EXT_PED_OUT\I";
83"DGTL\I";
84"LOCKOUT*\I";
85"LOCKOUT\I";
86"GND\G";
87"VCC\G";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"TUBII_RT_OUT"4;
"100MHZ_CLK_IN"32;
"SYNC_PULSE_OUT"14;
"SMELLIE_DELAY_OUT"8;
"SMELLIE_DELAY_IN"11;
"SMELLIE_PULSE_OUT"9;
"ASYNC_DELAY_IN"31;
"ASYNC_DELAY_OUT"16;
"SYNC_DELAY_OUT"12;
"SYNC_DELAY_IN"13;
"ASYNC_PULSE_OUT"30;
"TELLIE_DELAY_IN"29;
"TELLIE_PULSE_OUT"28;
"SPKR"7;
"TUBIITIME_DATA_RDY"6;
"FOX_200MHZ_IN"27;
"USING_BCKP"26;
"EXTTRIG<0..15>"15;
"LOAD_ENABLE<0..2>"25;
"COMP_RDY"1;
"TELLIE_DELAY_OUT"10;
"CNTRL_RDY"24;
"CAEN_RDY"23;
"DATA"22;
"CLK"2;
"LATCH_DISPLAY"21;
"CNT_PULSE"20;
"CLR_CNT"19;
"RAWTRIGS_IN<3..0>"18;
"CNTRL_REGISTER_CHK"17;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"ASYNC_PULSE_OUT"46;
"ASYNC_DELAY_OUT"45;
"LE_ASYNC_DELAY"44;
"LE_ASYNC_PULSE"43;
"DATA"22;
"CLK"2;
"ASYNC_DELAY_IN"16;
"ASYNC_PULSE_IN"30;
"PULSE"20;
"LATCH_DISPLAY"21;
"ALLOW_COUNT"42;
"TEST_DISPLAY"41;
"DISPLAY_ZEROES"40;
"CLR_CNT"19;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"LOCKOUT* \B"56;
"TUNE_COMP_OUTL"55;
"LOCKOUT"54;
"DGTH"53;
"DGTL"52;
"TUNE_COMP_OUTH"51;
"FAST_COMP_OUTL"50;
"FAST_COMP_OUTH"49;
"LE_TUNE"3;
"DATA_RDY"1;
"CLK"2;
"DATA"22;
"FAST_PULSE"48;
"TUNE_PULSE"47;
%"POWERS"
"1","(4225,-525)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"POWER<3..1>"
VHDL_MODE"IN"0;
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DEFAULT_SELECT"
VHDL_MODE"OUT"36;
"CLOCK100"32;
"FOX200MHZ"
VHDL_MODE"OUT"27;
"CLOCK200_OUTH"59;
"CLOCK200_OUTL"58;
"CLK100_OUTL"
VHDL_MODE"OUT"57;
"CLK100_OUTH"
VHDL_MODE"OUT"39;
"MISSEDCLOCK"
VHDL_MODE"OUT"26;
"SR_CLK"
VHDL_MODE"IN"2;
"DATA"
VHDL_MODE"IN"22;
"TUB_CLK_IN"33;
"LE"
VHDL_MODE"IN"5;
"DATA_RDY"
VHDL_MODE"IN"6;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"READ_ENABLE"0;
"DATA_OUT"17;
"ECAL_SETUP"38;
"LO_SELECT"37;
"DEFAULT_CLK_SELECT"36;
"DATA_RDY"24;
"LE"35;
"CLK"2;
"DATA"22;
"DISPLAY<2..0>"34;
%"CAEN"
"1","(3525,1850)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SYNCH_ECL"64;
"GTRIGL_ECL"63;
"GTRIGH_ECL"60;
"CAEN_OUT<7..0>"65;
"SCOPE_OUT<7..0>"62;
"AN_PULSE_IN<11..0>"61;
"SYNCL_ECL"81;
"SYNC24H_ECL"80;
"SYNC24L_ECL"66;
"SYNCH_LVDS"79;
"SYNCL_LVDS"78;
"SYNC24H_LVDS"77;
"SYNC24L_LVDS"76;
"DATA_RDY"
VHDL_MODE"IN"23;
"CLK"
VHDL_MODE"IN"2;
"LE"
VHDL_MODE"IN"73;
"DATA"
VHDL_MODE"IN"22;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"MTCD_LO* \B"68;
"GTRIGL"63;
"GTRIGH"60;
"LE_DGT"67;
"DATA"22;
"CLK"2;
"SELECT_LO_SRC"37;
"DGTH"69;
"DGTL"83;
"LOCKOUT* \B"84;
"LOCKOUT"85;
%"HCT238"
"1","(2125,1425)","0","ttl","I5";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl";
"A2"72;
"A1"70;
"A0"71;
"E3"87;
"E2 \B"86;
"E1 \B"74;
"Y7"43;
"Y6"44;
"Y5"5;
"Y4"3;
"Y3"0;
"Y2"35;
"Y1"67;
"Y0"73;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"standard";
"A\NWC\NAC"71;
"B\NWC\NAC"70;
"C\NWC\NAC"72;
"Y\NWC\NAC"25;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"EXT_PED_IN"75;
"EXT_PED_OUT"82;
"GTRIG"60;
"ECAL_ACTIVE"38;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING"
CDS_LIB"standard";
"A\NWC\NAC"42;
"B\NWC\NAC"41;
"C\NWC\NAC"40;
"Y\NWC\NAC"34;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"SPKR_SIGNAL"7;
END.
