Version 3.2 HI-TECH Software Intermediate Code
"121 dmx.c
[s S763 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 ]
[n S763 . MS SEC MIN HR BREAK MAB spare ]
"119
[u S762 `S763 1 `uc 1 ]
[n S762 . . flags ]
"117
[s S761 `S762 1 `ui 1 `uc 1 `uc 1 `uc 1 ]
[n S761 . . MS_Count SEC_Count MIN_Count HR_Count ]
"149
[s S764 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S764 . RxNew RxBreak RxStart RxTimeout TxRunning TxBREAK TxMAB TxDone ]
"9991 /opt/microchip/xc8/v1.41/include/pic18f27j13.h
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4016 ]
"5977
[v _SPBRGH1 `Vuc ~T0 @X0 0 e@3967 ]
"5471
[v _BAUDCON1 `Vuc ~T0 @X0 0 e@3966 ]
"9293
[v _RCSTA1 `Vuc ~T0 @X0 0 e@4012 ]
"9630
[v _TXSTA1 `Vuc ~T0 @X0 0 e@4013 ]
"9954
[v _RCREG1 `Vuc ~T0 @X0 0 e@4015 ]
"17008
[v _RC1IE `Vb ~T0 @X0 0 e@31981 ]
"13612
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
"13511
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"17558
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"17556
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"16868
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"118 dmx.h
[v _dmx_timer_interrupt `(v ~T0 @X0 0 ef ]
"278
[v _dmx_rx_interrupt `(v ~T0 @X0 0 ef ]
"359 dmx.c
[c E6649 0 1 2 3 .. ]
[n E6649 . TIMER_1MS TIMER_BREAK TIMER_MAB TIMER_FILL  ]
"17022 /opt/microchip/xc8/v1.41/include/pic18f27j13.h
[v _RC3 `Vb ~T0 @X0 0 e@31763 ]
"17010
[v _RC1IF `Vb ~T0 @X0 0 e@31989 ]
"9304
[s S441 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S441 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"9314
[s S442 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S442 . RCD8 . ADEN . RC9 ]
"9321
[s S443 :6 `uc 1 :1 `uc 1 ]
[n S443 . . NOT_RC8 ]
"9325
[s S444 :6 `uc 1 :1 `uc 1 ]
[n S444 . . nRC8 ]
"9329
[s S445 :6 `uc 1 :1 `uc 1 ]
[n S445 . . RC8_9 ]
"9333
[s S446 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S446 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
"9343
[s S447 :5 `uc 1 :1 `uc 1 ]
[n S447 . . SRENA ]
"9303
[u S440 `S441 1 `S442 1 `S443 1 `S444 1 `S445 1 `S446 1 `S447 1 ]
[n S440 . . . . . . . . ]
"9348
[v _RCSTA1bits `VS440 ~T0 @X0 0 e@4012 ]
"738 dmx.c
[c E6661 0 1 2 .. ]
[n E6661 . RX_WAIT_FOR_BREAK RX_WAIT_FOR_START RX_READ_DATA  ]
"9917 /opt/microchip/xc8/v1.41/include/pic18f27j13.h
[v _TXREG1 `Vuc ~T0 @X0 0 e@4014 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f27j13.h: 49: extern volatile unsigned char ADCTRIG @ 0xEB8;
"51 /opt/microchip/xc8/v1.41/include/pic18f27j13.h
[; ;pic18f27j13.h: 51: asm("ADCTRIG equ 0EB8h");
[; <" ADCTRIG equ 0EB8h ;# ">
[; ;pic18f27j13.h: 54: typedef union {
[; ;pic18f27j13.h: 55: struct {
[; ;pic18f27j13.h: 56: unsigned TRIGSEL :2;
[; ;pic18f27j13.h: 57: };
[; ;pic18f27j13.h: 58: struct {
[; ;pic18f27j13.h: 59: unsigned SRC0 :1;
[; ;pic18f27j13.h: 60: unsigned SRC1 :1;
[; ;pic18f27j13.h: 61: };
[; ;pic18f27j13.h: 62: struct {
[; ;pic18f27j13.h: 63: unsigned TRIGSEL0 :1;
[; ;pic18f27j13.h: 64: unsigned TRIGSEL1 :1;
[; ;pic18f27j13.h: 65: };
[; ;pic18f27j13.h: 66: struct {
[; ;pic18f27j13.h: 67: unsigned SRC :2;
[; ;pic18f27j13.h: 68: };
[; ;pic18f27j13.h: 69: } ADCTRIGbits_t;
[; ;pic18f27j13.h: 70: extern volatile ADCTRIGbits_t ADCTRIGbits @ 0xEB8;
[; ;pic18f27j13.h: 104: extern volatile unsigned char PMDIS0 @ 0xEB9;
"106
[; ;pic18f27j13.h: 106: asm("PMDIS0 equ 0EB9h");
[; <" PMDIS0 equ 0EB9h ;# ">
[; ;pic18f27j13.h: 109: extern volatile unsigned char PD0 @ 0xEB9;
"111
[; ;pic18f27j13.h: 111: asm("PD0 equ 0EB9h");
[; <" PD0 equ 0EB9h ;# ">
[; ;pic18f27j13.h: 114: typedef union {
[; ;pic18f27j13.h: 115: struct {
[; ;pic18f27j13.h: 116: unsigned ADCMD :1;
[; ;pic18f27j13.h: 117: unsigned SPI1MD :1;
[; ;pic18f27j13.h: 118: unsigned SPI2MD :1;
[; ;pic18f27j13.h: 119: unsigned UART1MD :1;
[; ;pic18f27j13.h: 120: unsigned UART2MD :1;
[; ;pic18f27j13.h: 121: unsigned ECCP1MD :1;
[; ;pic18f27j13.h: 122: unsigned ECCP2MD :1;
[; ;pic18f27j13.h: 123: unsigned ECCP3MD :1;
[; ;pic18f27j13.h: 124: };
[; ;pic18f27j13.h: 125: struct {
[; ;pic18f27j13.h: 126: unsigned :1;
[; ;pic18f27j13.h: 127: unsigned PMDMSSP1 :1;
[; ;pic18f27j13.h: 128: unsigned PMDMSSP2 :1;
[; ;pic18f27j13.h: 129: unsigned PMDUART1 :1;
[; ;pic18f27j13.h: 130: unsigned PMDUART2 :1;
[; ;pic18f27j13.h: 131: unsigned PMDECCP1 :1;
[; ;pic18f27j13.h: 132: unsigned PMDECCP2 :1;
[; ;pic18f27j13.h: 133: unsigned PMDECCP3 :1;
[; ;pic18f27j13.h: 134: };
[; ;pic18f27j13.h: 135: struct {
[; ;pic18f27j13.h: 136: unsigned PMDADC :1;
[; ;pic18f27j13.h: 137: unsigned PMDMSSP :2;
[; ;pic18f27j13.h: 138: unsigned PMDUART :2;
[; ;pic18f27j13.h: 139: unsigned PMDECCP :3;
[; ;pic18f27j13.h: 140: };
[; ;pic18f27j13.h: 141: struct {
[; ;pic18f27j13.h: 142: unsigned :1;
[; ;pic18f27j13.h: 143: unsigned SPIMD :2;
[; ;pic18f27j13.h: 144: unsigned UARTMD :2;
[; ;pic18f27j13.h: 145: unsigned ECCPMD :3;
[; ;pic18f27j13.h: 146: };
[; ;pic18f27j13.h: 147: } PMDIS0bits_t;
[; ;pic18f27j13.h: 148: extern volatile PMDIS0bits_t PMDIS0bits @ 0xEB9;
[; ;pic18f27j13.h: 261: typedef union {
[; ;pic18f27j13.h: 262: struct {
[; ;pic18f27j13.h: 263: unsigned ADCMD :1;
[; ;pic18f27j13.h: 264: unsigned SPI1MD :1;
[; ;pic18f27j13.h: 265: unsigned SPI2MD :1;
[; ;pic18f27j13.h: 266: unsigned UART1MD :1;
[; ;pic18f27j13.h: 267: unsigned UART2MD :1;
[; ;pic18f27j13.h: 268: unsigned ECCP1MD :1;
[; ;pic18f27j13.h: 269: unsigned ECCP2MD :1;
[; ;pic18f27j13.h: 270: unsigned ECCP3MD :1;
[; ;pic18f27j13.h: 271: };
[; ;pic18f27j13.h: 272: struct {
[; ;pic18f27j13.h: 273: unsigned :1;
[; ;pic18f27j13.h: 274: unsigned PMDMSSP1 :1;
[; ;pic18f27j13.h: 275: unsigned PMDMSSP2 :1;
[; ;pic18f27j13.h: 276: unsigned PMDUART1 :1;
[; ;pic18f27j13.h: 277: unsigned PMDUART2 :1;
[; ;pic18f27j13.h: 278: unsigned PMDECCP1 :1;
[; ;pic18f27j13.h: 279: unsigned PMDECCP2 :1;
[; ;pic18f27j13.h: 280: unsigned PMDECCP3 :1;
[; ;pic18f27j13.h: 281: };
[; ;pic18f27j13.h: 282: struct {
[; ;pic18f27j13.h: 283: unsigned PMDADC :1;
[; ;pic18f27j13.h: 284: unsigned PMDMSSP :2;
[; ;pic18f27j13.h: 285: unsigned PMDUART :2;
[; ;pic18f27j13.h: 286: unsigned PMDECCP :3;
[; ;pic18f27j13.h: 287: };
[; ;pic18f27j13.h: 288: struct {
[; ;pic18f27j13.h: 289: unsigned :1;
[; ;pic18f27j13.h: 290: unsigned SPIMD :2;
[; ;pic18f27j13.h: 291: unsigned UARTMD :2;
[; ;pic18f27j13.h: 292: unsigned ECCPMD :3;
[; ;pic18f27j13.h: 293: };
[; ;pic18f27j13.h: 294: } PD0bits_t;
[; ;pic18f27j13.h: 295: extern volatile PD0bits_t PD0bits @ 0xEB9;
[; ;pic18f27j13.h: 409: extern volatile unsigned char PMDIS1 @ 0xEBA;
"411
[; ;pic18f27j13.h: 411: asm("PMDIS1 equ 0EBAh");
[; <" PMDIS1 equ 0EBAh ;# ">
[; ;pic18f27j13.h: 414: extern volatile unsigned char PD1 @ 0xEBA;
"416
[; ;pic18f27j13.h: 416: asm("PD1 equ 0EBAh");
[; <" PD1 equ 0EBAh ;# ">
[; ;pic18f27j13.h: 419: typedef union {
[; ;pic18f27j13.h: 420: struct {
[; ;pic18f27j13.h: 421: unsigned :1;
[; ;pic18f27j13.h: 422: unsigned TMR1MD :1;
[; ;pic18f27j13.h: 423: unsigned TMR2MD :1;
[; ;pic18f27j13.h: 424: unsigned TMR3MD :1;
[; ;pic18f27j13.h: 425: unsigned TMR4MD :1;
[; ;pic18f27j13.h: 426: unsigned RTCCMD :1;
[; ;pic18f27j13.h: 427: unsigned CTMUMD :1;
[; ;pic18f27j13.h: 428: };
[; ;pic18f27j13.h: 429: struct {
[; ;pic18f27j13.h: 430: unsigned :1;
[; ;pic18f27j13.h: 431: unsigned PMDTMR1 :1;
[; ;pic18f27j13.h: 432: unsigned PMDTMR2 :1;
[; ;pic18f27j13.h: 433: unsigned PMDTMR3 :1;
[; ;pic18f27j13.h: 434: unsigned PMDTMR4 :1;
[; ;pic18f27j13.h: 435: };
[; ;pic18f27j13.h: 436: struct {
[; ;pic18f27j13.h: 437: unsigned :1;
[; ;pic18f27j13.h: 438: unsigned PMDTMR :4;
[; ;pic18f27j13.h: 439: unsigned PMDRTCC :1;
[; ;pic18f27j13.h: 440: unsigned PMDCTMU :1;
[; ;pic18f27j13.h: 441: };
[; ;pic18f27j13.h: 442: struct {
[; ;pic18f27j13.h: 443: unsigned :1;
[; ;pic18f27j13.h: 444: unsigned TMRMD :4;
[; ;pic18f27j13.h: 445: };
[; ;pic18f27j13.h: 446: } PMDIS1bits_t;
[; ;pic18f27j13.h: 447: extern volatile PMDIS1bits_t PMDIS1bits @ 0xEBA;
[; ;pic18f27j13.h: 520: typedef union {
[; ;pic18f27j13.h: 521: struct {
[; ;pic18f27j13.h: 522: unsigned :1;
[; ;pic18f27j13.h: 523: unsigned TMR1MD :1;
[; ;pic18f27j13.h: 524: unsigned TMR2MD :1;
[; ;pic18f27j13.h: 525: unsigned TMR3MD :1;
[; ;pic18f27j13.h: 526: unsigned TMR4MD :1;
[; ;pic18f27j13.h: 527: unsigned RTCCMD :1;
[; ;pic18f27j13.h: 528: unsigned CTMUMD :1;
[; ;pic18f27j13.h: 529: };
[; ;pic18f27j13.h: 530: struct {
[; ;pic18f27j13.h: 531: unsigned :1;
[; ;pic18f27j13.h: 532: unsigned PMDTMR1 :1;
[; ;pic18f27j13.h: 533: unsigned PMDTMR2 :1;
[; ;pic18f27j13.h: 534: unsigned PMDTMR3 :1;
[; ;pic18f27j13.h: 535: unsigned PMDTMR4 :1;
[; ;pic18f27j13.h: 536: };
[; ;pic18f27j13.h: 537: struct {
[; ;pic18f27j13.h: 538: unsigned :1;
[; ;pic18f27j13.h: 539: unsigned PMDTMR :4;
[; ;pic18f27j13.h: 540: unsigned PMDRTCC :1;
[; ;pic18f27j13.h: 541: unsigned PMDCTMU :1;
[; ;pic18f27j13.h: 542: };
[; ;pic18f27j13.h: 543: struct {
[; ;pic18f27j13.h: 544: unsigned :1;
[; ;pic18f27j13.h: 545: unsigned TMRMD :4;
[; ;pic18f27j13.h: 546: };
[; ;pic18f27j13.h: 547: } PD1bits_t;
[; ;pic18f27j13.h: 548: extern volatile PD1bits_t PD1bits @ 0xEBA;
[; ;pic18f27j13.h: 622: extern volatile unsigned char PMDIS2 @ 0xEBB;
"624
[; ;pic18f27j13.h: 624: asm("PMDIS2 equ 0EBBh");
[; <" PMDIS2 equ 0EBBh ;# ">
[; ;pic18f27j13.h: 627: extern volatile unsigned char PD2 @ 0xEBB;
"629
[; ;pic18f27j13.h: 629: asm("PD2 equ 0EBBh");
[; <" PD2 equ 0EBBh ;# ">
[; ;pic18f27j13.h: 632: typedef union {
[; ;pic18f27j13.h: 633: struct {
[; ;pic18f27j13.h: 634: unsigned CMP1MD :1;
[; ;pic18f27j13.h: 635: unsigned CMP2MD :1;
[; ;pic18f27j13.h: 636: unsigned CMP3MD :1;
[; ;pic18f27j13.h: 637: unsigned TMR5MD :1;
[; ;pic18f27j13.h: 638: unsigned TMR6MD :1;
[; ;pic18f27j13.h: 639: unsigned :1;
[; ;pic18f27j13.h: 640: unsigned TMR8MD :1;
[; ;pic18f27j13.h: 641: };
[; ;pic18f27j13.h: 642: struct {
[; ;pic18f27j13.h: 643: unsigned PMDCMP1 :1;
[; ;pic18f27j13.h: 644: unsigned PMDCMP2 :1;
[; ;pic18f27j13.h: 645: unsigned PMDCMP3 :1;
[; ;pic18f27j13.h: 646: };
[; ;pic18f27j13.h: 647: struct {
[; ;pic18f27j13.h: 648: unsigned PMDCMP :3;
[; ;pic18f27j13.h: 649: unsigned PMDTMR5 :1;
[; ;pic18f27j13.h: 650: unsigned PMDTMR6 :1;
[; ;pic18f27j13.h: 651: unsigned :1;
[; ;pic18f27j13.h: 652: unsigned PMDTMR8 :1;
[; ;pic18f27j13.h: 653: };
[; ;pic18f27j13.h: 654: struct {
[; ;pic18f27j13.h: 655: unsigned CMPMD :3;
[; ;pic18f27j13.h: 656: };
[; ;pic18f27j13.h: 657: } PMDIS2bits_t;
[; ;pic18f27j13.h: 658: extern volatile PMDIS2bits_t PMDIS2bits @ 0xEBB;
[; ;pic18f27j13.h: 731: typedef union {
[; ;pic18f27j13.h: 732: struct {
[; ;pic18f27j13.h: 733: unsigned CMP1MD :1;
[; ;pic18f27j13.h: 734: unsigned CMP2MD :1;
[; ;pic18f27j13.h: 735: unsigned CMP3MD :1;
[; ;pic18f27j13.h: 736: unsigned TMR5MD :1;
[; ;pic18f27j13.h: 737: unsigned TMR6MD :1;
[; ;pic18f27j13.h: 738: unsigned :1;
[; ;pic18f27j13.h: 739: unsigned TMR8MD :1;
[; ;pic18f27j13.h: 740: };
[; ;pic18f27j13.h: 741: struct {
[; ;pic18f27j13.h: 742: unsigned PMDCMP1 :1;
[; ;pic18f27j13.h: 743: unsigned PMDCMP2 :1;
[; ;pic18f27j13.h: 744: unsigned PMDCMP3 :1;
[; ;pic18f27j13.h: 745: };
[; ;pic18f27j13.h: 746: struct {
[; ;pic18f27j13.h: 747: unsigned PMDCMP :3;
[; ;pic18f27j13.h: 748: unsigned PMDTMR5 :1;
[; ;pic18f27j13.h: 749: unsigned PMDTMR6 :1;
[; ;pic18f27j13.h: 750: unsigned :1;
[; ;pic18f27j13.h: 751: unsigned PMDTMR8 :1;
[; ;pic18f27j13.h: 752: };
[; ;pic18f27j13.h: 753: struct {
[; ;pic18f27j13.h: 754: unsigned CMPMD :3;
[; ;pic18f27j13.h: 755: };
[; ;pic18f27j13.h: 756: } PD2bits_t;
[; ;pic18f27j13.h: 757: extern volatile PD2bits_t PD2bits @ 0xEBB;
[; ;pic18f27j13.h: 831: extern volatile unsigned char PMDIS3 @ 0xEBC;
"833
[; ;pic18f27j13.h: 833: asm("PMDIS3 equ 0EBCh");
[; <" PMDIS3 equ 0EBCh ;# ">
[; ;pic18f27j13.h: 836: extern volatile unsigned char PD3 @ 0xEBC;
"838
[; ;pic18f27j13.h: 838: asm("PD3 equ 0EBCh");
[; <" PD3 equ 0EBCh ;# ">
[; ;pic18f27j13.h: 841: typedef union {
[; ;pic18f27j13.h: 842: struct {
[; ;pic18f27j13.h: 843: unsigned :1;
[; ;pic18f27j13.h: 844: unsigned CCP4MD :1;
[; ;pic18f27j13.h: 845: unsigned CCP5MD :1;
[; ;pic18f27j13.h: 846: unsigned CCP6MD :1;
[; ;pic18f27j13.h: 847: unsigned CCP7MD :1;
[; ;pic18f27j13.h: 848: unsigned CCP8MD :1;
[; ;pic18f27j13.h: 849: unsigned CCP9MD :1;
[; ;pic18f27j13.h: 850: unsigned CCP10MD :1;
[; ;pic18f27j13.h: 851: };
[; ;pic18f27j13.h: 852: struct {
[; ;pic18f27j13.h: 853: unsigned :1;
[; ;pic18f27j13.h: 854: unsigned PMDCCP4 :1;
[; ;pic18f27j13.h: 855: unsigned PMDCCP5 :1;
[; ;pic18f27j13.h: 856: unsigned PMDCCP6 :1;
[; ;pic18f27j13.h: 857: unsigned PMDCCP7 :1;
[; ;pic18f27j13.h: 858: unsigned PMDCCP8 :1;
[; ;pic18f27j13.h: 859: unsigned PMDCCP9 :1;
[; ;pic18f27j13.h: 860: unsigned PMDCCP10 :1;
[; ;pic18f27j13.h: 861: };
[; ;pic18f27j13.h: 862: struct {
[; ;pic18f27j13.h: 863: unsigned :1;
[; ;pic18f27j13.h: 864: unsigned PMDCCP :7;
[; ;pic18f27j13.h: 865: };
[; ;pic18f27j13.h: 866: struct {
[; ;pic18f27j13.h: 867: unsigned :1;
[; ;pic18f27j13.h: 868: unsigned CCPMD :7;
[; ;pic18f27j13.h: 869: };
[; ;pic18f27j13.h: 870: } PMDIS3bits_t;
[; ;pic18f27j13.h: 871: extern volatile PMDIS3bits_t PMDIS3bits @ 0xEBC;
[; ;pic18f27j13.h: 954: typedef union {
[; ;pic18f27j13.h: 955: struct {
[; ;pic18f27j13.h: 956: unsigned :1;
[; ;pic18f27j13.h: 957: unsigned CCP4MD :1;
[; ;pic18f27j13.h: 958: unsigned CCP5MD :1;
[; ;pic18f27j13.h: 959: unsigned CCP6MD :1;
[; ;pic18f27j13.h: 960: unsigned CCP7MD :1;
[; ;pic18f27j13.h: 961: unsigned CCP8MD :1;
[; ;pic18f27j13.h: 962: unsigned CCP9MD :1;
[; ;pic18f27j13.h: 963: unsigned CCP10MD :1;
[; ;pic18f27j13.h: 964: };
[; ;pic18f27j13.h: 965: struct {
[; ;pic18f27j13.h: 966: unsigned :1;
[; ;pic18f27j13.h: 967: unsigned PMDCCP4 :1;
[; ;pic18f27j13.h: 968: unsigned PMDCCP5 :1;
[; ;pic18f27j13.h: 969: unsigned PMDCCP6 :1;
[; ;pic18f27j13.h: 970: unsigned PMDCCP7 :1;
[; ;pic18f27j13.h: 971: unsigned PMDCCP8 :1;
[; ;pic18f27j13.h: 972: unsigned PMDCCP9 :1;
[; ;pic18f27j13.h: 973: unsigned PMDCCP10 :1;
[; ;pic18f27j13.h: 974: };
[; ;pic18f27j13.h: 975: struct {
[; ;pic18f27j13.h: 976: unsigned :1;
[; ;pic18f27j13.h: 977: unsigned PMDCCP :7;
[; ;pic18f27j13.h: 978: };
[; ;pic18f27j13.h: 979: struct {
[; ;pic18f27j13.h: 980: unsigned :1;
[; ;pic18f27j13.h: 981: unsigned CCPMD :7;
[; ;pic18f27j13.h: 982: };
[; ;pic18f27j13.h: 983: } PD3bits_t;
[; ;pic18f27j13.h: 984: extern volatile PD3bits_t PD3bits @ 0xEBC;
[; ;pic18f27j13.h: 1068: extern volatile unsigned char PPSCON @ 0xEBF;
"1070
[; ;pic18f27j13.h: 1070: asm("PPSCON equ 0EBFh");
[; <" PPSCON equ 0EBFh ;# ">
[; ;pic18f27j13.h: 1073: typedef union {
[; ;pic18f27j13.h: 1074: struct {
[; ;pic18f27j13.h: 1075: unsigned IOLOCK :1;
[; ;pic18f27j13.h: 1076: };
[; ;pic18f27j13.h: 1077: } PPSCONbits_t;
[; ;pic18f27j13.h: 1078: extern volatile PPSCONbits_t PPSCONbits @ 0xEBF;
[; ;pic18f27j13.h: 1087: extern volatile unsigned char RPOR0 @ 0xEC0;
"1089
[; ;pic18f27j13.h: 1089: asm("RPOR0 equ 0EC0h");
[; <" RPOR0 equ 0EC0h ;# ">
[; ;pic18f27j13.h: 1093: extern volatile unsigned char RPOR1 @ 0xEC1;
"1095
[; ;pic18f27j13.h: 1095: asm("RPOR1 equ 0EC1h");
[; <" RPOR1 equ 0EC1h ;# ">
[; ;pic18f27j13.h: 1099: extern volatile unsigned char RPOR2 @ 0xEC2;
"1101
[; ;pic18f27j13.h: 1101: asm("RPOR2 equ 0EC2h");
[; <" RPOR2 equ 0EC2h ;# ">
[; ;pic18f27j13.h: 1105: extern volatile unsigned char RPOR3 @ 0xEC3;
"1107
[; ;pic18f27j13.h: 1107: asm("RPOR3 equ 0EC3h");
[; <" RPOR3 equ 0EC3h ;# ">
[; ;pic18f27j13.h: 1111: extern volatile unsigned char RPOR4 @ 0xEC4;
"1113
[; ;pic18f27j13.h: 1113: asm("RPOR4 equ 0EC4h");
[; <" RPOR4 equ 0EC4h ;# ">
[; ;pic18f27j13.h: 1117: extern volatile unsigned char RPOR5 @ 0xEC5;
"1119
[; ;pic18f27j13.h: 1119: asm("RPOR5 equ 0EC5h");
[; <" RPOR5 equ 0EC5h ;# ">
[; ;pic18f27j13.h: 1123: extern volatile unsigned char RPOR6 @ 0xEC6;
"1125
[; ;pic18f27j13.h: 1125: asm("RPOR6 equ 0EC6h");
[; <" RPOR6 equ 0EC6h ;# ">
[; ;pic18f27j13.h: 1129: extern volatile unsigned char RPOR7 @ 0xEC7;
"1131
[; ;pic18f27j13.h: 1131: asm("RPOR7 equ 0EC7h");
[; <" RPOR7 equ 0EC7h ;# ">
[; ;pic18f27j13.h: 1135: extern volatile unsigned char RPOR8 @ 0xEC8;
"1137
[; ;pic18f27j13.h: 1137: asm("RPOR8 equ 0EC8h");
[; <" RPOR8 equ 0EC8h ;# ">
[; ;pic18f27j13.h: 1141: extern volatile unsigned char RPOR9 @ 0xEC9;
"1143
[; ;pic18f27j13.h: 1143: asm("RPOR9 equ 0EC9h");
[; <" RPOR9 equ 0EC9h ;# ">
[; ;pic18f27j13.h: 1147: extern volatile unsigned char RPOR10 @ 0xECA;
"1149
[; ;pic18f27j13.h: 1149: asm("RPOR10 equ 0ECAh");
[; <" RPOR10 equ 0ECAh ;# ">
[; ;pic18f27j13.h: 1153: extern volatile unsigned char RPOR11 @ 0xECB;
"1155
[; ;pic18f27j13.h: 1155: asm("RPOR11 equ 0ECBh");
[; <" RPOR11 equ 0ECBh ;# ">
[; ;pic18f27j13.h: 1159: extern volatile unsigned char RPOR12 @ 0xECC;
"1161
[; ;pic18f27j13.h: 1161: asm("RPOR12 equ 0ECCh");
[; <" RPOR12 equ 0ECCh ;# ">
[; ;pic18f27j13.h: 1165: extern volatile unsigned char RPOR13 @ 0xECD;
"1167
[; ;pic18f27j13.h: 1167: asm("RPOR13 equ 0ECDh");
[; <" RPOR13 equ 0ECDh ;# ">
[; ;pic18f27j13.h: 1171: extern volatile unsigned char RPOR14 @ 0xECE;
"1173
[; ;pic18f27j13.h: 1173: asm("RPOR14 equ 0ECEh");
[; <" RPOR14 equ 0ECEh ;# ">
[; ;pic18f27j13.h: 1177: extern volatile unsigned char RPOR15 @ 0xECF;
"1179
[; ;pic18f27j13.h: 1179: asm("RPOR15 equ 0ECFh");
[; <" RPOR15 equ 0ECFh ;# ">
[; ;pic18f27j13.h: 1183: extern volatile unsigned char RPOR16 @ 0xED0;
"1185
[; ;pic18f27j13.h: 1185: asm("RPOR16 equ 0ED0h");
[; <" RPOR16 equ 0ED0h ;# ">
[; ;pic18f27j13.h: 1189: extern volatile unsigned char RPOR17 @ 0xED1;
"1191
[; ;pic18f27j13.h: 1191: asm("RPOR17 equ 0ED1h");
[; <" RPOR17 equ 0ED1h ;# ">
[; ;pic18f27j13.h: 1195: extern volatile unsigned char RPOR18 @ 0xED2;
"1197
[; ;pic18f27j13.h: 1197: asm("RPOR18 equ 0ED2h");
[; <" RPOR18 equ 0ED2h ;# ">
[; ;pic18f27j13.h: 1201: extern volatile unsigned char RPINR1 @ 0xEE1;
"1203
[; ;pic18f27j13.h: 1203: asm("RPINR1 equ 0EE1h");
[; <" RPINR1 equ 0EE1h ;# ">
[; ;pic18f27j13.h: 1207: extern volatile unsigned char RPINR2 @ 0xEE2;
"1209
[; ;pic18f27j13.h: 1209: asm("RPINR2 equ 0EE2h");
[; <" RPINR2 equ 0EE2h ;# ">
[; ;pic18f27j13.h: 1213: extern volatile unsigned char RPINR3 @ 0xEE3;
"1215
[; ;pic18f27j13.h: 1215: asm("RPINR3 equ 0EE3h");
[; <" RPINR3 equ 0EE3h ;# ">
[; ;pic18f27j13.h: 1219: extern volatile unsigned char RPINR4 @ 0xEE4;
"1221
[; ;pic18f27j13.h: 1221: asm("RPINR4 equ 0EE4h");
[; <" RPINR4 equ 0EE4h ;# ">
[; ;pic18f27j13.h: 1225: extern volatile unsigned char RPINR6 @ 0xEE6;
"1227
[; ;pic18f27j13.h: 1227: asm("RPINR6 equ 0EE6h");
[; <" RPINR6 equ 0EE6h ;# ">
[; ;pic18f27j13.h: 1231: extern volatile unsigned char RPINR15 @ 0xEE7;
"1233
[; ;pic18f27j13.h: 1233: asm("RPINR15 equ 0EE7h");
[; <" RPINR15 equ 0EE7h ;# ">
[; ;pic18f27j13.h: 1237: extern volatile unsigned char RPINR7 @ 0xEE8;
"1239
[; ;pic18f27j13.h: 1239: asm("RPINR7 equ 0EE8h");
[; <" RPINR7 equ 0EE8h ;# ">
[; ;pic18f27j13.h: 1243: extern volatile unsigned char RPINR8 @ 0xEE9;
"1245
[; ;pic18f27j13.h: 1245: asm("RPINR8 equ 0EE9h");
[; <" RPINR8 equ 0EE9h ;# ">
[; ;pic18f27j13.h: 1249: extern volatile unsigned char RPINR9 @ 0xEEA;
"1251
[; ;pic18f27j13.h: 1251: asm("RPINR9 equ 0EEAh");
[; <" RPINR9 equ 0EEAh ;# ">
[; ;pic18f27j13.h: 1255: extern volatile unsigned char RPINR12 @ 0xEF2;
"1257
[; ;pic18f27j13.h: 1257: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f27j13.h: 1261: extern volatile unsigned char RPINR13 @ 0xEF3;
"1263
[; ;pic18f27j13.h: 1263: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f27j13.h: 1267: extern volatile unsigned char RPINR14 @ 0xEF4;
"1269
[; ;pic18f27j13.h: 1269: asm("RPINR14 equ 0EF4h");
[; <" RPINR14 equ 0EF4h ;# ">
[; ;pic18f27j13.h: 1273: extern volatile unsigned char RPINR16 @ 0xEF7;
"1275
[; ;pic18f27j13.h: 1275: asm("RPINR16 equ 0EF7h");
[; <" RPINR16 equ 0EF7h ;# ">
[; ;pic18f27j13.h: 1279: extern volatile unsigned char RPINR17 @ 0xEF8;
"1281
[; ;pic18f27j13.h: 1281: asm("RPINR17 equ 0EF8h");
[; <" RPINR17 equ 0EF8h ;# ">
[; ;pic18f27j13.h: 1285: extern volatile unsigned char RPINR21 @ 0xEFC;
"1287
[; ;pic18f27j13.h: 1287: asm("RPINR21 equ 0EFCh");
[; <" RPINR21 equ 0EFCh ;# ">
[; ;pic18f27j13.h: 1291: extern volatile unsigned char RPINR22 @ 0xEFD;
"1293
[; ;pic18f27j13.h: 1293: asm("RPINR22 equ 0EFDh");
[; <" RPINR22 equ 0EFDh ;# ">
[; ;pic18f27j13.h: 1297: extern volatile unsigned char RPINR23 @ 0xEFE;
"1299
[; ;pic18f27j13.h: 1299: asm("RPINR23 equ 0EFEh");
[; <" RPINR23 equ 0EFEh ;# ">
[; ;pic18f27j13.h: 1303: extern volatile unsigned char RPINR24 @ 0xEFF;
"1305
[; ;pic18f27j13.h: 1305: asm("RPINR24 equ 0EFFh");
[; <" RPINR24 equ 0EFFh ;# ">
[; ;pic18f27j13.h: 1309: extern volatile unsigned char CCP10CON @ 0xF00;
"1311
[; ;pic18f27j13.h: 1311: asm("CCP10CON equ 0F00h");
[; <" CCP10CON equ 0F00h ;# ">
[; ;pic18f27j13.h: 1314: typedef union {
[; ;pic18f27j13.h: 1315: struct {
[; ;pic18f27j13.h: 1316: unsigned CCP10M :4;
[; ;pic18f27j13.h: 1317: unsigned DC10B :2;
[; ;pic18f27j13.h: 1318: };
[; ;pic18f27j13.h: 1319: struct {
[; ;pic18f27j13.h: 1320: unsigned CCP10M0 :1;
[; ;pic18f27j13.h: 1321: unsigned CCP10M1 :1;
[; ;pic18f27j13.h: 1322: unsigned CCP10M2 :1;
[; ;pic18f27j13.h: 1323: unsigned CCP10M3 :1;
[; ;pic18f27j13.h: 1324: unsigned DC10B0 :1;
[; ;pic18f27j13.h: 1325: unsigned DC10B1 :1;
[; ;pic18f27j13.h: 1326: };
[; ;pic18f27j13.h: 1327: } CCP10CONbits_t;
[; ;pic18f27j13.h: 1328: extern volatile CCP10CONbits_t CCP10CONbits @ 0xF00;
[; ;pic18f27j13.h: 1372: extern volatile unsigned char CCPR10L @ 0xF01;
"1374
[; ;pic18f27j13.h: 1374: asm("CCPR10L equ 0F01h");
[; <" CCPR10L equ 0F01h ;# ">
[; ;pic18f27j13.h: 1377: typedef union {
[; ;pic18f27j13.h: 1378: struct {
[; ;pic18f27j13.h: 1379: unsigned CCPR10L :8;
[; ;pic18f27j13.h: 1380: };
[; ;pic18f27j13.h: 1381: } CCPR10Lbits_t;
[; ;pic18f27j13.h: 1382: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0xF01;
[; ;pic18f27j13.h: 1391: extern volatile unsigned char CCPR10H @ 0xF02;
"1393
[; ;pic18f27j13.h: 1393: asm("CCPR10H equ 0F02h");
[; <" CCPR10H equ 0F02h ;# ">
[; ;pic18f27j13.h: 1396: typedef union {
[; ;pic18f27j13.h: 1397: struct {
[; ;pic18f27j13.h: 1398: unsigned CCPR10H :8;
[; ;pic18f27j13.h: 1399: };
[; ;pic18f27j13.h: 1400: } CCPR10Hbits_t;
[; ;pic18f27j13.h: 1401: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0xF02;
[; ;pic18f27j13.h: 1410: extern volatile unsigned char CCP9CON @ 0xF03;
"1412
[; ;pic18f27j13.h: 1412: asm("CCP9CON equ 0F03h");
[; <" CCP9CON equ 0F03h ;# ">
[; ;pic18f27j13.h: 1415: typedef union {
[; ;pic18f27j13.h: 1416: struct {
[; ;pic18f27j13.h: 1417: unsigned CCP9M :4;
[; ;pic18f27j13.h: 1418: unsigned DC9B :2;
[; ;pic18f27j13.h: 1419: };
[; ;pic18f27j13.h: 1420: struct {
[; ;pic18f27j13.h: 1421: unsigned CCP9M0 :1;
[; ;pic18f27j13.h: 1422: unsigned CCP9M1 :1;
[; ;pic18f27j13.h: 1423: unsigned CCP9M2 :1;
[; ;pic18f27j13.h: 1424: unsigned CCP9M3 :1;
[; ;pic18f27j13.h: 1425: unsigned DC9B0 :1;
[; ;pic18f27j13.h: 1426: unsigned DC9B1 :1;
[; ;pic18f27j13.h: 1427: };
[; ;pic18f27j13.h: 1428: } CCP9CONbits_t;
[; ;pic18f27j13.h: 1429: extern volatile CCP9CONbits_t CCP9CONbits @ 0xF03;
[; ;pic18f27j13.h: 1473: extern volatile unsigned char CCPR9L @ 0xF04;
"1475
[; ;pic18f27j13.h: 1475: asm("CCPR9L equ 0F04h");
[; <" CCPR9L equ 0F04h ;# ">
[; ;pic18f27j13.h: 1478: typedef union {
[; ;pic18f27j13.h: 1479: struct {
[; ;pic18f27j13.h: 1480: unsigned CCPR9L :8;
[; ;pic18f27j13.h: 1481: };
[; ;pic18f27j13.h: 1482: } CCPR9Lbits_t;
[; ;pic18f27j13.h: 1483: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0xF04;
[; ;pic18f27j13.h: 1492: extern volatile unsigned char CCPR9H @ 0xF05;
"1494
[; ;pic18f27j13.h: 1494: asm("CCPR9H equ 0F05h");
[; <" CCPR9H equ 0F05h ;# ">
[; ;pic18f27j13.h: 1497: typedef union {
[; ;pic18f27j13.h: 1498: struct {
[; ;pic18f27j13.h: 1499: unsigned CCPR9H :8;
[; ;pic18f27j13.h: 1500: };
[; ;pic18f27j13.h: 1501: } CCPR9Hbits_t;
[; ;pic18f27j13.h: 1502: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0xF05;
[; ;pic18f27j13.h: 1511: extern volatile unsigned char CCP8CON @ 0xF06;
"1513
[; ;pic18f27j13.h: 1513: asm("CCP8CON equ 0F06h");
[; <" CCP8CON equ 0F06h ;# ">
[; ;pic18f27j13.h: 1516: typedef union {
[; ;pic18f27j13.h: 1517: struct {
[; ;pic18f27j13.h: 1518: unsigned CCP8M :4;
[; ;pic18f27j13.h: 1519: unsigned DC8B :2;
[; ;pic18f27j13.h: 1520: };
[; ;pic18f27j13.h: 1521: struct {
[; ;pic18f27j13.h: 1522: unsigned CCP8M0 :1;
[; ;pic18f27j13.h: 1523: unsigned CCP8M1 :1;
[; ;pic18f27j13.h: 1524: unsigned CCP8M2 :1;
[; ;pic18f27j13.h: 1525: unsigned CCP8M3 :1;
[; ;pic18f27j13.h: 1526: unsigned DC8B0 :1;
[; ;pic18f27j13.h: 1527: unsigned DC8B1 :1;
[; ;pic18f27j13.h: 1528: };
[; ;pic18f27j13.h: 1529: } CCP8CONbits_t;
[; ;pic18f27j13.h: 1530: extern volatile CCP8CONbits_t CCP8CONbits @ 0xF06;
[; ;pic18f27j13.h: 1574: extern volatile unsigned char CCPR8L @ 0xF07;
"1576
[; ;pic18f27j13.h: 1576: asm("CCPR8L equ 0F07h");
[; <" CCPR8L equ 0F07h ;# ">
[; ;pic18f27j13.h: 1579: typedef union {
[; ;pic18f27j13.h: 1580: struct {
[; ;pic18f27j13.h: 1581: unsigned CCPR8L :8;
[; ;pic18f27j13.h: 1582: };
[; ;pic18f27j13.h: 1583: } CCPR8Lbits_t;
[; ;pic18f27j13.h: 1584: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0xF07;
[; ;pic18f27j13.h: 1593: extern volatile unsigned char CCPR8H @ 0xF08;
"1595
[; ;pic18f27j13.h: 1595: asm("CCPR8H equ 0F08h");
[; <" CCPR8H equ 0F08h ;# ">
[; ;pic18f27j13.h: 1598: typedef union {
[; ;pic18f27j13.h: 1599: struct {
[; ;pic18f27j13.h: 1600: unsigned CCPR8H :8;
[; ;pic18f27j13.h: 1601: };
[; ;pic18f27j13.h: 1602: } CCPR8Hbits_t;
[; ;pic18f27j13.h: 1603: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0xF08;
[; ;pic18f27j13.h: 1612: extern volatile unsigned char CCP7CON @ 0xF09;
"1614
[; ;pic18f27j13.h: 1614: asm("CCP7CON equ 0F09h");
[; <" CCP7CON equ 0F09h ;# ">
[; ;pic18f27j13.h: 1617: typedef union {
[; ;pic18f27j13.h: 1618: struct {
[; ;pic18f27j13.h: 1619: unsigned CCP7M :4;
[; ;pic18f27j13.h: 1620: unsigned DC7B :2;
[; ;pic18f27j13.h: 1621: };
[; ;pic18f27j13.h: 1622: struct {
[; ;pic18f27j13.h: 1623: unsigned CCP7M0 :1;
[; ;pic18f27j13.h: 1624: unsigned CCP7M1 :1;
[; ;pic18f27j13.h: 1625: unsigned CCP7M2 :1;
[; ;pic18f27j13.h: 1626: unsigned CCP7M3 :1;
[; ;pic18f27j13.h: 1627: unsigned DC7B0 :1;
[; ;pic18f27j13.h: 1628: unsigned DC7B1 :1;
[; ;pic18f27j13.h: 1629: };
[; ;pic18f27j13.h: 1630: } CCP7CONbits_t;
[; ;pic18f27j13.h: 1631: extern volatile CCP7CONbits_t CCP7CONbits @ 0xF09;
[; ;pic18f27j13.h: 1675: extern volatile unsigned char CCPR7L @ 0xF0A;
"1677
[; ;pic18f27j13.h: 1677: asm("CCPR7L equ 0F0Ah");
[; <" CCPR7L equ 0F0Ah ;# ">
[; ;pic18f27j13.h: 1680: typedef union {
[; ;pic18f27j13.h: 1681: struct {
[; ;pic18f27j13.h: 1682: unsigned CCPR7L :8;
[; ;pic18f27j13.h: 1683: };
[; ;pic18f27j13.h: 1684: } CCPR7Lbits_t;
[; ;pic18f27j13.h: 1685: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0xF0A;
[; ;pic18f27j13.h: 1694: extern volatile unsigned char CCPR7H @ 0xF0B;
"1696
[; ;pic18f27j13.h: 1696: asm("CCPR7H equ 0F0Bh");
[; <" CCPR7H equ 0F0Bh ;# ">
[; ;pic18f27j13.h: 1699: typedef union {
[; ;pic18f27j13.h: 1700: struct {
[; ;pic18f27j13.h: 1701: unsigned CCPR7H :8;
[; ;pic18f27j13.h: 1702: };
[; ;pic18f27j13.h: 1703: } CCPR7Hbits_t;
[; ;pic18f27j13.h: 1704: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0xF0B;
[; ;pic18f27j13.h: 1713: extern volatile unsigned char CCP6CON @ 0xF0C;
"1715
[; ;pic18f27j13.h: 1715: asm("CCP6CON equ 0F0Ch");
[; <" CCP6CON equ 0F0Ch ;# ">
[; ;pic18f27j13.h: 1718: typedef union {
[; ;pic18f27j13.h: 1719: struct {
[; ;pic18f27j13.h: 1720: unsigned CCP6M :4;
[; ;pic18f27j13.h: 1721: unsigned DC6B :2;
[; ;pic18f27j13.h: 1722: };
[; ;pic18f27j13.h: 1723: struct {
[; ;pic18f27j13.h: 1724: unsigned CCP6M0 :1;
[; ;pic18f27j13.h: 1725: unsigned CCP6M1 :1;
[; ;pic18f27j13.h: 1726: unsigned CCP6M2 :1;
[; ;pic18f27j13.h: 1727: unsigned CCP6M3 :1;
[; ;pic18f27j13.h: 1728: unsigned DC6B0 :1;
[; ;pic18f27j13.h: 1729: unsigned DC6B1 :1;
[; ;pic18f27j13.h: 1730: };
[; ;pic18f27j13.h: 1731: } CCP6CONbits_t;
[; ;pic18f27j13.h: 1732: extern volatile CCP6CONbits_t CCP6CONbits @ 0xF0C;
[; ;pic18f27j13.h: 1776: extern volatile unsigned char CCPR6L @ 0xF0D;
"1778
[; ;pic18f27j13.h: 1778: asm("CCPR6L equ 0F0Dh");
[; <" CCPR6L equ 0F0Dh ;# ">
[; ;pic18f27j13.h: 1781: typedef union {
[; ;pic18f27j13.h: 1782: struct {
[; ;pic18f27j13.h: 1783: unsigned CCPR6L :8;
[; ;pic18f27j13.h: 1784: };
[; ;pic18f27j13.h: 1785: } CCPR6Lbits_t;
[; ;pic18f27j13.h: 1786: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0xF0D;
[; ;pic18f27j13.h: 1795: extern volatile unsigned char CCPR6H @ 0xF0E;
"1797
[; ;pic18f27j13.h: 1797: asm("CCPR6H equ 0F0Eh");
[; <" CCPR6H equ 0F0Eh ;# ">
[; ;pic18f27j13.h: 1800: typedef union {
[; ;pic18f27j13.h: 1801: struct {
[; ;pic18f27j13.h: 1802: unsigned CCPR6H :8;
[; ;pic18f27j13.h: 1803: };
[; ;pic18f27j13.h: 1804: } CCPR6Hbits_t;
[; ;pic18f27j13.h: 1805: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0xF0E;
[; ;pic18f27j13.h: 1814: extern volatile unsigned char CCP5CON @ 0xF0F;
"1816
[; ;pic18f27j13.h: 1816: asm("CCP5CON equ 0F0Fh");
[; <" CCP5CON equ 0F0Fh ;# ">
[; ;pic18f27j13.h: 1819: typedef union {
[; ;pic18f27j13.h: 1820: struct {
[; ;pic18f27j13.h: 1821: unsigned CCP5M :4;
[; ;pic18f27j13.h: 1822: unsigned DC5B :2;
[; ;pic18f27j13.h: 1823: };
[; ;pic18f27j13.h: 1824: struct {
[; ;pic18f27j13.h: 1825: unsigned CCP5M0 :1;
[; ;pic18f27j13.h: 1826: unsigned CCP5M1 :1;
[; ;pic18f27j13.h: 1827: unsigned CCP5M2 :1;
[; ;pic18f27j13.h: 1828: unsigned CCP5M3 :1;
[; ;pic18f27j13.h: 1829: unsigned DC5B0 :1;
[; ;pic18f27j13.h: 1830: unsigned DC5B1 :1;
[; ;pic18f27j13.h: 1831: };
[; ;pic18f27j13.h: 1832: } CCP5CONbits_t;
[; ;pic18f27j13.h: 1833: extern volatile CCP5CONbits_t CCP5CONbits @ 0xF0F;
[; ;pic18f27j13.h: 1877: extern volatile unsigned char CCPR5L @ 0xF10;
"1879
[; ;pic18f27j13.h: 1879: asm("CCPR5L equ 0F10h");
[; <" CCPR5L equ 0F10h ;# ">
[; ;pic18f27j13.h: 1882: typedef union {
[; ;pic18f27j13.h: 1883: struct {
[; ;pic18f27j13.h: 1884: unsigned CCPR5L :8;
[; ;pic18f27j13.h: 1885: };
[; ;pic18f27j13.h: 1886: } CCPR5Lbits_t;
[; ;pic18f27j13.h: 1887: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0xF10;
[; ;pic18f27j13.h: 1896: extern volatile unsigned char CCPR5H @ 0xF11;
"1898
[; ;pic18f27j13.h: 1898: asm("CCPR5H equ 0F11h");
[; <" CCPR5H equ 0F11h ;# ">
[; ;pic18f27j13.h: 1901: typedef union {
[; ;pic18f27j13.h: 1902: struct {
[; ;pic18f27j13.h: 1903: unsigned CCPR5H :8;
[; ;pic18f27j13.h: 1904: };
[; ;pic18f27j13.h: 1905: } CCPR5Hbits_t;
[; ;pic18f27j13.h: 1906: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0xF11;
[; ;pic18f27j13.h: 1915: extern volatile unsigned char CCP4CON @ 0xF12;
"1917
[; ;pic18f27j13.h: 1917: asm("CCP4CON equ 0F12h");
[; <" CCP4CON equ 0F12h ;# ">
[; ;pic18f27j13.h: 1920: typedef union {
[; ;pic18f27j13.h: 1921: struct {
[; ;pic18f27j13.h: 1922: unsigned CCP4M :4;
[; ;pic18f27j13.h: 1923: unsigned DC4B :2;
[; ;pic18f27j13.h: 1924: };
[; ;pic18f27j13.h: 1925: struct {
[; ;pic18f27j13.h: 1926: unsigned CCP4M0 :1;
[; ;pic18f27j13.h: 1927: unsigned CCP4M1 :1;
[; ;pic18f27j13.h: 1928: unsigned CCP4M2 :1;
[; ;pic18f27j13.h: 1929: unsigned CCP4M3 :1;
[; ;pic18f27j13.h: 1930: unsigned DC4B0 :1;
[; ;pic18f27j13.h: 1931: unsigned DC4B1 :1;
[; ;pic18f27j13.h: 1932: };
[; ;pic18f27j13.h: 1933: } CCP4CONbits_t;
[; ;pic18f27j13.h: 1934: extern volatile CCP4CONbits_t CCP4CONbits @ 0xF12;
[; ;pic18f27j13.h: 1978: extern volatile unsigned char CCPR4L @ 0xF13;
"1980
[; ;pic18f27j13.h: 1980: asm("CCPR4L equ 0F13h");
[; <" CCPR4L equ 0F13h ;# ">
[; ;pic18f27j13.h: 1983: typedef union {
[; ;pic18f27j13.h: 1984: struct {
[; ;pic18f27j13.h: 1985: unsigned CCPR4L :8;
[; ;pic18f27j13.h: 1986: };
[; ;pic18f27j13.h: 1987: } CCPR4Lbits_t;
[; ;pic18f27j13.h: 1988: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0xF13;
[; ;pic18f27j13.h: 1997: extern volatile unsigned char CCPR4H @ 0xF14;
"1999
[; ;pic18f27j13.h: 1999: asm("CCPR4H equ 0F14h");
[; <" CCPR4H equ 0F14h ;# ">
[; ;pic18f27j13.h: 2002: typedef union {
[; ;pic18f27j13.h: 2003: struct {
[; ;pic18f27j13.h: 2004: unsigned CCPR4H :8;
[; ;pic18f27j13.h: 2005: };
[; ;pic18f27j13.h: 2006: } CCPR4Hbits_t;
[; ;pic18f27j13.h: 2007: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0xF14;
[; ;pic18f27j13.h: 2016: extern volatile unsigned char CCP3CON @ 0xF15;
"2018
[; ;pic18f27j13.h: 2018: asm("CCP3CON equ 0F15h");
[; <" CCP3CON equ 0F15h ;# ">
[; ;pic18f27j13.h: 2021: typedef union {
[; ;pic18f27j13.h: 2022: struct {
[; ;pic18f27j13.h: 2023: unsigned CCP3M :4;
[; ;pic18f27j13.h: 2024: unsigned DC3B :2;
[; ;pic18f27j13.h: 2025: unsigned P3M :2;
[; ;pic18f27j13.h: 2026: };
[; ;pic18f27j13.h: 2027: struct {
[; ;pic18f27j13.h: 2028: unsigned CCP3M0 :1;
[; ;pic18f27j13.h: 2029: unsigned CCP3M1 :1;
[; ;pic18f27j13.h: 2030: unsigned CCP3M2 :1;
[; ;pic18f27j13.h: 2031: unsigned CCP3M3 :1;
[; ;pic18f27j13.h: 2032: unsigned DC3B0 :1;
[; ;pic18f27j13.h: 2033: unsigned DC3B1 :1;
[; ;pic18f27j13.h: 2034: unsigned P3M0 :1;
[; ;pic18f27j13.h: 2035: unsigned P3M1 :1;
[; ;pic18f27j13.h: 2036: };
[; ;pic18f27j13.h: 2037: } CCP3CONbits_t;
[; ;pic18f27j13.h: 2038: extern volatile CCP3CONbits_t CCP3CONbits @ 0xF15;
[; ;pic18f27j13.h: 2097: extern volatile unsigned char CCPR3L @ 0xF16;
"2099
[; ;pic18f27j13.h: 2099: asm("CCPR3L equ 0F16h");
[; <" CCPR3L equ 0F16h ;# ">
[; ;pic18f27j13.h: 2102: typedef union {
[; ;pic18f27j13.h: 2103: struct {
[; ;pic18f27j13.h: 2104: unsigned CCPR3L :8;
[; ;pic18f27j13.h: 2105: };
[; ;pic18f27j13.h: 2106: } CCPR3Lbits_t;
[; ;pic18f27j13.h: 2107: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0xF16;
[; ;pic18f27j13.h: 2116: extern volatile unsigned char CCPR3H @ 0xF17;
"2118
[; ;pic18f27j13.h: 2118: asm("CCPR3H equ 0F17h");
[; <" CCPR3H equ 0F17h ;# ">
[; ;pic18f27j13.h: 2121: typedef union {
[; ;pic18f27j13.h: 2122: struct {
[; ;pic18f27j13.h: 2123: unsigned CCPR3H :8;
[; ;pic18f27j13.h: 2124: };
[; ;pic18f27j13.h: 2125: } CCPR3Hbits_t;
[; ;pic18f27j13.h: 2126: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0xF17;
[; ;pic18f27j13.h: 2135: extern volatile unsigned char ECCP3DEL @ 0xF18;
"2137
[; ;pic18f27j13.h: 2137: asm("ECCP3DEL equ 0F18h");
[; <" ECCP3DEL equ 0F18h ;# ">
[; ;pic18f27j13.h: 2140: typedef union {
[; ;pic18f27j13.h: 2141: struct {
[; ;pic18f27j13.h: 2142: unsigned P3DC :7;
[; ;pic18f27j13.h: 2143: unsigned P3RSEN :1;
[; ;pic18f27j13.h: 2144: };
[; ;pic18f27j13.h: 2145: struct {
[; ;pic18f27j13.h: 2146: unsigned P3DC0 :1;
[; ;pic18f27j13.h: 2147: unsigned P3DC1 :1;
[; ;pic18f27j13.h: 2148: unsigned P3DC2 :1;
[; ;pic18f27j13.h: 2149: unsigned P3DC3 :1;
[; ;pic18f27j13.h: 2150: unsigned P3DC4 :1;
[; ;pic18f27j13.h: 2151: unsigned P3DC5 :1;
[; ;pic18f27j13.h: 2152: unsigned P3DC6 :1;
[; ;pic18f27j13.h: 2153: };
[; ;pic18f27j13.h: 2154: } ECCP3DELbits_t;
[; ;pic18f27j13.h: 2155: extern volatile ECCP3DELbits_t ECCP3DELbits @ 0xF18;
[; ;pic18f27j13.h: 2204: extern volatile unsigned char ECCP3AS @ 0xF19;
"2206
[; ;pic18f27j13.h: 2206: asm("ECCP3AS equ 0F19h");
[; <" ECCP3AS equ 0F19h ;# ">
[; ;pic18f27j13.h: 2209: typedef union {
[; ;pic18f27j13.h: 2210: struct {
[; ;pic18f27j13.h: 2211: unsigned PSS3BD :2;
[; ;pic18f27j13.h: 2212: unsigned PSS3AC :2;
[; ;pic18f27j13.h: 2213: unsigned ECCP3AS :3;
[; ;pic18f27j13.h: 2214: unsigned ECCP3ASE :1;
[; ;pic18f27j13.h: 2215: };
[; ;pic18f27j13.h: 2216: struct {
[; ;pic18f27j13.h: 2217: unsigned PSS3BD0 :1;
[; ;pic18f27j13.h: 2218: unsigned PSS3BD1 :1;
[; ;pic18f27j13.h: 2219: unsigned PSS3AC0 :1;
[; ;pic18f27j13.h: 2220: unsigned PSS3AC1 :1;
[; ;pic18f27j13.h: 2221: unsigned ECCP3AS0 :1;
[; ;pic18f27j13.h: 2222: unsigned ECCP3AS1 :1;
[; ;pic18f27j13.h: 2223: unsigned ECCP3AS2 :1;
[; ;pic18f27j13.h: 2224: };
[; ;pic18f27j13.h: 2225: } ECCP3ASbits_t;
[; ;pic18f27j13.h: 2226: extern volatile ECCP3ASbits_t ECCP3ASbits @ 0xF19;
[; ;pic18f27j13.h: 2285: extern volatile unsigned char PSTR3CON @ 0xF1A;
"2287
[; ;pic18f27j13.h: 2287: asm("PSTR3CON equ 0F1Ah");
[; <" PSTR3CON equ 0F1Ah ;# ">
[; ;pic18f27j13.h: 2290: typedef union {
[; ;pic18f27j13.h: 2291: struct {
[; ;pic18f27j13.h: 2292: unsigned STRA :1;
[; ;pic18f27j13.h: 2293: unsigned STRB :1;
[; ;pic18f27j13.h: 2294: unsigned STRC :1;
[; ;pic18f27j13.h: 2295: unsigned STRD :1;
[; ;pic18f27j13.h: 2296: unsigned STRSYNC :1;
[; ;pic18f27j13.h: 2297: unsigned :1;
[; ;pic18f27j13.h: 2298: unsigned CMPL :2;
[; ;pic18f27j13.h: 2299: };
[; ;pic18f27j13.h: 2300: struct {
[; ;pic18f27j13.h: 2301: unsigned :6;
[; ;pic18f27j13.h: 2302: unsigned CMPL0 :1;
[; ;pic18f27j13.h: 2303: unsigned CMPL1 :1;
[; ;pic18f27j13.h: 2304: };
[; ;pic18f27j13.h: 2305: struct {
[; ;pic18f27j13.h: 2306: unsigned STRA3 :1;
[; ;pic18f27j13.h: 2307: unsigned STRB3 :1;
[; ;pic18f27j13.h: 2308: unsigned STRC3 :1;
[; ;pic18f27j13.h: 2309: unsigned STRD3 :1;
[; ;pic18f27j13.h: 2310: unsigned STRSYNC3 :1;
[; ;pic18f27j13.h: 2311: unsigned :1;
[; ;pic18f27j13.h: 2312: unsigned CMPL03 :1;
[; ;pic18f27j13.h: 2313: unsigned CMPL13 :1;
[; ;pic18f27j13.h: 2314: };
[; ;pic18f27j13.h: 2315: } PSTR3CONbits_t;
[; ;pic18f27j13.h: 2316: extern volatile PSTR3CONbits_t PSTR3CONbits @ 0xF1A;
[; ;pic18f27j13.h: 2395: extern volatile unsigned char T8CON @ 0xF1B;
"2397
[; ;pic18f27j13.h: 2397: asm("T8CON equ 0F1Bh");
[; <" T8CON equ 0F1Bh ;# ">
[; ;pic18f27j13.h: 2400: typedef union {
[; ;pic18f27j13.h: 2401: struct {
[; ;pic18f27j13.h: 2402: unsigned T8CKPS :2;
[; ;pic18f27j13.h: 2403: unsigned TMR8ON :1;
[; ;pic18f27j13.h: 2404: unsigned T8OUTPS :4;
[; ;pic18f27j13.h: 2405: };
[; ;pic18f27j13.h: 2406: struct {
[; ;pic18f27j13.h: 2407: unsigned T8CKPS0 :1;
[; ;pic18f27j13.h: 2408: unsigned T8CKPS1 :1;
[; ;pic18f27j13.h: 2409: unsigned :1;
[; ;pic18f27j13.h: 2410: unsigned T8OUTPS0 :1;
[; ;pic18f27j13.h: 2411: unsigned T8OUTPS1 :1;
[; ;pic18f27j13.h: 2412: unsigned T8OUTPS2 :1;
[; ;pic18f27j13.h: 2413: unsigned T8OUTPS3 :1;
[; ;pic18f27j13.h: 2414: };
[; ;pic18f27j13.h: 2415: } T8CONbits_t;
[; ;pic18f27j13.h: 2416: extern volatile T8CONbits_t T8CONbits @ 0xF1B;
[; ;pic18f27j13.h: 2465: extern volatile unsigned char PR8 @ 0xF1C;
"2467
[; ;pic18f27j13.h: 2467: asm("PR8 equ 0F1Ch");
[; <" PR8 equ 0F1Ch ;# ">
[; ;pic18f27j13.h: 2470: typedef union {
[; ;pic18f27j13.h: 2471: struct {
[; ;pic18f27j13.h: 2472: unsigned PR8 :8;
[; ;pic18f27j13.h: 2473: };
[; ;pic18f27j13.h: 2474: } PR8bits_t;
[; ;pic18f27j13.h: 2475: extern volatile PR8bits_t PR8bits @ 0xF1C;
[; ;pic18f27j13.h: 2484: extern volatile unsigned char TMR8 @ 0xF1D;
"2486
[; ;pic18f27j13.h: 2486: asm("TMR8 equ 0F1Dh");
[; <" TMR8 equ 0F1Dh ;# ">
[; ;pic18f27j13.h: 2489: typedef union {
[; ;pic18f27j13.h: 2490: struct {
[; ;pic18f27j13.h: 2491: unsigned TMR8 :8;
[; ;pic18f27j13.h: 2492: };
[; ;pic18f27j13.h: 2493: } TMR8bits_t;
[; ;pic18f27j13.h: 2494: extern volatile TMR8bits_t TMR8bits @ 0xF1D;
[; ;pic18f27j13.h: 2503: extern volatile unsigned char T6CON @ 0xF1E;
"2505
[; ;pic18f27j13.h: 2505: asm("T6CON equ 0F1Eh");
[; <" T6CON equ 0F1Eh ;# ">
[; ;pic18f27j13.h: 2508: typedef union {
[; ;pic18f27j13.h: 2509: struct {
[; ;pic18f27j13.h: 2510: unsigned T6CKPS :2;
[; ;pic18f27j13.h: 2511: unsigned TMR6ON :1;
[; ;pic18f27j13.h: 2512: unsigned T6OUTPS :4;
[; ;pic18f27j13.h: 2513: };
[; ;pic18f27j13.h: 2514: struct {
[; ;pic18f27j13.h: 2515: unsigned T6CKPS0 :1;
[; ;pic18f27j13.h: 2516: unsigned T6CKPS1 :1;
[; ;pic18f27j13.h: 2517: unsigned :1;
[; ;pic18f27j13.h: 2518: unsigned T6OUTPS0 :1;
[; ;pic18f27j13.h: 2519: unsigned T6OUTPS1 :1;
[; ;pic18f27j13.h: 2520: unsigned T6OUTPS2 :1;
[; ;pic18f27j13.h: 2521: unsigned T6OUTPS3 :1;
[; ;pic18f27j13.h: 2522: };
[; ;pic18f27j13.h: 2523: } T6CONbits_t;
[; ;pic18f27j13.h: 2524: extern volatile T6CONbits_t T6CONbits @ 0xF1E;
[; ;pic18f27j13.h: 2573: extern volatile unsigned char PR6 @ 0xF1F;
"2575
[; ;pic18f27j13.h: 2575: asm("PR6 equ 0F1Fh");
[; <" PR6 equ 0F1Fh ;# ">
[; ;pic18f27j13.h: 2578: typedef union {
[; ;pic18f27j13.h: 2579: struct {
[; ;pic18f27j13.h: 2580: unsigned PR6 :8;
[; ;pic18f27j13.h: 2581: };
[; ;pic18f27j13.h: 2582: } PR6bits_t;
[; ;pic18f27j13.h: 2583: extern volatile PR6bits_t PR6bits @ 0xF1F;
[; ;pic18f27j13.h: 2592: extern volatile unsigned char TMR6 @ 0xF20;
"2594
[; ;pic18f27j13.h: 2594: asm("TMR6 equ 0F20h");
[; <" TMR6 equ 0F20h ;# ">
[; ;pic18f27j13.h: 2597: typedef union {
[; ;pic18f27j13.h: 2598: struct {
[; ;pic18f27j13.h: 2599: unsigned TMR6 :8;
[; ;pic18f27j13.h: 2600: };
[; ;pic18f27j13.h: 2601: } TMR6bits_t;
[; ;pic18f27j13.h: 2602: extern volatile TMR6bits_t TMR6bits @ 0xF20;
[; ;pic18f27j13.h: 2611: extern volatile unsigned char T5GCON @ 0xF21;
"2613
[; ;pic18f27j13.h: 2613: asm("T5GCON equ 0F21h");
[; <" T5GCON equ 0F21h ;# ">
[; ;pic18f27j13.h: 2616: typedef union {
[; ;pic18f27j13.h: 2617: struct {
[; ;pic18f27j13.h: 2618: unsigned :3;
[; ;pic18f27j13.h: 2619: unsigned T5GGO_NOT_T5DONE :1;
[; ;pic18f27j13.h: 2620: };
[; ;pic18f27j13.h: 2621: struct {
[; ;pic18f27j13.h: 2622: unsigned T5GSS :2;
[; ;pic18f27j13.h: 2623: unsigned T5GVAL :1;
[; ;pic18f27j13.h: 2624: unsigned T5GGO_nT5DONE :1;
[; ;pic18f27j13.h: 2625: unsigned T5GSPM :1;
[; ;pic18f27j13.h: 2626: unsigned T5GTM :1;
[; ;pic18f27j13.h: 2627: unsigned T5GPOL :1;
[; ;pic18f27j13.h: 2628: unsigned TMR5GE :1;
[; ;pic18f27j13.h: 2629: };
[; ;pic18f27j13.h: 2630: struct {
[; ;pic18f27j13.h: 2631: unsigned T5GSS0 :1;
[; ;pic18f27j13.h: 2632: unsigned T5GSS1 :1;
[; ;pic18f27j13.h: 2633: unsigned :1;
[; ;pic18f27j13.h: 2634: unsigned T5GGO :1;
[; ;pic18f27j13.h: 2635: };
[; ;pic18f27j13.h: 2636: struct {
[; ;pic18f27j13.h: 2637: unsigned :3;
[; ;pic18f27j13.h: 2638: unsigned NOT_T5DONE :1;
[; ;pic18f27j13.h: 2639: };
[; ;pic18f27j13.h: 2640: struct {
[; ;pic18f27j13.h: 2641: unsigned :3;
[; ;pic18f27j13.h: 2642: unsigned nT5DONE :1;
[; ;pic18f27j13.h: 2643: };
[; ;pic18f27j13.h: 2644: struct {
[; ;pic18f27j13.h: 2645: unsigned :3;
[; ;pic18f27j13.h: 2646: unsigned T5DONE :1;
[; ;pic18f27j13.h: 2647: };
[; ;pic18f27j13.h: 2648: } T5GCONbits_t;
[; ;pic18f27j13.h: 2649: extern volatile T5GCONbits_t T5GCONbits @ 0xF21;
[; ;pic18f27j13.h: 2723: extern volatile unsigned char T5CON @ 0xF22;
"2725
[; ;pic18f27j13.h: 2725: asm("T5CON equ 0F22h");
[; <" T5CON equ 0F22h ;# ">
[; ;pic18f27j13.h: 2728: typedef union {
[; ;pic18f27j13.h: 2729: struct {
[; ;pic18f27j13.h: 2730: unsigned :2;
[; ;pic18f27j13.h: 2731: unsigned NOT_T5SYNC :1;
[; ;pic18f27j13.h: 2732: };
[; ;pic18f27j13.h: 2733: struct {
[; ;pic18f27j13.h: 2734: unsigned TMR5ON :1;
[; ;pic18f27j13.h: 2735: unsigned RD16 :1;
[; ;pic18f27j13.h: 2736: unsigned nT5SYNC :1;
[; ;pic18f27j13.h: 2737: unsigned T5OSCEN :1;
[; ;pic18f27j13.h: 2738: unsigned T5CKPS :2;
[; ;pic18f27j13.h: 2739: unsigned TMR5CS :2;
[; ;pic18f27j13.h: 2740: };
[; ;pic18f27j13.h: 2741: struct {
[; ;pic18f27j13.h: 2742: unsigned :4;
[; ;pic18f27j13.h: 2743: unsigned T5CKPS0 :1;
[; ;pic18f27j13.h: 2744: unsigned T5CKPS1 :1;
[; ;pic18f27j13.h: 2745: unsigned TMR5CS0 :1;
[; ;pic18f27j13.h: 2746: unsigned TMR5CS1 :1;
[; ;pic18f27j13.h: 2747: };
[; ;pic18f27j13.h: 2748: struct {
[; ;pic18f27j13.h: 2749: unsigned :1;
[; ;pic18f27j13.h: 2750: unsigned RD165 :1;
[; ;pic18f27j13.h: 2751: unsigned :1;
[; ;pic18f27j13.h: 2752: unsigned SOSCEN5 :1;
[; ;pic18f27j13.h: 2753: };
[; ;pic18f27j13.h: 2754: } T5CONbits_t;
[; ;pic18f27j13.h: 2755: extern volatile T5CONbits_t T5CONbits @ 0xF22;
[; ;pic18f27j13.h: 2824: extern volatile unsigned char TMR5L @ 0xF23;
"2826
[; ;pic18f27j13.h: 2826: asm("TMR5L equ 0F23h");
[; <" TMR5L equ 0F23h ;# ">
[; ;pic18f27j13.h: 2829: typedef union {
[; ;pic18f27j13.h: 2830: struct {
[; ;pic18f27j13.h: 2831: unsigned TMR5L :8;
[; ;pic18f27j13.h: 2832: };
[; ;pic18f27j13.h: 2833: } TMR5Lbits_t;
[; ;pic18f27j13.h: 2834: extern volatile TMR5Lbits_t TMR5Lbits @ 0xF23;
[; ;pic18f27j13.h: 2843: extern volatile unsigned char TMR5H @ 0xF24;
"2845
[; ;pic18f27j13.h: 2845: asm("TMR5H equ 0F24h");
[; <" TMR5H equ 0F24h ;# ">
[; ;pic18f27j13.h: 2848: typedef union {
[; ;pic18f27j13.h: 2849: struct {
[; ;pic18f27j13.h: 2850: unsigned TMR5H :8;
[; ;pic18f27j13.h: 2851: };
[; ;pic18f27j13.h: 2852: } TMR5Hbits_t;
[; ;pic18f27j13.h: 2853: extern volatile TMR5Hbits_t TMR5Hbits @ 0xF24;
[; ;pic18f27j13.h: 2862: extern volatile unsigned char CM3CON @ 0xF25;
"2864
[; ;pic18f27j13.h: 2864: asm("CM3CON equ 0F25h");
[; <" CM3CON equ 0F25h ;# ">
[; ;pic18f27j13.h: 2867: typedef union {
[; ;pic18f27j13.h: 2868: struct {
[; ;pic18f27j13.h: 2869: unsigned CCH :2;
[; ;pic18f27j13.h: 2870: unsigned CREF :1;
[; ;pic18f27j13.h: 2871: unsigned EVPOL :2;
[; ;pic18f27j13.h: 2872: unsigned CPOL :1;
[; ;pic18f27j13.h: 2873: unsigned COE :1;
[; ;pic18f27j13.h: 2874: unsigned CON :1;
[; ;pic18f27j13.h: 2875: };
[; ;pic18f27j13.h: 2876: struct {
[; ;pic18f27j13.h: 2877: unsigned CCH0 :1;
[; ;pic18f27j13.h: 2878: unsigned CCH1 :1;
[; ;pic18f27j13.h: 2879: unsigned :1;
[; ;pic18f27j13.h: 2880: unsigned EVPOL0 :1;
[; ;pic18f27j13.h: 2881: unsigned EVPOL1 :1;
[; ;pic18f27j13.h: 2882: };
[; ;pic18f27j13.h: 2883: struct {
[; ;pic18f27j13.h: 2884: unsigned CCH03 :1;
[; ;pic18f27j13.h: 2885: unsigned CCH13 :1;
[; ;pic18f27j13.h: 2886: unsigned CREF3 :1;
[; ;pic18f27j13.h: 2887: unsigned EVPOL03 :1;
[; ;pic18f27j13.h: 2888: unsigned EVPOL13 :1;
[; ;pic18f27j13.h: 2889: unsigned CPOL3 :1;
[; ;pic18f27j13.h: 2890: unsigned COE3 :1;
[; ;pic18f27j13.h: 2891: unsigned CON3 :1;
[; ;pic18f27j13.h: 2892: };
[; ;pic18f27j13.h: 2893: } CM3CONbits_t;
[; ;pic18f27j13.h: 2894: extern volatile CM3CONbits_t CM3CONbits @ 0xF25;
[; ;pic18f27j13.h: 2988: extern volatile unsigned char RTCVALL @ 0xF3A;
"2990
[; ;pic18f27j13.h: 2990: asm("RTCVALL equ 0F3Ah");
[; <" RTCVALL equ 0F3Ah ;# ">
[; ;pic18f27j13.h: 2993: typedef union {
[; ;pic18f27j13.h: 2994: struct {
[; ;pic18f27j13.h: 2995: unsigned RTCVALL :8;
[; ;pic18f27j13.h: 2996: };
[; ;pic18f27j13.h: 2997: } RTCVALLbits_t;
[; ;pic18f27j13.h: 2998: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF3A;
[; ;pic18f27j13.h: 3007: extern volatile unsigned char RTCVALH @ 0xF3B;
"3009
[; ;pic18f27j13.h: 3009: asm("RTCVALH equ 0F3Bh");
[; <" RTCVALH equ 0F3Bh ;# ">
[; ;pic18f27j13.h: 3012: typedef union {
[; ;pic18f27j13.h: 3013: struct {
[; ;pic18f27j13.h: 3014: unsigned RTCVALH :8;
[; ;pic18f27j13.h: 3015: };
[; ;pic18f27j13.h: 3016: struct {
[; ;pic18f27j13.h: 3017: unsigned WAITE0 :1;
[; ;pic18f27j13.h: 3018: unsigned WAITE1 :1;
[; ;pic18f27j13.h: 3019: unsigned WAITM0 :1;
[; ;pic18f27j13.h: 3020: unsigned WAITM1 :1;
[; ;pic18f27j13.h: 3021: unsigned WAITM2 :1;
[; ;pic18f27j13.h: 3022: unsigned WAITM3 :1;
[; ;pic18f27j13.h: 3023: unsigned WAITB0 :1;
[; ;pic18f27j13.h: 3024: unsigned WAITB1 :1;
[; ;pic18f27j13.h: 3025: };
[; ;pic18f27j13.h: 3026: } RTCVALHbits_t;
[; ;pic18f27j13.h: 3027: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF3B;
[; ;pic18f27j13.h: 3076: extern volatile unsigned char PADCFG1 @ 0xF3C;
"3078
[; ;pic18f27j13.h: 3078: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f27j13.h: 3081: typedef union {
[; ;pic18f27j13.h: 3082: struct {
[; ;pic18f27j13.h: 3083: unsigned :1;
[; ;pic18f27j13.h: 3084: unsigned RTSECSEL0 :1;
[; ;pic18f27j13.h: 3085: unsigned RTSECSEL1 :1;
[; ;pic18f27j13.h: 3086: };
[; ;pic18f27j13.h: 3087: } PADCFG1bits_t;
[; ;pic18f27j13.h: 3088: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f27j13.h: 3102: extern volatile unsigned char REFOCON @ 0xF3D;
"3104
[; ;pic18f27j13.h: 3104: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f27j13.h: 3107: typedef union {
[; ;pic18f27j13.h: 3108: struct {
[; ;pic18f27j13.h: 3109: unsigned RODIV :4;
[; ;pic18f27j13.h: 3110: unsigned ROSEL :1;
[; ;pic18f27j13.h: 3111: unsigned ROSSLP :1;
[; ;pic18f27j13.h: 3112: unsigned :1;
[; ;pic18f27j13.h: 3113: unsigned ROON :1;
[; ;pic18f27j13.h: 3114: };
[; ;pic18f27j13.h: 3115: struct {
[; ;pic18f27j13.h: 3116: unsigned RODIV0 :1;
[; ;pic18f27j13.h: 3117: unsigned RODIV1 :1;
[; ;pic18f27j13.h: 3118: unsigned RODIV2 :1;
[; ;pic18f27j13.h: 3119: unsigned RODIV3 :1;
[; ;pic18f27j13.h: 3120: };
[; ;pic18f27j13.h: 3121: } REFOCONbits_t;
[; ;pic18f27j13.h: 3122: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f27j13.h: 3166: extern volatile unsigned char RTCCAL @ 0xF3E;
"3168
[; ;pic18f27j13.h: 3168: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f27j13.h: 3171: typedef union {
[; ;pic18f27j13.h: 3172: struct {
[; ;pic18f27j13.h: 3173: unsigned CAL :8;
[; ;pic18f27j13.h: 3174: };
[; ;pic18f27j13.h: 3175: struct {
[; ;pic18f27j13.h: 3176: unsigned CAL0 :1;
[; ;pic18f27j13.h: 3177: unsigned CAL1 :1;
[; ;pic18f27j13.h: 3178: unsigned CAL2 :1;
[; ;pic18f27j13.h: 3179: unsigned CAL3 :1;
[; ;pic18f27j13.h: 3180: unsigned CAL4 :1;
[; ;pic18f27j13.h: 3181: unsigned CAL5 :1;
[; ;pic18f27j13.h: 3182: unsigned CAL6 :1;
[; ;pic18f27j13.h: 3183: unsigned CAL7 :1;
[; ;pic18f27j13.h: 3184: };
[; ;pic18f27j13.h: 3185: } RTCCALbits_t;
[; ;pic18f27j13.h: 3186: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f27j13.h: 3235: extern volatile unsigned char RTCCFG @ 0xF3F;
"3237
[; ;pic18f27j13.h: 3237: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f27j13.h: 3240: typedef union {
[; ;pic18f27j13.h: 3241: struct {
[; ;pic18f27j13.h: 3242: unsigned RTCPTR0 :1;
[; ;pic18f27j13.h: 3243: unsigned RTCPTR1 :1;
[; ;pic18f27j13.h: 3244: unsigned RTCOE :1;
[; ;pic18f27j13.h: 3245: unsigned HALFSEC :1;
[; ;pic18f27j13.h: 3246: unsigned RTCSYNC :1;
[; ;pic18f27j13.h: 3247: unsigned RTCWREN :1;
[; ;pic18f27j13.h: 3248: unsigned :1;
[; ;pic18f27j13.h: 3249: unsigned RTCEN :1;
[; ;pic18f27j13.h: 3250: };
[; ;pic18f27j13.h: 3251: } RTCCFGbits_t;
[; ;pic18f27j13.h: 3252: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f27j13.h: 3291: extern volatile unsigned char ODCON3 @ 0xF40;
"3293
[; ;pic18f27j13.h: 3293: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f27j13.h: 3296: typedef union {
[; ;pic18f27j13.h: 3297: struct {
[; ;pic18f27j13.h: 3298: unsigned SPI1OD :1;
[; ;pic18f27j13.h: 3299: unsigned SPI2OD :1;
[; ;pic18f27j13.h: 3300: unsigned :5;
[; ;pic18f27j13.h: 3301: unsigned CTMUDS :1;
[; ;pic18f27j13.h: 3302: };
[; ;pic18f27j13.h: 3303: } ODCON3bits_t;
[; ;pic18f27j13.h: 3304: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f27j13.h: 3323: extern volatile unsigned char ODCON2 @ 0xF41;
"3325
[; ;pic18f27j13.h: 3325: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f27j13.h: 3328: typedef union {
[; ;pic18f27j13.h: 3329: struct {
[; ;pic18f27j13.h: 3330: unsigned U1OD :1;
[; ;pic18f27j13.h: 3331: unsigned U2OD :1;
[; ;pic18f27j13.h: 3332: unsigned CCP9OD :1;
[; ;pic18f27j13.h: 3333: unsigned CCP10OD :1;
[; ;pic18f27j13.h: 3334: };
[; ;pic18f27j13.h: 3335: } ODCON2bits_t;
[; ;pic18f27j13.h: 3336: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f27j13.h: 3360: extern volatile unsigned char ODCON1 @ 0xF42;
"3362
[; ;pic18f27j13.h: 3362: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f27j13.h: 3365: typedef union {
[; ;pic18f27j13.h: 3366: struct {
[; ;pic18f27j13.h: 3367: unsigned ECCP1OD :1;
[; ;pic18f27j13.h: 3368: unsigned ECCP2OD :1;
[; ;pic18f27j13.h: 3369: unsigned ECCP3OD :1;
[; ;pic18f27j13.h: 3370: unsigned CCP4OD :1;
[; ;pic18f27j13.h: 3371: unsigned CCP5OD :1;
[; ;pic18f27j13.h: 3372: unsigned CCP6OD :1;
[; ;pic18f27j13.h: 3373: unsigned CCP7OD :1;
[; ;pic18f27j13.h: 3374: unsigned CCP8OD :1;
[; ;pic18f27j13.h: 3375: };
[; ;pic18f27j13.h: 3376: } ODCON1bits_t;
[; ;pic18f27j13.h: 3377: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f27j13.h: 3421: extern volatile unsigned char ALRMVALL @ 0xF44;
"3423
[; ;pic18f27j13.h: 3423: asm("ALRMVALL equ 0F44h");
[; <" ALRMVALL equ 0F44h ;# ">
[; ;pic18f27j13.h: 3426: typedef union {
[; ;pic18f27j13.h: 3427: struct {
[; ;pic18f27j13.h: 3428: unsigned ALRMVALL :8;
[; ;pic18f27j13.h: 3429: };
[; ;pic18f27j13.h: 3430: } ALRMVALLbits_t;
[; ;pic18f27j13.h: 3431: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF44;
[; ;pic18f27j13.h: 3440: extern volatile unsigned char ALRMVALH @ 0xF45;
"3442
[; ;pic18f27j13.h: 3442: asm("ALRMVALH equ 0F45h");
[; <" ALRMVALH equ 0F45h ;# ">
[; ;pic18f27j13.h: 3445: typedef union {
[; ;pic18f27j13.h: 3446: struct {
[; ;pic18f27j13.h: 3447: unsigned ALRMVALH :8;
[; ;pic18f27j13.h: 3448: };
[; ;pic18f27j13.h: 3449: } ALRMVALHbits_t;
[; ;pic18f27j13.h: 3450: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF45;
[; ;pic18f27j13.h: 3459: extern volatile unsigned char ALRMRPT @ 0xF46;
"3461
[; ;pic18f27j13.h: 3461: asm("ALRMRPT equ 0F46h");
[; <" ALRMRPT equ 0F46h ;# ">
[; ;pic18f27j13.h: 3464: typedef union {
[; ;pic18f27j13.h: 3465: struct {
[; ;pic18f27j13.h: 3466: unsigned ARPT :8;
[; ;pic18f27j13.h: 3467: };
[; ;pic18f27j13.h: 3468: struct {
[; ;pic18f27j13.h: 3469: unsigned ARPT0 :1;
[; ;pic18f27j13.h: 3470: unsigned ARPT1 :1;
[; ;pic18f27j13.h: 3471: unsigned ARPT2 :1;
[; ;pic18f27j13.h: 3472: unsigned ARPT3 :1;
[; ;pic18f27j13.h: 3473: unsigned ARPT4 :1;
[; ;pic18f27j13.h: 3474: unsigned ARPT5 :1;
[; ;pic18f27j13.h: 3475: unsigned ARPT6 :1;
[; ;pic18f27j13.h: 3476: unsigned ARPT7 :1;
[; ;pic18f27j13.h: 3477: };
[; ;pic18f27j13.h: 3478: } ALRMRPTbits_t;
[; ;pic18f27j13.h: 3479: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF46;
[; ;pic18f27j13.h: 3528: extern volatile unsigned char ALRMCFG @ 0xF47;
"3530
[; ;pic18f27j13.h: 3530: asm("ALRMCFG equ 0F47h");
[; <" ALRMCFG equ 0F47h ;# ">
[; ;pic18f27j13.h: 3533: typedef union {
[; ;pic18f27j13.h: 3534: struct {
[; ;pic18f27j13.h: 3535: unsigned ALRMPTR :2;
[; ;pic18f27j13.h: 3536: unsigned AMASK :4;
[; ;pic18f27j13.h: 3537: unsigned CHIME :1;
[; ;pic18f27j13.h: 3538: unsigned ALRMEN :1;
[; ;pic18f27j13.h: 3539: };
[; ;pic18f27j13.h: 3540: struct {
[; ;pic18f27j13.h: 3541: unsigned ALRMPTR0 :1;
[; ;pic18f27j13.h: 3542: unsigned ALRMPTR1 :1;
[; ;pic18f27j13.h: 3543: unsigned AMASK0 :1;
[; ;pic18f27j13.h: 3544: unsigned AMASK1 :1;
[; ;pic18f27j13.h: 3545: unsigned AMASK2 :1;
[; ;pic18f27j13.h: 3546: unsigned AMASK3 :1;
[; ;pic18f27j13.h: 3547: };
[; ;pic18f27j13.h: 3548: } ALRMCFGbits_t;
[; ;pic18f27j13.h: 3549: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF47;
[; ;pic18f27j13.h: 3603: extern volatile unsigned char ANCON0 @ 0xF48;
"3605
[; ;pic18f27j13.h: 3605: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f27j13.h: 3608: typedef union {
[; ;pic18f27j13.h: 3609: struct {
[; ;pic18f27j13.h: 3610: unsigned PCFG0 :1;
[; ;pic18f27j13.h: 3611: unsigned PCFG1 :1;
[; ;pic18f27j13.h: 3612: unsigned PCFG2 :1;
[; ;pic18f27j13.h: 3613: unsigned PCFG3 :1;
[; ;pic18f27j13.h: 3614: unsigned PCFG4 :1;
[; ;pic18f27j13.h: 3615: };
[; ;pic18f27j13.h: 3616: } ANCON0bits_t;
[; ;pic18f27j13.h: 3617: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f27j13.h: 3646: extern volatile unsigned char ANCON1 @ 0xF49;
"3648
[; ;pic18f27j13.h: 3648: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f27j13.h: 3651: typedef union {
[; ;pic18f27j13.h: 3652: struct {
[; ;pic18f27j13.h: 3653: unsigned PCFG8 :1;
[; ;pic18f27j13.h: 3654: unsigned PCFG9 :1;
[; ;pic18f27j13.h: 3655: unsigned PCFG10 :1;
[; ;pic18f27j13.h: 3656: unsigned PCFG11 :1;
[; ;pic18f27j13.h: 3657: unsigned PCFG12 :1;
[; ;pic18f27j13.h: 3658: unsigned :2;
[; ;pic18f27j13.h: 3659: unsigned VBGEN :1;
[; ;pic18f27j13.h: 3660: };
[; ;pic18f27j13.h: 3661: struct {
[; ;pic18f27j13.h: 3662: unsigned :7;
[; ;pic18f27j13.h: 3663: unsigned PCFG15 :1;
[; ;pic18f27j13.h: 3664: };
[; ;pic18f27j13.h: 3665: } ANCON1bits_t;
[; ;pic18f27j13.h: 3666: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f27j13.h: 3705: extern volatile unsigned char DSWAKEL @ 0xF4A;
"3707
[; ;pic18f27j13.h: 3707: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f27j13.h: 3710: typedef union {
[; ;pic18f27j13.h: 3711: struct {
[; ;pic18f27j13.h: 3712: unsigned DSPOR :1;
[; ;pic18f27j13.h: 3713: unsigned :1;
[; ;pic18f27j13.h: 3714: unsigned DSMCLR :1;
[; ;pic18f27j13.h: 3715: unsigned DSRTC :1;
[; ;pic18f27j13.h: 3716: unsigned DSWDT :1;
[; ;pic18f27j13.h: 3717: unsigned DSULP :1;
[; ;pic18f27j13.h: 3718: unsigned :1;
[; ;pic18f27j13.h: 3719: unsigned DSFLT :1;
[; ;pic18f27j13.h: 3720: };
[; ;pic18f27j13.h: 3721: } DSWAKELbits_t;
[; ;pic18f27j13.h: 3722: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f27j13.h: 3756: extern volatile unsigned char DSWAKEH @ 0xF4B;
"3758
[; ;pic18f27j13.h: 3758: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f27j13.h: 3761: typedef union {
[; ;pic18f27j13.h: 3762: struct {
[; ;pic18f27j13.h: 3763: unsigned DSINT0 :1;
[; ;pic18f27j13.h: 3764: };
[; ;pic18f27j13.h: 3765: } DSWAKEHbits_t;
[; ;pic18f27j13.h: 3766: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f27j13.h: 3775: extern volatile unsigned char DSCONL @ 0xF4C;
"3777
[; ;pic18f27j13.h: 3777: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f27j13.h: 3780: typedef union {
[; ;pic18f27j13.h: 3781: struct {
[; ;pic18f27j13.h: 3782: unsigned RELEASE :1;
[; ;pic18f27j13.h: 3783: unsigned DSBOR :1;
[; ;pic18f27j13.h: 3784: unsigned ULPWDIS :1;
[; ;pic18f27j13.h: 3785: };
[; ;pic18f27j13.h: 3786: } DSCONLbits_t;
[; ;pic18f27j13.h: 3787: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f27j13.h: 3806: extern volatile unsigned char DSCONH @ 0xF4D;
"3808
[; ;pic18f27j13.h: 3808: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f27j13.h: 3811: typedef union {
[; ;pic18f27j13.h: 3812: struct {
[; ;pic18f27j13.h: 3813: unsigned RTCWDIS :1;
[; ;pic18f27j13.h: 3814: unsigned DSULPEN :1;
[; ;pic18f27j13.h: 3815: unsigned :5;
[; ;pic18f27j13.h: 3816: unsigned DSEN :1;
[; ;pic18f27j13.h: 3817: };
[; ;pic18f27j13.h: 3818: } DSCONHbits_t;
[; ;pic18f27j13.h: 3819: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f27j13.h: 3838: extern volatile unsigned char DSGPR0 @ 0xF4E;
"3840
[; ;pic18f27j13.h: 3840: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f27j13.h: 3843: typedef union {
[; ;pic18f27j13.h: 3844: struct {
[; ;pic18f27j13.h: 3845: unsigned DSGPR0 :8;
[; ;pic18f27j13.h: 3846: };
[; ;pic18f27j13.h: 3847: } DSGPR0bits_t;
[; ;pic18f27j13.h: 3848: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f27j13.h: 3857: extern volatile unsigned char DSGPR1 @ 0xF4F;
"3859
[; ;pic18f27j13.h: 3859: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f27j13.h: 3862: typedef union {
[; ;pic18f27j13.h: 3863: struct {
[; ;pic18f27j13.h: 3864: unsigned DSGPR1 :8;
[; ;pic18f27j13.h: 3865: };
[; ;pic18f27j13.h: 3866: } DSGPR1bits_t;
[; ;pic18f27j13.h: 3867: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f27j13.h: 3876: extern volatile unsigned char CCPTMRS2 @ 0xF50;
"3878
[; ;pic18f27j13.h: 3878: asm("CCPTMRS2 equ 0F50h");
[; <" CCPTMRS2 equ 0F50h ;# ">
[; ;pic18f27j13.h: 3881: typedef union {
[; ;pic18f27j13.h: 3882: struct {
[; ;pic18f27j13.h: 3883: unsigned C8TSEL :2;
[; ;pic18f27j13.h: 3884: unsigned C9TSEL0 :1;
[; ;pic18f27j13.h: 3885: unsigned :1;
[; ;pic18f27j13.h: 3886: unsigned C10TSEL0 :1;
[; ;pic18f27j13.h: 3887: };
[; ;pic18f27j13.h: 3888: struct {
[; ;pic18f27j13.h: 3889: unsigned C8TSEL0 :1;
[; ;pic18f27j13.h: 3890: unsigned C8TSEL1 :1;
[; ;pic18f27j13.h: 3891: };
[; ;pic18f27j13.h: 3892: } CCPTMRS2bits_t;
[; ;pic18f27j13.h: 3893: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0xF50;
[; ;pic18f27j13.h: 3922: extern volatile unsigned char CCPTMRS1 @ 0xF51;
"3924
[; ;pic18f27j13.h: 3924: asm("CCPTMRS1 equ 0F51h");
[; <" CCPTMRS1 equ 0F51h ;# ">
[; ;pic18f27j13.h: 3927: typedef union {
[; ;pic18f27j13.h: 3928: struct {
[; ;pic18f27j13.h: 3929: unsigned C4TSEL :2;
[; ;pic18f27j13.h: 3930: unsigned C5TSEL0 :1;
[; ;pic18f27j13.h: 3931: unsigned :1;
[; ;pic18f27j13.h: 3932: unsigned C6TSEL0 :1;
[; ;pic18f27j13.h: 3933: unsigned :1;
[; ;pic18f27j13.h: 3934: unsigned C7TSEL :2;
[; ;pic18f27j13.h: 3935: };
[; ;pic18f27j13.h: 3936: struct {
[; ;pic18f27j13.h: 3937: unsigned C4TSEL0 :1;
[; ;pic18f27j13.h: 3938: unsigned C4TSEL1 :1;
[; ;pic18f27j13.h: 3939: unsigned :4;
[; ;pic18f27j13.h: 3940: unsigned C7TSEL0 :1;
[; ;pic18f27j13.h: 3941: unsigned C7TSEL1 :1;
[; ;pic18f27j13.h: 3942: };
[; ;pic18f27j13.h: 3943: } CCPTMRS1bits_t;
[; ;pic18f27j13.h: 3944: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0xF51;
[; ;pic18f27j13.h: 3988: extern volatile unsigned char CCPTMRS0 @ 0xF52;
"3990
[; ;pic18f27j13.h: 3990: asm("CCPTMRS0 equ 0F52h");
[; <" CCPTMRS0 equ 0F52h ;# ">
[; ;pic18f27j13.h: 3993: typedef union {
[; ;pic18f27j13.h: 3994: struct {
[; ;pic18f27j13.h: 3995: unsigned C1TSEL :3;
[; ;pic18f27j13.h: 3996: unsigned C2TSEL :3;
[; ;pic18f27j13.h: 3997: unsigned C3TSEL :2;
[; ;pic18f27j13.h: 3998: };
[; ;pic18f27j13.h: 3999: struct {
[; ;pic18f27j13.h: 4000: unsigned C1TSEL0 :1;
[; ;pic18f27j13.h: 4001: unsigned C1TSEL1 :1;
[; ;pic18f27j13.h: 4002: unsigned C1TSEL2 :1;
[; ;pic18f27j13.h: 4003: unsigned C2TSEL0 :1;
[; ;pic18f27j13.h: 4004: unsigned C2TSEL1 :1;
[; ;pic18f27j13.h: 4005: unsigned C2TSEL2 :1;
[; ;pic18f27j13.h: 4006: unsigned C3TSEL0 :1;
[; ;pic18f27j13.h: 4007: unsigned C3TSEL1 :1;
[; ;pic18f27j13.h: 4008: };
[; ;pic18f27j13.h: 4009: } CCPTMRS0bits_t;
[; ;pic18f27j13.h: 4010: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0xF52;
[; ;pic18f27j13.h: 4069: extern volatile unsigned char CVRCON @ 0xF53;
"4071
[; ;pic18f27j13.h: 4071: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f27j13.h: 4074: typedef union {
[; ;pic18f27j13.h: 4075: struct {
[; ;pic18f27j13.h: 4076: unsigned CVR :4;
[; ;pic18f27j13.h: 4077: unsigned CVRSS :1;
[; ;pic18f27j13.h: 4078: unsigned CVRR :1;
[; ;pic18f27j13.h: 4079: unsigned CVROE :1;
[; ;pic18f27j13.h: 4080: unsigned CVREN :1;
[; ;pic18f27j13.h: 4081: };
[; ;pic18f27j13.h: 4082: struct {
[; ;pic18f27j13.h: 4083: unsigned CVR0 :1;
[; ;pic18f27j13.h: 4084: unsigned CVR1 :1;
[; ;pic18f27j13.h: 4085: unsigned CVR2 :1;
[; ;pic18f27j13.h: 4086: unsigned CVR3 :1;
[; ;pic18f27j13.h: 4087: };
[; ;pic18f27j13.h: 4088: struct {
[; ;pic18f27j13.h: 4089: unsigned :6;
[; ;pic18f27j13.h: 4090: unsigned CVROEN :1;
[; ;pic18f27j13.h: 4091: };
[; ;pic18f27j13.h: 4092: } CVRCONbits_t;
[; ;pic18f27j13.h: 4093: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f27j13.h: 4147: extern volatile unsigned char DMABCH @ 0xF66;
"4149
[; ;pic18f27j13.h: 4149: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f27j13.h: 4152: typedef union {
[; ;pic18f27j13.h: 4153: struct {
[; ;pic18f27j13.h: 4154: unsigned DMACNTHB :2;
[; ;pic18f27j13.h: 4155: };
[; ;pic18f27j13.h: 4156: } DMABCHbits_t;
[; ;pic18f27j13.h: 4157: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f27j13.h: 4166: extern volatile unsigned char DMABCL @ 0xF67;
"4168
[; ;pic18f27j13.h: 4168: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f27j13.h: 4171: typedef union {
[; ;pic18f27j13.h: 4172: struct {
[; ;pic18f27j13.h: 4173: unsigned DMACNTLB :8;
[; ;pic18f27j13.h: 4174: };
[; ;pic18f27j13.h: 4175: } DMABCLbits_t;
[; ;pic18f27j13.h: 4176: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f27j13.h: 4185: extern volatile unsigned char RXADDRH @ 0xF68;
"4187
[; ;pic18f27j13.h: 4187: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f27j13.h: 4190: typedef union {
[; ;pic18f27j13.h: 4191: struct {
[; ;pic18f27j13.h: 4192: unsigned DMARCVPTRHB :4;
[; ;pic18f27j13.h: 4193: };
[; ;pic18f27j13.h: 4194: } RXADDRHbits_t;
[; ;pic18f27j13.h: 4195: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f27j13.h: 4204: extern volatile unsigned char RXADDRL @ 0xF69;
"4206
[; ;pic18f27j13.h: 4206: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f27j13.h: 4209: typedef union {
[; ;pic18f27j13.h: 4210: struct {
[; ;pic18f27j13.h: 4211: unsigned DMARCVPTRLB :8;
[; ;pic18f27j13.h: 4212: };
[; ;pic18f27j13.h: 4213: } RXADDRLbits_t;
[; ;pic18f27j13.h: 4214: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f27j13.h: 4223: extern volatile unsigned char TXADDRH @ 0xF6A;
"4225
[; ;pic18f27j13.h: 4225: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f27j13.h: 4228: typedef union {
[; ;pic18f27j13.h: 4229: struct {
[; ;pic18f27j13.h: 4230: unsigned DMATXPTRHB :4;
[; ;pic18f27j13.h: 4231: };
[; ;pic18f27j13.h: 4232: } TXADDRHbits_t;
[; ;pic18f27j13.h: 4233: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f27j13.h: 4242: extern volatile unsigned char TXADDRL @ 0xF6B;
"4244
[; ;pic18f27j13.h: 4244: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f27j13.h: 4247: typedef union {
[; ;pic18f27j13.h: 4248: struct {
[; ;pic18f27j13.h: 4249: unsigned DMATXPTRLB :8;
[; ;pic18f27j13.h: 4250: };
[; ;pic18f27j13.h: 4251: } TXADDRLbits_t;
[; ;pic18f27j13.h: 4252: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f27j13.h: 4261: extern volatile unsigned char CMSTAT @ 0xF70;
"4263
[; ;pic18f27j13.h: 4263: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f27j13.h: 4266: extern volatile unsigned char CMSTATUS @ 0xF70;
"4268
[; ;pic18f27j13.h: 4268: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f27j13.h: 4271: typedef union {
[; ;pic18f27j13.h: 4272: struct {
[; ;pic18f27j13.h: 4273: unsigned COUT1 :1;
[; ;pic18f27j13.h: 4274: unsigned COUT2 :1;
[; ;pic18f27j13.h: 4275: unsigned COUT3 :1;
[; ;pic18f27j13.h: 4276: };
[; ;pic18f27j13.h: 4277: } CMSTATbits_t;
[; ;pic18f27j13.h: 4278: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f27j13.h: 4296: typedef union {
[; ;pic18f27j13.h: 4297: struct {
[; ;pic18f27j13.h: 4298: unsigned COUT1 :1;
[; ;pic18f27j13.h: 4299: unsigned COUT2 :1;
[; ;pic18f27j13.h: 4300: unsigned COUT3 :1;
[; ;pic18f27j13.h: 4301: };
[; ;pic18f27j13.h: 4302: } CMSTATUSbits_t;
[; ;pic18f27j13.h: 4303: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f27j13.h: 4322: extern volatile unsigned char SSP2CON2 @ 0xF71;
"4324
[; ;pic18f27j13.h: 4324: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f27j13.h: 4327: typedef union {
[; ;pic18f27j13.h: 4328: struct {
[; ;pic18f27j13.h: 4329: unsigned SEN :1;
[; ;pic18f27j13.h: 4330: unsigned RSEN :1;
[; ;pic18f27j13.h: 4331: unsigned PEN :1;
[; ;pic18f27j13.h: 4332: unsigned RCEN :1;
[; ;pic18f27j13.h: 4333: unsigned ACKEN :1;
[; ;pic18f27j13.h: 4334: unsigned ACKDT :1;
[; ;pic18f27j13.h: 4335: unsigned ACKSTAT :1;
[; ;pic18f27j13.h: 4336: unsigned GCEN :1;
[; ;pic18f27j13.h: 4337: };
[; ;pic18f27j13.h: 4338: struct {
[; ;pic18f27j13.h: 4339: unsigned :1;
[; ;pic18f27j13.h: 4340: unsigned ADMSK1 :1;
[; ;pic18f27j13.h: 4341: unsigned ADMSK2 :1;
[; ;pic18f27j13.h: 4342: unsigned ADMSK3 :1;
[; ;pic18f27j13.h: 4343: unsigned ADMSK4 :1;
[; ;pic18f27j13.h: 4344: unsigned ADMSK5 :1;
[; ;pic18f27j13.h: 4345: };
[; ;pic18f27j13.h: 4346: struct {
[; ;pic18f27j13.h: 4347: unsigned SEN2 :1;
[; ;pic18f27j13.h: 4348: unsigned ADMSK12 :1;
[; ;pic18f27j13.h: 4349: unsigned ADMSK22 :1;
[; ;pic18f27j13.h: 4350: unsigned ADMSK32 :1;
[; ;pic18f27j13.h: 4351: unsigned ACKEN2 :1;
[; ;pic18f27j13.h: 4352: unsigned ACKDT2 :1;
[; ;pic18f27j13.h: 4353: unsigned ACKSTAT2 :1;
[; ;pic18f27j13.h: 4354: unsigned GCEN2 :1;
[; ;pic18f27j13.h: 4355: };
[; ;pic18f27j13.h: 4356: struct {
[; ;pic18f27j13.h: 4357: unsigned :1;
[; ;pic18f27j13.h: 4358: unsigned RSEN2 :1;
[; ;pic18f27j13.h: 4359: unsigned PEN2 :1;
[; ;pic18f27j13.h: 4360: unsigned RCEN2 :1;
[; ;pic18f27j13.h: 4361: unsigned ADMSK42 :1;
[; ;pic18f27j13.h: 4362: unsigned ADMSK52 :1;
[; ;pic18f27j13.h: 4363: };
[; ;pic18f27j13.h: 4364: } SSP2CON2bits_t;
[; ;pic18f27j13.h: 4365: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f27j13.h: 4499: extern volatile unsigned char SSP2CON1 @ 0xF72;
"4501
[; ;pic18f27j13.h: 4501: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f27j13.h: 4504: typedef union {
[; ;pic18f27j13.h: 4505: struct {
[; ;pic18f27j13.h: 4506: unsigned SSPM :4;
[; ;pic18f27j13.h: 4507: unsigned CKP :1;
[; ;pic18f27j13.h: 4508: unsigned SSPEN :1;
[; ;pic18f27j13.h: 4509: unsigned SSPOV :1;
[; ;pic18f27j13.h: 4510: unsigned WCOL :1;
[; ;pic18f27j13.h: 4511: };
[; ;pic18f27j13.h: 4512: struct {
[; ;pic18f27j13.h: 4513: unsigned SSPM0 :1;
[; ;pic18f27j13.h: 4514: unsigned SSPM1 :1;
[; ;pic18f27j13.h: 4515: unsigned SSPM2 :1;
[; ;pic18f27j13.h: 4516: unsigned SSPM3 :1;
[; ;pic18f27j13.h: 4517: };
[; ;pic18f27j13.h: 4518: struct {
[; ;pic18f27j13.h: 4519: unsigned SSPM02 :1;
[; ;pic18f27j13.h: 4520: unsigned SSPM12 :1;
[; ;pic18f27j13.h: 4521: unsigned SSPM22 :1;
[; ;pic18f27j13.h: 4522: unsigned SSPM32 :1;
[; ;pic18f27j13.h: 4523: unsigned CKP2 :1;
[; ;pic18f27j13.h: 4524: unsigned SSPEN2 :1;
[; ;pic18f27j13.h: 4525: unsigned SSPOV2 :1;
[; ;pic18f27j13.h: 4526: unsigned WCOL2 :1;
[; ;pic18f27j13.h: 4527: };
[; ;pic18f27j13.h: 4528: } SSP2CON1bits_t;
[; ;pic18f27j13.h: 4529: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f27j13.h: 4618: extern volatile unsigned char SSP2STAT @ 0xF73;
"4620
[; ;pic18f27j13.h: 4620: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f27j13.h: 4623: typedef union {
[; ;pic18f27j13.h: 4624: struct {
[; ;pic18f27j13.h: 4625: unsigned :2;
[; ;pic18f27j13.h: 4626: unsigned R_NOT_W :1;
[; ;pic18f27j13.h: 4627: };
[; ;pic18f27j13.h: 4628: struct {
[; ;pic18f27j13.h: 4629: unsigned :5;
[; ;pic18f27j13.h: 4630: unsigned D_NOT_A :1;
[; ;pic18f27j13.h: 4631: };
[; ;pic18f27j13.h: 4632: struct {
[; ;pic18f27j13.h: 4633: unsigned BF :1;
[; ;pic18f27j13.h: 4634: unsigned UA :1;
[; ;pic18f27j13.h: 4635: unsigned R_nW :1;
[; ;pic18f27j13.h: 4636: unsigned S :1;
[; ;pic18f27j13.h: 4637: unsigned P :1;
[; ;pic18f27j13.h: 4638: unsigned D_nA :1;
[; ;pic18f27j13.h: 4639: unsigned CKE :1;
[; ;pic18f27j13.h: 4640: unsigned SMP :1;
[; ;pic18f27j13.h: 4641: };
[; ;pic18f27j13.h: 4642: struct {
[; ;pic18f27j13.h: 4643: unsigned BF2 :1;
[; ;pic18f27j13.h: 4644: unsigned UA2 :1;
[; ;pic18f27j13.h: 4645: unsigned I2C_READ2 :1;
[; ;pic18f27j13.h: 4646: unsigned I2C_START2 :1;
[; ;pic18f27j13.h: 4647: unsigned I2C_STOP2 :1;
[; ;pic18f27j13.h: 4648: unsigned DA2 :1;
[; ;pic18f27j13.h: 4649: unsigned CKE2 :1;
[; ;pic18f27j13.h: 4650: unsigned SMP2 :1;
[; ;pic18f27j13.h: 4651: };
[; ;pic18f27j13.h: 4652: struct {
[; ;pic18f27j13.h: 4653: unsigned :2;
[; ;pic18f27j13.h: 4654: unsigned READ_WRITE2 :1;
[; ;pic18f27j13.h: 4655: unsigned S2 :1;
[; ;pic18f27j13.h: 4656: unsigned P2 :1;
[; ;pic18f27j13.h: 4657: unsigned DATA_ADDRESS2 :1;
[; ;pic18f27j13.h: 4658: };
[; ;pic18f27j13.h: 4659: struct {
[; ;pic18f27j13.h: 4660: unsigned :2;
[; ;pic18f27j13.h: 4661: unsigned RW2 :1;
[; ;pic18f27j13.h: 4662: unsigned START2 :1;
[; ;pic18f27j13.h: 4663: unsigned STOP2 :1;
[; ;pic18f27j13.h: 4664: unsigned D_A2 :1;
[; ;pic18f27j13.h: 4665: };
[; ;pic18f27j13.h: 4666: struct {
[; ;pic18f27j13.h: 4667: unsigned :5;
[; ;pic18f27j13.h: 4668: unsigned D_NOT_A2 :1;
[; ;pic18f27j13.h: 4669: };
[; ;pic18f27j13.h: 4670: struct {
[; ;pic18f27j13.h: 4671: unsigned :2;
[; ;pic18f27j13.h: 4672: unsigned R_W2 :1;
[; ;pic18f27j13.h: 4673: unsigned :2;
[; ;pic18f27j13.h: 4674: unsigned D_nA2 :1;
[; ;pic18f27j13.h: 4675: };
[; ;pic18f27j13.h: 4676: struct {
[; ;pic18f27j13.h: 4677: unsigned :2;
[; ;pic18f27j13.h: 4678: unsigned R_NOT_W2 :1;
[; ;pic18f27j13.h: 4679: };
[; ;pic18f27j13.h: 4680: struct {
[; ;pic18f27j13.h: 4681: unsigned :2;
[; ;pic18f27j13.h: 4682: unsigned R_nW2 :1;
[; ;pic18f27j13.h: 4683: unsigned :2;
[; ;pic18f27j13.h: 4684: unsigned I2C_DAT2 :1;
[; ;pic18f27j13.h: 4685: };
[; ;pic18f27j13.h: 4686: struct {
[; ;pic18f27j13.h: 4687: unsigned :2;
[; ;pic18f27j13.h: 4688: unsigned NOT_W2 :1;
[; ;pic18f27j13.h: 4689: };
[; ;pic18f27j13.h: 4690: struct {
[; ;pic18f27j13.h: 4691: unsigned :5;
[; ;pic18f27j13.h: 4692: unsigned NOT_A2 :1;
[; ;pic18f27j13.h: 4693: };
[; ;pic18f27j13.h: 4694: struct {
[; ;pic18f27j13.h: 4695: unsigned :2;
[; ;pic18f27j13.h: 4696: unsigned nW2 :1;
[; ;pic18f27j13.h: 4697: unsigned :2;
[; ;pic18f27j13.h: 4698: unsigned nA2 :1;
[; ;pic18f27j13.h: 4699: };
[; ;pic18f27j13.h: 4700: struct {
[; ;pic18f27j13.h: 4701: unsigned :2;
[; ;pic18f27j13.h: 4702: unsigned NOT_WRITE2 :1;
[; ;pic18f27j13.h: 4703: };
[; ;pic18f27j13.h: 4704: struct {
[; ;pic18f27j13.h: 4705: unsigned :5;
[; ;pic18f27j13.h: 4706: unsigned NOT_ADDRESS2 :1;
[; ;pic18f27j13.h: 4707: };
[; ;pic18f27j13.h: 4708: struct {
[; ;pic18f27j13.h: 4709: unsigned :2;
[; ;pic18f27j13.h: 4710: unsigned nWRITE2 :1;
[; ;pic18f27j13.h: 4711: unsigned :2;
[; ;pic18f27j13.h: 4712: unsigned nADDRESS2 :1;
[; ;pic18f27j13.h: 4713: };
[; ;pic18f27j13.h: 4714: } SSP2STATbits_t;
[; ;pic18f27j13.h: 4715: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f27j13.h: 4919: extern volatile unsigned char SSP2ADD @ 0xF74;
"4921
[; ;pic18f27j13.h: 4921: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f27j13.h: 4924: typedef union {
[; ;pic18f27j13.h: 4925: struct {
[; ;pic18f27j13.h: 4926: unsigned SSPADD :8;
[; ;pic18f27j13.h: 4927: };
[; ;pic18f27j13.h: 4928: struct {
[; ;pic18f27j13.h: 4929: unsigned MSK02 :1;
[; ;pic18f27j13.h: 4930: unsigned MSK12 :1;
[; ;pic18f27j13.h: 4931: unsigned MSK22 :1;
[; ;pic18f27j13.h: 4932: unsigned MSK32 :1;
[; ;pic18f27j13.h: 4933: unsigned MSK42 :1;
[; ;pic18f27j13.h: 4934: unsigned MSK52 :1;
[; ;pic18f27j13.h: 4935: unsigned MSK62 :1;
[; ;pic18f27j13.h: 4936: unsigned MSK72 :1;
[; ;pic18f27j13.h: 4937: };
[; ;pic18f27j13.h: 4938: } SSP2ADDbits_t;
[; ;pic18f27j13.h: 4939: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f27j13.h: 4988: extern volatile unsigned char SSP2MSK @ 0xF74;
"4990
[; ;pic18f27j13.h: 4990: asm("SSP2MSK equ 0F74h");
[; <" SSP2MSK equ 0F74h ;# ">
[; ;pic18f27j13.h: 4993: typedef union {
[; ;pic18f27j13.h: 4994: struct {
[; ;pic18f27j13.h: 4995: unsigned MSK0 :1;
[; ;pic18f27j13.h: 4996: unsigned MSK1 :1;
[; ;pic18f27j13.h: 4997: unsigned MSK2 :1;
[; ;pic18f27j13.h: 4998: unsigned MSK3 :1;
[; ;pic18f27j13.h: 4999: unsigned MSK4 :1;
[; ;pic18f27j13.h: 5000: unsigned MSK5 :1;
[; ;pic18f27j13.h: 5001: unsigned MSK6 :1;
[; ;pic18f27j13.h: 5002: unsigned MSK7 :1;
[; ;pic18f27j13.h: 5003: };
[; ;pic18f27j13.h: 5004: } SSP2MSKbits_t;
[; ;pic18f27j13.h: 5005: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0xF74;
[; ;pic18f27j13.h: 5049: extern volatile unsigned char SSP2BUF @ 0xF75;
"5051
[; ;pic18f27j13.h: 5051: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f27j13.h: 5054: typedef union {
[; ;pic18f27j13.h: 5055: struct {
[; ;pic18f27j13.h: 5056: unsigned SSPBUF :8;
[; ;pic18f27j13.h: 5057: };
[; ;pic18f27j13.h: 5058: } SSP2BUFbits_t;
[; ;pic18f27j13.h: 5059: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f27j13.h: 5068: extern volatile unsigned char T4CON @ 0xF76;
"5070
[; ;pic18f27j13.h: 5070: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f27j13.h: 5073: typedef union {
[; ;pic18f27j13.h: 5074: struct {
[; ;pic18f27j13.h: 5075: unsigned T4CKPS :2;
[; ;pic18f27j13.h: 5076: unsigned TMR4ON :1;
[; ;pic18f27j13.h: 5077: unsigned T4OUTPS :4;
[; ;pic18f27j13.h: 5078: };
[; ;pic18f27j13.h: 5079: struct {
[; ;pic18f27j13.h: 5080: unsigned T4CKPS0 :1;
[; ;pic18f27j13.h: 5081: unsigned T4CKPS1 :1;
[; ;pic18f27j13.h: 5082: unsigned :1;
[; ;pic18f27j13.h: 5083: unsigned T4OUTPS0 :1;
[; ;pic18f27j13.h: 5084: unsigned T4OUTPS1 :1;
[; ;pic18f27j13.h: 5085: unsigned T4OUTPS2 :1;
[; ;pic18f27j13.h: 5086: unsigned T4OUTPS3 :1;
[; ;pic18f27j13.h: 5087: };
[; ;pic18f27j13.h: 5088: } T4CONbits_t;
[; ;pic18f27j13.h: 5089: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f27j13.h: 5138: extern volatile unsigned char PR4 @ 0xF77;
"5140
[; ;pic18f27j13.h: 5140: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f27j13.h: 5143: typedef union {
[; ;pic18f27j13.h: 5144: struct {
[; ;pic18f27j13.h: 5145: unsigned PR4 :8;
[; ;pic18f27j13.h: 5146: };
[; ;pic18f27j13.h: 5147: } PR4bits_t;
[; ;pic18f27j13.h: 5148: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f27j13.h: 5157: extern volatile unsigned char TMR4 @ 0xF78;
"5159
[; ;pic18f27j13.h: 5159: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f27j13.h: 5162: typedef union {
[; ;pic18f27j13.h: 5163: struct {
[; ;pic18f27j13.h: 5164: unsigned TMR4 :8;
[; ;pic18f27j13.h: 5165: };
[; ;pic18f27j13.h: 5166: } TMR4bits_t;
[; ;pic18f27j13.h: 5167: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f27j13.h: 5176: extern volatile unsigned char T3CON @ 0xF79;
"5178
[; ;pic18f27j13.h: 5178: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f27j13.h: 5181: typedef union {
[; ;pic18f27j13.h: 5182: struct {
[; ;pic18f27j13.h: 5183: unsigned :2;
[; ;pic18f27j13.h: 5184: unsigned NOT_T3SYNC :1;
[; ;pic18f27j13.h: 5185: };
[; ;pic18f27j13.h: 5186: struct {
[; ;pic18f27j13.h: 5187: unsigned TMR3ON :1;
[; ;pic18f27j13.h: 5188: unsigned RD16 :1;
[; ;pic18f27j13.h: 5189: unsigned nT3SYNC :1;
[; ;pic18f27j13.h: 5190: unsigned T3OSCEN :1;
[; ;pic18f27j13.h: 5191: unsigned T3CKPS :2;
[; ;pic18f27j13.h: 5192: unsigned TMR3CS :2;
[; ;pic18f27j13.h: 5193: };
[; ;pic18f27j13.h: 5194: struct {
[; ;pic18f27j13.h: 5195: unsigned :4;
[; ;pic18f27j13.h: 5196: unsigned T3CKPS0 :1;
[; ;pic18f27j13.h: 5197: unsigned T3CKPS1 :1;
[; ;pic18f27j13.h: 5198: unsigned TMR3CS0 :1;
[; ;pic18f27j13.h: 5199: unsigned TMR3CS1 :1;
[; ;pic18f27j13.h: 5200: };
[; ;pic18f27j13.h: 5201: struct {
[; ;pic18f27j13.h: 5202: unsigned :3;
[; ;pic18f27j13.h: 5203: unsigned SOSCEN3 :1;
[; ;pic18f27j13.h: 5204: unsigned :3;
[; ;pic18f27j13.h: 5205: unsigned RD163 :1;
[; ;pic18f27j13.h: 5206: };
[; ;pic18f27j13.h: 5207: struct {
[; ;pic18f27j13.h: 5208: unsigned :7;
[; ;pic18f27j13.h: 5209: unsigned T3RD16 :1;
[; ;pic18f27j13.h: 5210: };
[; ;pic18f27j13.h: 5211: } T3CONbits_t;
[; ;pic18f27j13.h: 5212: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f27j13.h: 5286: extern volatile unsigned short TMR3 @ 0xF7A;
"5288
[; ;pic18f27j13.h: 5288: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f27j13.h: 5292: extern volatile unsigned char TMR3L @ 0xF7A;
"5294
[; ;pic18f27j13.h: 5294: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f27j13.h: 5297: typedef union {
[; ;pic18f27j13.h: 5298: struct {
[; ;pic18f27j13.h: 5299: unsigned TMR3L :8;
[; ;pic18f27j13.h: 5300: };
[; ;pic18f27j13.h: 5301: } TMR3Lbits_t;
[; ;pic18f27j13.h: 5302: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f27j13.h: 5311: extern volatile unsigned char TMR3H @ 0xF7B;
"5313
[; ;pic18f27j13.h: 5313: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f27j13.h: 5316: typedef union {
[; ;pic18f27j13.h: 5317: struct {
[; ;pic18f27j13.h: 5318: unsigned TMR3H :8;
[; ;pic18f27j13.h: 5319: };
[; ;pic18f27j13.h: 5320: } TMR3Hbits_t;
[; ;pic18f27j13.h: 5321: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f27j13.h: 5330: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"5332
[; ;pic18f27j13.h: 5332: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f27j13.h: 5335: typedef union {
[; ;pic18f27j13.h: 5336: struct {
[; ;pic18f27j13.h: 5337: unsigned ABDEN :1;
[; ;pic18f27j13.h: 5338: unsigned WUE :1;
[; ;pic18f27j13.h: 5339: unsigned :1;
[; ;pic18f27j13.h: 5340: unsigned BRG16 :1;
[; ;pic18f27j13.h: 5341: unsigned TXCKP :1;
[; ;pic18f27j13.h: 5342: unsigned RXDTP :1;
[; ;pic18f27j13.h: 5343: unsigned RCIDL :1;
[; ;pic18f27j13.h: 5344: unsigned ABDOVF :1;
[; ;pic18f27j13.h: 5345: };
[; ;pic18f27j13.h: 5346: struct {
[; ;pic18f27j13.h: 5347: unsigned ABDEN2 :1;
[; ;pic18f27j13.h: 5348: unsigned WUE2 :1;
[; ;pic18f27j13.h: 5349: unsigned :1;
[; ;pic18f27j13.h: 5350: unsigned BRG162 :1;
[; ;pic18f27j13.h: 5351: unsigned SCKP2 :1;
[; ;pic18f27j13.h: 5352: unsigned DTRXP2 :1;
[; ;pic18f27j13.h: 5353: unsigned RCIDL2 :1;
[; ;pic18f27j13.h: 5354: unsigned ABDOVF2 :1;
[; ;pic18f27j13.h: 5355: };
[; ;pic18f27j13.h: 5356: struct {
[; ;pic18f27j13.h: 5357: unsigned :4;
[; ;pic18f27j13.h: 5358: unsigned TXCKP2 :1;
[; ;pic18f27j13.h: 5359: unsigned RXDTP2 :1;
[; ;pic18f27j13.h: 5360: unsigned RCMT2 :1;
[; ;pic18f27j13.h: 5361: };
[; ;pic18f27j13.h: 5362: } BAUDCON2bits_t;
[; ;pic18f27j13.h: 5363: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f27j13.h: 5452: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"5454
[; ;pic18f27j13.h: 5454: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f27j13.h: 5457: typedef union {
[; ;pic18f27j13.h: 5458: struct {
[; ;pic18f27j13.h: 5459: unsigned SPBRGH2 :8;
[; ;pic18f27j13.h: 5460: };
[; ;pic18f27j13.h: 5461: } SPBRGH2bits_t;
[; ;pic18f27j13.h: 5462: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f27j13.h: 5471: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"5473
[; ;pic18f27j13.h: 5473: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f27j13.h: 5476: extern volatile unsigned char BAUDCON @ 0xF7E;
"5478
[; ;pic18f27j13.h: 5478: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f27j13.h: 5480: extern volatile unsigned char BAUDCTL @ 0xF7E;
"5482
[; ;pic18f27j13.h: 5482: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f27j13.h: 5485: typedef union {
[; ;pic18f27j13.h: 5486: struct {
[; ;pic18f27j13.h: 5487: unsigned ABDEN :1;
[; ;pic18f27j13.h: 5488: unsigned WUE :1;
[; ;pic18f27j13.h: 5489: unsigned :1;
[; ;pic18f27j13.h: 5490: unsigned BRG16 :1;
[; ;pic18f27j13.h: 5491: unsigned TXCKP :1;
[; ;pic18f27j13.h: 5492: unsigned RXDTP :1;
[; ;pic18f27j13.h: 5493: unsigned RCIDL :1;
[; ;pic18f27j13.h: 5494: unsigned ABDOVF :1;
[; ;pic18f27j13.h: 5495: };
[; ;pic18f27j13.h: 5496: struct {
[; ;pic18f27j13.h: 5497: unsigned ABDEN1 :1;
[; ;pic18f27j13.h: 5498: unsigned WUE1 :1;
[; ;pic18f27j13.h: 5499: unsigned :1;
[; ;pic18f27j13.h: 5500: unsigned BRG161 :1;
[; ;pic18f27j13.h: 5501: unsigned CKTXP :1;
[; ;pic18f27j13.h: 5502: unsigned DTRXP :1;
[; ;pic18f27j13.h: 5503: unsigned RCIDL1 :1;
[; ;pic18f27j13.h: 5504: unsigned ABDOVF1 :1;
[; ;pic18f27j13.h: 5505: };
[; ;pic18f27j13.h: 5506: struct {
[; ;pic18f27j13.h: 5507: unsigned :4;
[; ;pic18f27j13.h: 5508: unsigned SCKP :1;
[; ;pic18f27j13.h: 5509: unsigned DTRXP1 :1;
[; ;pic18f27j13.h: 5510: unsigned RCMT :1;
[; ;pic18f27j13.h: 5511: };
[; ;pic18f27j13.h: 5512: struct {
[; ;pic18f27j13.h: 5513: unsigned :4;
[; ;pic18f27j13.h: 5514: unsigned SCKP1 :1;
[; ;pic18f27j13.h: 5515: unsigned RXDTP1 :1;
[; ;pic18f27j13.h: 5516: unsigned RCMT1 :1;
[; ;pic18f27j13.h: 5517: };
[; ;pic18f27j13.h: 5518: struct {
[; ;pic18f27j13.h: 5519: unsigned :4;
[; ;pic18f27j13.h: 5520: unsigned TXCKP1 :1;
[; ;pic18f27j13.h: 5521: };
[; ;pic18f27j13.h: 5522: struct {
[; ;pic18f27j13.h: 5523: unsigned :5;
[; ;pic18f27j13.h: 5524: unsigned RXCKP :1;
[; ;pic18f27j13.h: 5525: };
[; ;pic18f27j13.h: 5526: struct {
[; ;pic18f27j13.h: 5527: unsigned :1;
[; ;pic18f27j13.h: 5528: unsigned W4E :1;
[; ;pic18f27j13.h: 5529: };
[; ;pic18f27j13.h: 5530: } BAUDCON1bits_t;
[; ;pic18f27j13.h: 5531: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f27j13.h: 5649: typedef union {
[; ;pic18f27j13.h: 5650: struct {
[; ;pic18f27j13.h: 5651: unsigned ABDEN :1;
[; ;pic18f27j13.h: 5652: unsigned WUE :1;
[; ;pic18f27j13.h: 5653: unsigned :1;
[; ;pic18f27j13.h: 5654: unsigned BRG16 :1;
[; ;pic18f27j13.h: 5655: unsigned TXCKP :1;
[; ;pic18f27j13.h: 5656: unsigned RXDTP :1;
[; ;pic18f27j13.h: 5657: unsigned RCIDL :1;
[; ;pic18f27j13.h: 5658: unsigned ABDOVF :1;
[; ;pic18f27j13.h: 5659: };
[; ;pic18f27j13.h: 5660: struct {
[; ;pic18f27j13.h: 5661: unsigned ABDEN1 :1;
[; ;pic18f27j13.h: 5662: unsigned WUE1 :1;
[; ;pic18f27j13.h: 5663: unsigned :1;
[; ;pic18f27j13.h: 5664: unsigned BRG161 :1;
[; ;pic18f27j13.h: 5665: unsigned CKTXP :1;
[; ;pic18f27j13.h: 5666: unsigned DTRXP :1;
[; ;pic18f27j13.h: 5667: unsigned RCIDL1 :1;
[; ;pic18f27j13.h: 5668: unsigned ABDOVF1 :1;
[; ;pic18f27j13.h: 5669: };
[; ;pic18f27j13.h: 5670: struct {
[; ;pic18f27j13.h: 5671: unsigned :4;
[; ;pic18f27j13.h: 5672: unsigned SCKP :1;
[; ;pic18f27j13.h: 5673: unsigned DTRXP1 :1;
[; ;pic18f27j13.h: 5674: unsigned RCMT :1;
[; ;pic18f27j13.h: 5675: };
[; ;pic18f27j13.h: 5676: struct {
[; ;pic18f27j13.h: 5677: unsigned :4;
[; ;pic18f27j13.h: 5678: unsigned SCKP1 :1;
[; ;pic18f27j13.h: 5679: unsigned RXDTP1 :1;
[; ;pic18f27j13.h: 5680: unsigned RCMT1 :1;
[; ;pic18f27j13.h: 5681: };
[; ;pic18f27j13.h: 5682: struct {
[; ;pic18f27j13.h: 5683: unsigned :4;
[; ;pic18f27j13.h: 5684: unsigned TXCKP1 :1;
[; ;pic18f27j13.h: 5685: };
[; ;pic18f27j13.h: 5686: struct {
[; ;pic18f27j13.h: 5687: unsigned :5;
[; ;pic18f27j13.h: 5688: unsigned RXCKP :1;
[; ;pic18f27j13.h: 5689: };
[; ;pic18f27j13.h: 5690: struct {
[; ;pic18f27j13.h: 5691: unsigned :1;
[; ;pic18f27j13.h: 5692: unsigned W4E :1;
[; ;pic18f27j13.h: 5693: };
[; ;pic18f27j13.h: 5694: } BAUDCONbits_t;
[; ;pic18f27j13.h: 5695: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f27j13.h: 5812: typedef union {
[; ;pic18f27j13.h: 5813: struct {
[; ;pic18f27j13.h: 5814: unsigned ABDEN :1;
[; ;pic18f27j13.h: 5815: unsigned WUE :1;
[; ;pic18f27j13.h: 5816: unsigned :1;
[; ;pic18f27j13.h: 5817: unsigned BRG16 :1;
[; ;pic18f27j13.h: 5818: unsigned TXCKP :1;
[; ;pic18f27j13.h: 5819: unsigned RXDTP :1;
[; ;pic18f27j13.h: 5820: unsigned RCIDL :1;
[; ;pic18f27j13.h: 5821: unsigned ABDOVF :1;
[; ;pic18f27j13.h: 5822: };
[; ;pic18f27j13.h: 5823: struct {
[; ;pic18f27j13.h: 5824: unsigned ABDEN1 :1;
[; ;pic18f27j13.h: 5825: unsigned WUE1 :1;
[; ;pic18f27j13.h: 5826: unsigned :1;
[; ;pic18f27j13.h: 5827: unsigned BRG161 :1;
[; ;pic18f27j13.h: 5828: unsigned CKTXP :1;
[; ;pic18f27j13.h: 5829: unsigned DTRXP :1;
[; ;pic18f27j13.h: 5830: unsigned RCIDL1 :1;
[; ;pic18f27j13.h: 5831: unsigned ABDOVF1 :1;
[; ;pic18f27j13.h: 5832: };
[; ;pic18f27j13.h: 5833: struct {
[; ;pic18f27j13.h: 5834: unsigned :4;
[; ;pic18f27j13.h: 5835: unsigned SCKP :1;
[; ;pic18f27j13.h: 5836: unsigned DTRXP1 :1;
[; ;pic18f27j13.h: 5837: unsigned RCMT :1;
[; ;pic18f27j13.h: 5838: };
[; ;pic18f27j13.h: 5839: struct {
[; ;pic18f27j13.h: 5840: unsigned :4;
[; ;pic18f27j13.h: 5841: unsigned SCKP1 :1;
[; ;pic18f27j13.h: 5842: unsigned RXDTP1 :1;
[; ;pic18f27j13.h: 5843: unsigned RCMT1 :1;
[; ;pic18f27j13.h: 5844: };
[; ;pic18f27j13.h: 5845: struct {
[; ;pic18f27j13.h: 5846: unsigned :4;
[; ;pic18f27j13.h: 5847: unsigned TXCKP1 :1;
[; ;pic18f27j13.h: 5848: };
[; ;pic18f27j13.h: 5849: struct {
[; ;pic18f27j13.h: 5850: unsigned :5;
[; ;pic18f27j13.h: 5851: unsigned RXCKP :1;
[; ;pic18f27j13.h: 5852: };
[; ;pic18f27j13.h: 5853: struct {
[; ;pic18f27j13.h: 5854: unsigned :1;
[; ;pic18f27j13.h: 5855: unsigned W4E :1;
[; ;pic18f27j13.h: 5856: };
[; ;pic18f27j13.h: 5857: } BAUDCTLbits_t;
[; ;pic18f27j13.h: 5858: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f27j13.h: 5977: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"5979
[; ;pic18f27j13.h: 5979: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f27j13.h: 5982: extern volatile unsigned char SPBRGH @ 0xF7F;
"5984
[; ;pic18f27j13.h: 5984: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f27j13.h: 5987: typedef union {
[; ;pic18f27j13.h: 5988: struct {
[; ;pic18f27j13.h: 5989: unsigned SPBRGH1 :8;
[; ;pic18f27j13.h: 5990: };
[; ;pic18f27j13.h: 5991: } SPBRGH1bits_t;
[; ;pic18f27j13.h: 5992: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f27j13.h: 6000: typedef union {
[; ;pic18f27j13.h: 6001: struct {
[; ;pic18f27j13.h: 6002: unsigned SPBRGH1 :8;
[; ;pic18f27j13.h: 6003: };
[; ;pic18f27j13.h: 6004: } SPBRGHbits_t;
[; ;pic18f27j13.h: 6005: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f27j13.h: 6014: extern volatile unsigned char PORTA @ 0xF80;
"6016
[; ;pic18f27j13.h: 6016: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f27j13.h: 6019: typedef union {
[; ;pic18f27j13.h: 6020: struct {
[; ;pic18f27j13.h: 6021: unsigned RA0 :1;
[; ;pic18f27j13.h: 6022: unsigned RA1 :1;
[; ;pic18f27j13.h: 6023: unsigned RA2 :1;
[; ;pic18f27j13.h: 6024: unsigned RA3 :1;
[; ;pic18f27j13.h: 6025: unsigned :1;
[; ;pic18f27j13.h: 6026: unsigned RA5 :1;
[; ;pic18f27j13.h: 6027: unsigned RA6 :1;
[; ;pic18f27j13.h: 6028: unsigned RA7 :1;
[; ;pic18f27j13.h: 6029: };
[; ;pic18f27j13.h: 6030: struct {
[; ;pic18f27j13.h: 6031: unsigned AN0 :1;
[; ;pic18f27j13.h: 6032: unsigned AN1 :1;
[; ;pic18f27j13.h: 6033: unsigned AN2 :1;
[; ;pic18f27j13.h: 6034: unsigned AN3 :1;
[; ;pic18f27j13.h: 6035: unsigned :1;
[; ;pic18f27j13.h: 6036: unsigned AN4 :1;
[; ;pic18f27j13.h: 6037: unsigned OSC2 :1;
[; ;pic18f27j13.h: 6038: unsigned OSC1 :1;
[; ;pic18f27j13.h: 6039: };
[; ;pic18f27j13.h: 6040: struct {
[; ;pic18f27j13.h: 6041: unsigned :5;
[; ;pic18f27j13.h: 6042: unsigned NOT_SS1 :1;
[; ;pic18f27j13.h: 6043: };
[; ;pic18f27j13.h: 6044: struct {
[; ;pic18f27j13.h: 6045: unsigned C1INA :1;
[; ;pic18f27j13.h: 6046: unsigned C2INA :1;
[; ;pic18f27j13.h: 6047: unsigned VREF_MINUS :1;
[; ;pic18f27j13.h: 6048: unsigned VREF_PLUS :1;
[; ;pic18f27j13.h: 6049: unsigned :1;
[; ;pic18f27j13.h: 6050: unsigned nSS1 :1;
[; ;pic18f27j13.h: 6051: unsigned CLKO :1;
[; ;pic18f27j13.h: 6052: unsigned CLKI :1;
[; ;pic18f27j13.h: 6053: };
[; ;pic18f27j13.h: 6054: struct {
[; ;pic18f27j13.h: 6055: unsigned :2;
[; ;pic18f27j13.h: 6056: unsigned CVREF :1;
[; ;pic18f27j13.h: 6057: unsigned C1INB :1;
[; ;pic18f27j13.h: 6058: unsigned :1;
[; ;pic18f27j13.h: 6059: unsigned HLVDIN :1;
[; ;pic18f27j13.h: 6060: };
[; ;pic18f27j13.h: 6061: struct {
[; ;pic18f27j13.h: 6062: unsigned RP0 :1;
[; ;pic18f27j13.h: 6063: unsigned RP1 :1;
[; ;pic18f27j13.h: 6064: unsigned C2INB :1;
[; ;pic18f27j13.h: 6065: };
[; ;pic18f27j13.h: 6066: struct {
[; ;pic18f27j13.h: 6067: unsigned ULPWU :1;
[; ;pic18f27j13.h: 6068: unsigned VBG :1;
[; ;pic18f27j13.h: 6069: unsigned C3INB :1;
[; ;pic18f27j13.h: 6070: unsigned :2;
[; ;pic18f27j13.h: 6071: unsigned RP2 :1;
[; ;pic18f27j13.h: 6072: };
[; ;pic18f27j13.h: 6073: struct {
[; ;pic18f27j13.h: 6074: unsigned :2;
[; ;pic18f27j13.h: 6075: unsigned C1IND :1;
[; ;pic18f27j13.h: 6076: unsigned :2;
[; ;pic18f27j13.h: 6077: unsigned C1INC :1;
[; ;pic18f27j13.h: 6078: };
[; ;pic18f27j13.h: 6079: struct {
[; ;pic18f27j13.h: 6080: unsigned ULPWUIN :1;
[; ;pic18f27j13.h: 6081: unsigned :4;
[; ;pic18f27j13.h: 6082: unsigned LVDIN :1;
[; ;pic18f27j13.h: 6083: unsigned :1;
[; ;pic18f27j13.h: 6084: unsigned RJPU :1;
[; ;pic18f27j13.h: 6085: };
[; ;pic18f27j13.h: 6086: } PORTAbits_t;
[; ;pic18f27j13.h: 6087: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f27j13.h: 6276: extern volatile unsigned char PORTB @ 0xF81;
"6278
[; ;pic18f27j13.h: 6278: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f27j13.h: 6281: typedef union {
[; ;pic18f27j13.h: 6282: struct {
[; ;pic18f27j13.h: 6283: unsigned RB0 :1;
[; ;pic18f27j13.h: 6284: unsigned RB1 :1;
[; ;pic18f27j13.h: 6285: unsigned RB2 :1;
[; ;pic18f27j13.h: 6286: unsigned RB3 :1;
[; ;pic18f27j13.h: 6287: unsigned RB4 :1;
[; ;pic18f27j13.h: 6288: unsigned RB5 :1;
[; ;pic18f27j13.h: 6289: unsigned RB6 :1;
[; ;pic18f27j13.h: 6290: unsigned RB7 :1;
[; ;pic18f27j13.h: 6291: };
[; ;pic18f27j13.h: 6292: struct {
[; ;pic18f27j13.h: 6293: unsigned AN12 :1;
[; ;pic18f27j13.h: 6294: unsigned AN10 :1;
[; ;pic18f27j13.h: 6295: unsigned AN8 :1;
[; ;pic18f27j13.h: 6296: unsigned AN9 :1;
[; ;pic18f27j13.h: 6297: unsigned :2;
[; ;pic18f27j13.h: 6298: unsigned KBI2 :1;
[; ;pic18f27j13.h: 6299: unsigned KBI3 :1;
[; ;pic18f27j13.h: 6300: };
[; ;pic18f27j13.h: 6301: struct {
[; ;pic18f27j13.h: 6302: unsigned INT0 :1;
[; ;pic18f27j13.h: 6303: unsigned :1;
[; ;pic18f27j13.h: 6304: unsigned CTED1 :1;
[; ;pic18f27j13.h: 6305: unsigned CTED2 :1;
[; ;pic18f27j13.h: 6306: unsigned KBI0 :1;
[; ;pic18f27j13.h: 6307: unsigned KBI1 :1;
[; ;pic18f27j13.h: 6308: unsigned PGC :1;
[; ;pic18f27j13.h: 6309: unsigned PGD :1;
[; ;pic18f27j13.h: 6310: };
[; ;pic18f27j13.h: 6311: struct {
[; ;pic18f27j13.h: 6312: unsigned RP3 :1;
[; ;pic18f27j13.h: 6313: unsigned RTCC :1;
[; ;pic18f27j13.h: 6314: unsigned :4;
[; ;pic18f27j13.h: 6315: unsigned RP9 :1;
[; ;pic18f27j13.h: 6316: unsigned RP10 :1;
[; ;pic18f27j13.h: 6317: };
[; ;pic18f27j13.h: 6318: struct {
[; ;pic18f27j13.h: 6319: unsigned C3IND :1;
[; ;pic18f27j13.h: 6320: unsigned C3INC :1;
[; ;pic18f27j13.h: 6321: unsigned C2INC :1;
[; ;pic18f27j13.h: 6322: unsigned :1;
[; ;pic18f27j13.h: 6323: unsigned SCL2 :1;
[; ;pic18f27j13.h: 6324: unsigned SDA2 :1;
[; ;pic18f27j13.h: 6325: };
[; ;pic18f27j13.h: 6326: struct {
[; ;pic18f27j13.h: 6327: unsigned :1;
[; ;pic18f27j13.h: 6328: unsigned RP4 :1;
[; ;pic18f27j13.h: 6329: unsigned REFO :1;
[; ;pic18f27j13.h: 6330: unsigned RP6 :1;
[; ;pic18f27j13.h: 6331: unsigned RP7 :1;
[; ;pic18f27j13.h: 6332: unsigned RP8 :1;
[; ;pic18f27j13.h: 6333: };
[; ;pic18f27j13.h: 6334: struct {
[; ;pic18f27j13.h: 6335: unsigned :2;
[; ;pic18f27j13.h: 6336: unsigned RP5 :1;
[; ;pic18f27j13.h: 6337: unsigned C3INA :1;
[; ;pic18f27j13.h: 6338: unsigned CCP4 :1;
[; ;pic18f27j13.h: 6339: unsigned CCP5 :1;
[; ;pic18f27j13.h: 6340: unsigned CCP6 :1;
[; ;pic18f27j13.h: 6341: unsigned CCP7 :1;
[; ;pic18f27j13.h: 6342: };
[; ;pic18f27j13.h: 6343: struct {
[; ;pic18f27j13.h: 6344: unsigned :3;
[; ;pic18f27j13.h: 6345: unsigned CCP2_PA2 :1;
[; ;pic18f27j13.h: 6346: };
[; ;pic18f27j13.h: 6347: } PORTBbits_t;
[; ;pic18f27j13.h: 6348: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f27j13.h: 6562: extern volatile unsigned char PORTC @ 0xF82;
"6564
[; ;pic18f27j13.h: 6564: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f27j13.h: 6567: typedef union {
[; ;pic18f27j13.h: 6568: struct {
[; ;pic18f27j13.h: 6569: unsigned RC0 :1;
[; ;pic18f27j13.h: 6570: unsigned RC1 :1;
[; ;pic18f27j13.h: 6571: unsigned RC2 :1;
[; ;pic18f27j13.h: 6572: unsigned RC3 :1;
[; ;pic18f27j13.h: 6573: unsigned RC4 :1;
[; ;pic18f27j13.h: 6574: unsigned RC5 :1;
[; ;pic18f27j13.h: 6575: unsigned RC6 :1;
[; ;pic18f27j13.h: 6576: unsigned RC7 :1;
[; ;pic18f27j13.h: 6577: };
[; ;pic18f27j13.h: 6578: struct {
[; ;pic18f27j13.h: 6579: unsigned T1OSO :1;
[; ;pic18f27j13.h: 6580: unsigned T1OSI :1;
[; ;pic18f27j13.h: 6581: unsigned AN11 :1;
[; ;pic18f27j13.h: 6582: unsigned SCL1 :1;
[; ;pic18f27j13.h: 6583: unsigned SDA1 :1;
[; ;pic18f27j13.h: 6584: };
[; ;pic18f27j13.h: 6585: struct {
[; ;pic18f27j13.h: 6586: unsigned T1CKI :1;
[; ;pic18f27j13.h: 6587: unsigned :1;
[; ;pic18f27j13.h: 6588: unsigned CTPLS :1;
[; ;pic18f27j13.h: 6589: unsigned :3;
[; ;pic18f27j13.h: 6590: unsigned TX1 :1;
[; ;pic18f27j13.h: 6591: unsigned RX1 :1;
[; ;pic18f27j13.h: 6592: };
[; ;pic18f27j13.h: 6593: struct {
[; ;pic18f27j13.h: 6594: unsigned RP11 :1;
[; ;pic18f27j13.h: 6595: unsigned RP12 :1;
[; ;pic18f27j13.h: 6596: unsigned RP13 :1;
[; ;pic18f27j13.h: 6597: unsigned RP14 :1;
[; ;pic18f27j13.h: 6598: unsigned RP15 :1;
[; ;pic18f27j13.h: 6599: unsigned RP16 :1;
[; ;pic18f27j13.h: 6600: unsigned CK1 :1;
[; ;pic18f27j13.h: 6601: unsigned DT1 :1;
[; ;pic18f27j13.h: 6602: };
[; ;pic18f27j13.h: 6603: struct {
[; ;pic18f27j13.h: 6604: unsigned :1;
[; ;pic18f27j13.h: 6605: unsigned CCP8 :1;
[; ;pic18f27j13.h: 6606: unsigned C2IND :1;
[; ;pic18f27j13.h: 6607: unsigned SCK1 :1;
[; ;pic18f27j13.h: 6608: unsigned SDI1 :1;
[; ;pic18f27j13.h: 6609: unsigned SDO1 :1;
[; ;pic18f27j13.h: 6610: unsigned CCP9 :1;
[; ;pic18f27j13.h: 6611: unsigned CCP10 :1;
[; ;pic18f27j13.h: 6612: };
[; ;pic18f27j13.h: 6613: struct {
[; ;pic18f27j13.h: 6614: unsigned :6;
[; ;pic18f27j13.h: 6615: unsigned RP17 :1;
[; ;pic18f27j13.h: 6616: unsigned RP18 :1;
[; ;pic18f27j13.h: 6617: };
[; ;pic18f27j13.h: 6618: struct {
[; ;pic18f27j13.h: 6619: unsigned :1;
[; ;pic18f27j13.h: 6620: unsigned CCP2 :1;
[; ;pic18f27j13.h: 6621: unsigned PA1 :1;
[; ;pic18f27j13.h: 6622: };
[; ;pic18f27j13.h: 6623: struct {
[; ;pic18f27j13.h: 6624: unsigned :1;
[; ;pic18f27j13.h: 6625: unsigned PA2 :1;
[; ;pic18f27j13.h: 6626: };
[; ;pic18f27j13.h: 6627: } PORTCbits_t;
[; ;pic18f27j13.h: 6628: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f27j13.h: 6817: extern volatile unsigned char HLVDCON @ 0xF85;
"6819
[; ;pic18f27j13.h: 6819: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f27j13.h: 6822: typedef union {
[; ;pic18f27j13.h: 6823: struct {
[; ;pic18f27j13.h: 6824: unsigned HLVDL :4;
[; ;pic18f27j13.h: 6825: unsigned HLVDEN :1;
[; ;pic18f27j13.h: 6826: unsigned IRVST :1;
[; ;pic18f27j13.h: 6827: unsigned BGVST :1;
[; ;pic18f27j13.h: 6828: unsigned VDIRMAG :1;
[; ;pic18f27j13.h: 6829: };
[; ;pic18f27j13.h: 6830: struct {
[; ;pic18f27j13.h: 6831: unsigned HLVDL0 :1;
[; ;pic18f27j13.h: 6832: unsigned HLVDL1 :1;
[; ;pic18f27j13.h: 6833: unsigned HLVDL2 :1;
[; ;pic18f27j13.h: 6834: unsigned HLVDL3 :1;
[; ;pic18f27j13.h: 6835: };
[; ;pic18f27j13.h: 6836: } HLVDCONbits_t;
[; ;pic18f27j13.h: 6837: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f27j13.h: 6886: extern volatile unsigned char DMACON2 @ 0xF86;
"6888
[; ;pic18f27j13.h: 6888: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f27j13.h: 6891: typedef union {
[; ;pic18f27j13.h: 6892: struct {
[; ;pic18f27j13.h: 6893: unsigned INTLVL :4;
[; ;pic18f27j13.h: 6894: unsigned DLYCYC :4;
[; ;pic18f27j13.h: 6895: };
[; ;pic18f27j13.h: 6896: struct {
[; ;pic18f27j13.h: 6897: unsigned INTLVL0 :1;
[; ;pic18f27j13.h: 6898: unsigned INTLVL1 :1;
[; ;pic18f27j13.h: 6899: unsigned INTLVL2 :1;
[; ;pic18f27j13.h: 6900: unsigned INTLVL3 :1;
[; ;pic18f27j13.h: 6901: unsigned DLYCYC0 :1;
[; ;pic18f27j13.h: 6902: unsigned DLYCYC1 :1;
[; ;pic18f27j13.h: 6903: unsigned DLYCYC2 :1;
[; ;pic18f27j13.h: 6904: unsigned DLYCYC3 :1;
[; ;pic18f27j13.h: 6905: };
[; ;pic18f27j13.h: 6906: } DMACON2bits_t;
[; ;pic18f27j13.h: 6907: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f27j13.h: 6961: extern volatile unsigned char OSCCON2 @ 0xF87;
"6963
[; ;pic18f27j13.h: 6963: asm("OSCCON2 equ 0F87h");
[; <" OSCCON2 equ 0F87h ;# ">
[; ;pic18f27j13.h: 6966: typedef union {
[; ;pic18f27j13.h: 6967: struct {
[; ;pic18f27j13.h: 6968: unsigned :2;
[; ;pic18f27j13.h: 6969: unsigned PRISD :1;
[; ;pic18f27j13.h: 6970: unsigned SOSCGO :1;
[; ;pic18f27j13.h: 6971: unsigned SOSCDRV :1;
[; ;pic18f27j13.h: 6972: unsigned :1;
[; ;pic18f27j13.h: 6973: unsigned SOSCRUN :1;
[; ;pic18f27j13.h: 6974: };
[; ;pic18f27j13.h: 6975: } OSCCON2bits_t;
[; ;pic18f27j13.h: 6976: extern volatile OSCCON2bits_t OSCCON2bits @ 0xF87;
[; ;pic18f27j13.h: 7000: extern volatile unsigned char DMACON1 @ 0xF88;
"7002
[; ;pic18f27j13.h: 7002: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f27j13.h: 7005: typedef union {
[; ;pic18f27j13.h: 7006: struct {
[; ;pic18f27j13.h: 7007: unsigned DMAEN :1;
[; ;pic18f27j13.h: 7008: unsigned DLYINTEN :1;
[; ;pic18f27j13.h: 7009: unsigned DUPLEX0 :1;
[; ;pic18f27j13.h: 7010: unsigned DUPLEX1 :1;
[; ;pic18f27j13.h: 7011: unsigned RXINC :1;
[; ;pic18f27j13.h: 7012: unsigned TXINC :1;
[; ;pic18f27j13.h: 7013: unsigned SSCON0 :1;
[; ;pic18f27j13.h: 7014: unsigned SSCON1 :1;
[; ;pic18f27j13.h: 7015: };
[; ;pic18f27j13.h: 7016: } DMACON1bits_t;
[; ;pic18f27j13.h: 7017: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f27j13.h: 7061: extern volatile unsigned char LATA @ 0xF89;
"7063
[; ;pic18f27j13.h: 7063: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f27j13.h: 7066: typedef union {
[; ;pic18f27j13.h: 7067: struct {
[; ;pic18f27j13.h: 7068: unsigned LATA0 :1;
[; ;pic18f27j13.h: 7069: unsigned LATA1 :1;
[; ;pic18f27j13.h: 7070: unsigned LATA2 :1;
[; ;pic18f27j13.h: 7071: unsigned LATA3 :1;
[; ;pic18f27j13.h: 7072: unsigned :1;
[; ;pic18f27j13.h: 7073: unsigned LATA5 :1;
[; ;pic18f27j13.h: 7074: unsigned LATA6 :1;
[; ;pic18f27j13.h: 7075: unsigned LATA7 :1;
[; ;pic18f27j13.h: 7076: };
[; ;pic18f27j13.h: 7077: struct {
[; ;pic18f27j13.h: 7078: unsigned LA0 :1;
[; ;pic18f27j13.h: 7079: unsigned LA1 :1;
[; ;pic18f27j13.h: 7080: unsigned LA2 :1;
[; ;pic18f27j13.h: 7081: unsigned LA3 :1;
[; ;pic18f27j13.h: 7082: unsigned :1;
[; ;pic18f27j13.h: 7083: unsigned LA5 :1;
[; ;pic18f27j13.h: 7084: unsigned LA6 :1;
[; ;pic18f27j13.h: 7085: unsigned LA7 :1;
[; ;pic18f27j13.h: 7086: };
[; ;pic18f27j13.h: 7087: } LATAbits_t;
[; ;pic18f27j13.h: 7088: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f27j13.h: 7162: extern volatile unsigned char LATB @ 0xF8A;
"7164
[; ;pic18f27j13.h: 7164: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f27j13.h: 7167: typedef union {
[; ;pic18f27j13.h: 7168: struct {
[; ;pic18f27j13.h: 7169: unsigned LATB0 :1;
[; ;pic18f27j13.h: 7170: unsigned LATB1 :1;
[; ;pic18f27j13.h: 7171: unsigned LATB2 :1;
[; ;pic18f27j13.h: 7172: unsigned LATB3 :1;
[; ;pic18f27j13.h: 7173: unsigned LATB4 :1;
[; ;pic18f27j13.h: 7174: unsigned LATB5 :1;
[; ;pic18f27j13.h: 7175: unsigned LATB6 :1;
[; ;pic18f27j13.h: 7176: unsigned LATB7 :1;
[; ;pic18f27j13.h: 7177: };
[; ;pic18f27j13.h: 7178: struct {
[; ;pic18f27j13.h: 7179: unsigned LB0 :1;
[; ;pic18f27j13.h: 7180: unsigned LB1 :1;
[; ;pic18f27j13.h: 7181: unsigned LB2 :1;
[; ;pic18f27j13.h: 7182: unsigned LB3 :1;
[; ;pic18f27j13.h: 7183: unsigned LB4 :1;
[; ;pic18f27j13.h: 7184: unsigned LB5 :1;
[; ;pic18f27j13.h: 7185: unsigned LB6 :1;
[; ;pic18f27j13.h: 7186: unsigned LB7 :1;
[; ;pic18f27j13.h: 7187: };
[; ;pic18f27j13.h: 7188: } LATBbits_t;
[; ;pic18f27j13.h: 7189: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f27j13.h: 7273: extern volatile unsigned char LATC @ 0xF8B;
"7275
[; ;pic18f27j13.h: 7275: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f27j13.h: 7278: typedef union {
[; ;pic18f27j13.h: 7279: struct {
[; ;pic18f27j13.h: 7280: unsigned LATC0 :1;
[; ;pic18f27j13.h: 7281: unsigned LATC1 :1;
[; ;pic18f27j13.h: 7282: unsigned LATC2 :1;
[; ;pic18f27j13.h: 7283: unsigned LATC3 :1;
[; ;pic18f27j13.h: 7284: unsigned LATC4 :1;
[; ;pic18f27j13.h: 7285: unsigned LATC5 :1;
[; ;pic18f27j13.h: 7286: unsigned LATC6 :1;
[; ;pic18f27j13.h: 7287: unsigned LATC7 :1;
[; ;pic18f27j13.h: 7288: };
[; ;pic18f27j13.h: 7289: struct {
[; ;pic18f27j13.h: 7290: unsigned LC0 :1;
[; ;pic18f27j13.h: 7291: unsigned LC1 :1;
[; ;pic18f27j13.h: 7292: unsigned LC2 :1;
[; ;pic18f27j13.h: 7293: unsigned LC3 :1;
[; ;pic18f27j13.h: 7294: unsigned LC4 :1;
[; ;pic18f27j13.h: 7295: unsigned LC5 :1;
[; ;pic18f27j13.h: 7296: unsigned LC6 :1;
[; ;pic18f27j13.h: 7297: unsigned LC7 :1;
[; ;pic18f27j13.h: 7298: };
[; ;pic18f27j13.h: 7299: } LATCbits_t;
[; ;pic18f27j13.h: 7300: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f27j13.h: 7384: extern volatile unsigned char PIE4 @ 0xF8E;
"7386
[; ;pic18f27j13.h: 7386: asm("PIE4 equ 0F8Eh");
[; <" PIE4 equ 0F8Eh ;# ">
[; ;pic18f27j13.h: 7389: typedef union {
[; ;pic18f27j13.h: 7390: struct {
[; ;pic18f27j13.h: 7391: unsigned CCP3IE :1;
[; ;pic18f27j13.h: 7392: unsigned CCP4IE :1;
[; ;pic18f27j13.h: 7393: unsigned CCP5IE :1;
[; ;pic18f27j13.h: 7394: unsigned CCP6IE :1;
[; ;pic18f27j13.h: 7395: unsigned CCP7IE :1;
[; ;pic18f27j13.h: 7396: unsigned CCP8IE :1;
[; ;pic18f27j13.h: 7397: unsigned CCP9IE :1;
[; ;pic18f27j13.h: 7398: unsigned CCP10IE :1;
[; ;pic18f27j13.h: 7399: };
[; ;pic18f27j13.h: 7400: } PIE4bits_t;
[; ;pic18f27j13.h: 7401: extern volatile PIE4bits_t PIE4bits @ 0xF8E;
[; ;pic18f27j13.h: 7445: extern volatile unsigned char PIR4 @ 0xF8F;
"7447
[; ;pic18f27j13.h: 7447: asm("PIR4 equ 0F8Fh");
[; <" PIR4 equ 0F8Fh ;# ">
[; ;pic18f27j13.h: 7450: typedef union {
[; ;pic18f27j13.h: 7451: struct {
[; ;pic18f27j13.h: 7452: unsigned CCP3IF :1;
[; ;pic18f27j13.h: 7453: unsigned CCP4IF :1;
[; ;pic18f27j13.h: 7454: unsigned CCP5IF :1;
[; ;pic18f27j13.h: 7455: unsigned CCP6IF :1;
[; ;pic18f27j13.h: 7456: unsigned CCP7IF :1;
[; ;pic18f27j13.h: 7457: unsigned CCP8IF :1;
[; ;pic18f27j13.h: 7458: unsigned CCP9IF :1;
[; ;pic18f27j13.h: 7459: unsigned CCP10IF :1;
[; ;pic18f27j13.h: 7460: };
[; ;pic18f27j13.h: 7461: } PIR4bits_t;
[; ;pic18f27j13.h: 7462: extern volatile PIR4bits_t PIR4bits @ 0xF8F;
[; ;pic18f27j13.h: 7506: extern volatile unsigned char IPR4 @ 0xF90;
"7508
[; ;pic18f27j13.h: 7508: asm("IPR4 equ 0F90h");
[; <" IPR4 equ 0F90h ;# ">
[; ;pic18f27j13.h: 7511: typedef union {
[; ;pic18f27j13.h: 7512: struct {
[; ;pic18f27j13.h: 7513: unsigned CCP3IP :1;
[; ;pic18f27j13.h: 7514: unsigned CCP4IP :1;
[; ;pic18f27j13.h: 7515: unsigned CCP5IP :1;
[; ;pic18f27j13.h: 7516: unsigned CCP6IP :1;
[; ;pic18f27j13.h: 7517: unsigned CCP7IP :1;
[; ;pic18f27j13.h: 7518: unsigned CCP8IP :1;
[; ;pic18f27j13.h: 7519: unsigned CCP9IP :1;
[; ;pic18f27j13.h: 7520: unsigned CCP10IP :1;
[; ;pic18f27j13.h: 7521: };
[; ;pic18f27j13.h: 7522: struct {
[; ;pic18f27j13.h: 7523: unsigned CCIP3IP :1;
[; ;pic18f27j13.h: 7524: };
[; ;pic18f27j13.h: 7525: } IPR4bits_t;
[; ;pic18f27j13.h: 7526: extern volatile IPR4bits_t IPR4bits @ 0xF90;
[; ;pic18f27j13.h: 7575: extern volatile unsigned char PIE5 @ 0xF91;
"7577
[; ;pic18f27j13.h: 7577: asm("PIE5 equ 0F91h");
[; <" PIE5 equ 0F91h ;# ">
[; ;pic18f27j13.h: 7580: typedef union {
[; ;pic18f27j13.h: 7581: struct {
[; ;pic18f27j13.h: 7582: unsigned TMR1GIE :1;
[; ;pic18f27j13.h: 7583: unsigned TMR5GIE :1;
[; ;pic18f27j13.h: 7584: unsigned TMR5IE :1;
[; ;pic18f27j13.h: 7585: unsigned TMR6IE :1;
[; ;pic18f27j13.h: 7586: unsigned TMR8IE :1;
[; ;pic18f27j13.h: 7587: unsigned CM3IE :1;
[; ;pic18f27j13.h: 7588: };
[; ;pic18f27j13.h: 7589: } PIE5bits_t;
[; ;pic18f27j13.h: 7590: extern volatile PIE5bits_t PIE5bits @ 0xF91;
[; ;pic18f27j13.h: 7624: extern volatile unsigned char TRISA @ 0xF92;
"7626
[; ;pic18f27j13.h: 7626: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f27j13.h: 7629: typedef union {
[; ;pic18f27j13.h: 7630: struct {
[; ;pic18f27j13.h: 7631: unsigned TRISA0 :1;
[; ;pic18f27j13.h: 7632: unsigned TRISA1 :1;
[; ;pic18f27j13.h: 7633: unsigned TRISA2 :1;
[; ;pic18f27j13.h: 7634: unsigned TRISA3 :1;
[; ;pic18f27j13.h: 7635: unsigned :1;
[; ;pic18f27j13.h: 7636: unsigned TRISA5 :1;
[; ;pic18f27j13.h: 7637: unsigned TRISA6 :1;
[; ;pic18f27j13.h: 7638: unsigned TRISA7 :1;
[; ;pic18f27j13.h: 7639: };
[; ;pic18f27j13.h: 7640: } TRISAbits_t;
[; ;pic18f27j13.h: 7641: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f27j13.h: 7680: extern volatile unsigned char TRISB @ 0xF93;
"7682
[; ;pic18f27j13.h: 7682: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f27j13.h: 7685: typedef union {
[; ;pic18f27j13.h: 7686: struct {
[; ;pic18f27j13.h: 7687: unsigned TRISB0 :1;
[; ;pic18f27j13.h: 7688: unsigned TRISB1 :1;
[; ;pic18f27j13.h: 7689: unsigned TRISB2 :1;
[; ;pic18f27j13.h: 7690: unsigned TRISB3 :1;
[; ;pic18f27j13.h: 7691: unsigned TRISB4 :1;
[; ;pic18f27j13.h: 7692: unsigned TRISB5 :1;
[; ;pic18f27j13.h: 7693: unsigned TRISB6 :1;
[; ;pic18f27j13.h: 7694: unsigned TRISB7 :1;
[; ;pic18f27j13.h: 7695: };
[; ;pic18f27j13.h: 7696: } TRISBbits_t;
[; ;pic18f27j13.h: 7697: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f27j13.h: 7741: extern volatile unsigned char TRISC @ 0xF94;
"7743
[; ;pic18f27j13.h: 7743: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f27j13.h: 7746: typedef union {
[; ;pic18f27j13.h: 7747: struct {
[; ;pic18f27j13.h: 7748: unsigned TRISC0 :1;
[; ;pic18f27j13.h: 7749: unsigned TRISC1 :1;
[; ;pic18f27j13.h: 7750: unsigned TRISC2 :1;
[; ;pic18f27j13.h: 7751: unsigned TRISC3 :1;
[; ;pic18f27j13.h: 7752: unsigned TRISC4 :1;
[; ;pic18f27j13.h: 7753: unsigned TRISC5 :1;
[; ;pic18f27j13.h: 7754: unsigned TRISC6 :1;
[; ;pic18f27j13.h: 7755: unsigned TRISC7 :1;
[; ;pic18f27j13.h: 7756: };
[; ;pic18f27j13.h: 7757: } TRISCbits_t;
[; ;pic18f27j13.h: 7758: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f27j13.h: 7802: extern volatile unsigned char T3GCON @ 0xF97;
"7804
[; ;pic18f27j13.h: 7804: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f27j13.h: 7807: typedef union {
[; ;pic18f27j13.h: 7808: struct {
[; ;pic18f27j13.h: 7809: unsigned T3GSS0 :1;
[; ;pic18f27j13.h: 7810: unsigned T3GSS1 :1;
[; ;pic18f27j13.h: 7811: unsigned T3GVAL :1;
[; ;pic18f27j13.h: 7812: unsigned T3GGO_T3DONE :1;
[; ;pic18f27j13.h: 7813: unsigned T3GSPM :1;
[; ;pic18f27j13.h: 7814: unsigned T3GTM :1;
[; ;pic18f27j13.h: 7815: unsigned T3GPOL :1;
[; ;pic18f27j13.h: 7816: unsigned TMR3GE :1;
[; ;pic18f27j13.h: 7817: };
[; ;pic18f27j13.h: 7818: struct {
[; ;pic18f27j13.h: 7819: unsigned :3;
[; ;pic18f27j13.h: 7820: unsigned T3GGO :1;
[; ;pic18f27j13.h: 7821: };
[; ;pic18f27j13.h: 7822: struct {
[; ;pic18f27j13.h: 7823: unsigned :3;
[; ;pic18f27j13.h: 7824: unsigned T3DONE :1;
[; ;pic18f27j13.h: 7825: };
[; ;pic18f27j13.h: 7826: } T3GCONbits_t;
[; ;pic18f27j13.h: 7827: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f27j13.h: 7881: extern volatile unsigned char PIR5 @ 0xF98;
"7883
[; ;pic18f27j13.h: 7883: asm("PIR5 equ 0F98h");
[; <" PIR5 equ 0F98h ;# ">
[; ;pic18f27j13.h: 7886: typedef union {
[; ;pic18f27j13.h: 7887: struct {
[; ;pic18f27j13.h: 7888: unsigned TMR1GIF :1;
[; ;pic18f27j13.h: 7889: unsigned TMR5GIF :1;
[; ;pic18f27j13.h: 7890: unsigned TMR5IF :1;
[; ;pic18f27j13.h: 7891: unsigned TMR6IF :1;
[; ;pic18f27j13.h: 7892: unsigned TMR8IF :1;
[; ;pic18f27j13.h: 7893: unsigned CM3IF :1;
[; ;pic18f27j13.h: 7894: };
[; ;pic18f27j13.h: 7895: } PIR5bits_t;
[; ;pic18f27j13.h: 7896: extern volatile PIR5bits_t PIR5bits @ 0xF98;
[; ;pic18f27j13.h: 7930: extern volatile unsigned char IPR5 @ 0xF99;
"7932
[; ;pic18f27j13.h: 7932: asm("IPR5 equ 0F99h");
[; <" IPR5 equ 0F99h ;# ">
[; ;pic18f27j13.h: 7935: typedef union {
[; ;pic18f27j13.h: 7936: struct {
[; ;pic18f27j13.h: 7937: unsigned TMR1GIP :1;
[; ;pic18f27j13.h: 7938: unsigned TMR5GIP :1;
[; ;pic18f27j13.h: 7939: unsigned TMR5IP :1;
[; ;pic18f27j13.h: 7940: unsigned TMR6IP :1;
[; ;pic18f27j13.h: 7941: unsigned TMR8IP :1;
[; ;pic18f27j13.h: 7942: unsigned CM3IP :1;
[; ;pic18f27j13.h: 7943: };
[; ;pic18f27j13.h: 7944: struct {
[; ;pic18f27j13.h: 7945: unsigned CCH05 :1;
[; ;pic18f27j13.h: 7946: unsigned CCH15 :1;
[; ;pic18f27j13.h: 7947: unsigned :1;
[; ;pic18f27j13.h: 7948: unsigned EVPOL05 :1;
[; ;pic18f27j13.h: 7949: unsigned EVPOL15 :1;
[; ;pic18f27j13.h: 7950: };
[; ;pic18f27j13.h: 7951: } IPR5bits_t;
[; ;pic18f27j13.h: 7952: extern volatile IPR5bits_t IPR5bits @ 0xF99;
[; ;pic18f27j13.h: 8006: extern volatile unsigned char T1GCON @ 0xF9A;
"8008
[; ;pic18f27j13.h: 8008: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f27j13.h: 8011: typedef union {
[; ;pic18f27j13.h: 8012: struct {
[; ;pic18f27j13.h: 8013: unsigned :3;
[; ;pic18f27j13.h: 8014: unsigned T1GGO_NOT_T1DONE :1;
[; ;pic18f27j13.h: 8015: };
[; ;pic18f27j13.h: 8016: struct {
[; ;pic18f27j13.h: 8017: unsigned T1GSS0 :1;
[; ;pic18f27j13.h: 8018: unsigned T1GSS1 :1;
[; ;pic18f27j13.h: 8019: unsigned T1GVAL :1;
[; ;pic18f27j13.h: 8020: unsigned T1GGO_nT1DONE :1;
[; ;pic18f27j13.h: 8021: unsigned T1GSPM :1;
[; ;pic18f27j13.h: 8022: unsigned T1GTM :1;
[; ;pic18f27j13.h: 8023: unsigned T1GPOL :1;
[; ;pic18f27j13.h: 8024: unsigned TMR1GE :1;
[; ;pic18f27j13.h: 8025: };
[; ;pic18f27j13.h: 8026: struct {
[; ;pic18f27j13.h: 8027: unsigned :3;
[; ;pic18f27j13.h: 8028: unsigned T1GGO :1;
[; ;pic18f27j13.h: 8029: };
[; ;pic18f27j13.h: 8030: struct {
[; ;pic18f27j13.h: 8031: unsigned :3;
[; ;pic18f27j13.h: 8032: unsigned NOT_T1DONE :1;
[; ;pic18f27j13.h: 8033: };
[; ;pic18f27j13.h: 8034: struct {
[; ;pic18f27j13.h: 8035: unsigned :3;
[; ;pic18f27j13.h: 8036: unsigned nT1DONE :1;
[; ;pic18f27j13.h: 8037: };
[; ;pic18f27j13.h: 8038: struct {
[; ;pic18f27j13.h: 8039: unsigned :3;
[; ;pic18f27j13.h: 8040: unsigned T1DONE :1;
[; ;pic18f27j13.h: 8041: };
[; ;pic18f27j13.h: 8042: } T1GCONbits_t;
[; ;pic18f27j13.h: 8043: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f27j13.h: 8112: extern volatile unsigned char OSCTUNE @ 0xF9B;
"8114
[; ;pic18f27j13.h: 8114: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f27j13.h: 8117: typedef union {
[; ;pic18f27j13.h: 8118: struct {
[; ;pic18f27j13.h: 8119: unsigned TUN :6;
[; ;pic18f27j13.h: 8120: unsigned PLLEN :1;
[; ;pic18f27j13.h: 8121: unsigned INTSRC :1;
[; ;pic18f27j13.h: 8122: };
[; ;pic18f27j13.h: 8123: struct {
[; ;pic18f27j13.h: 8124: unsigned TUN0 :1;
[; ;pic18f27j13.h: 8125: unsigned TUN1 :1;
[; ;pic18f27j13.h: 8126: unsigned TUN2 :1;
[; ;pic18f27j13.h: 8127: unsigned TUN3 :1;
[; ;pic18f27j13.h: 8128: unsigned TUN4 :1;
[; ;pic18f27j13.h: 8129: unsigned TUN5 :1;
[; ;pic18f27j13.h: 8130: };
[; ;pic18f27j13.h: 8131: } OSCTUNEbits_t;
[; ;pic18f27j13.h: 8132: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f27j13.h: 8181: extern volatile unsigned char RCSTA2 @ 0xF9C;
"8183
[; ;pic18f27j13.h: 8183: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f27j13.h: 8186: typedef union {
[; ;pic18f27j13.h: 8187: struct {
[; ;pic18f27j13.h: 8188: unsigned RX9D :1;
[; ;pic18f27j13.h: 8189: unsigned OERR :1;
[; ;pic18f27j13.h: 8190: unsigned FERR :1;
[; ;pic18f27j13.h: 8191: unsigned ADDEN :1;
[; ;pic18f27j13.h: 8192: unsigned CREN :1;
[; ;pic18f27j13.h: 8193: unsigned SREN :1;
[; ;pic18f27j13.h: 8194: unsigned RX9 :1;
[; ;pic18f27j13.h: 8195: unsigned SPEN :1;
[; ;pic18f27j13.h: 8196: };
[; ;pic18f27j13.h: 8197: struct {
[; ;pic18f27j13.h: 8198: unsigned RX9D2 :1;
[; ;pic18f27j13.h: 8199: unsigned OERR2 :1;
[; ;pic18f27j13.h: 8200: unsigned FERR2 :1;
[; ;pic18f27j13.h: 8201: unsigned ADDEN2 :1;
[; ;pic18f27j13.h: 8202: unsigned CREN2 :1;
[; ;pic18f27j13.h: 8203: unsigned SREN2 :1;
[; ;pic18f27j13.h: 8204: unsigned RX92 :1;
[; ;pic18f27j13.h: 8205: unsigned SPEN2 :1;
[; ;pic18f27j13.h: 8206: };
[; ;pic18f27j13.h: 8207: struct {
[; ;pic18f27j13.h: 8208: unsigned RCD82 :1;
[; ;pic18f27j13.h: 8209: unsigned :5;
[; ;pic18f27j13.h: 8210: unsigned RC8_92 :1;
[; ;pic18f27j13.h: 8211: };
[; ;pic18f27j13.h: 8212: struct {
[; ;pic18f27j13.h: 8213: unsigned :6;
[; ;pic18f27j13.h: 8214: unsigned RC92 :1;
[; ;pic18f27j13.h: 8215: };
[; ;pic18f27j13.h: 8216: } RCSTA2bits_t;
[; ;pic18f27j13.h: 8217: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f27j13.h: 8316: extern volatile unsigned char PIE1 @ 0xF9D;
"8318
[; ;pic18f27j13.h: 8318: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f27j13.h: 8321: typedef union {
[; ;pic18f27j13.h: 8322: struct {
[; ;pic18f27j13.h: 8323: unsigned TMR1IE :1;
[; ;pic18f27j13.h: 8324: unsigned TMR2IE :1;
[; ;pic18f27j13.h: 8325: unsigned CCP1IE :1;
[; ;pic18f27j13.h: 8326: unsigned SSP1IE :1;
[; ;pic18f27j13.h: 8327: unsigned TX1IE :1;
[; ;pic18f27j13.h: 8328: unsigned RC1IE :1;
[; ;pic18f27j13.h: 8329: unsigned ADIE :1;
[; ;pic18f27j13.h: 8330: };
[; ;pic18f27j13.h: 8331: struct {
[; ;pic18f27j13.h: 8332: unsigned :3;
[; ;pic18f27j13.h: 8333: unsigned SSPIE :1;
[; ;pic18f27j13.h: 8334: unsigned TXIE :1;
[; ;pic18f27j13.h: 8335: unsigned RCIE :1;
[; ;pic18f27j13.h: 8336: };
[; ;pic18f27j13.h: 8337: } PIE1bits_t;
[; ;pic18f27j13.h: 8338: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f27j13.h: 8392: extern volatile unsigned char PIR1 @ 0xF9E;
"8394
[; ;pic18f27j13.h: 8394: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f27j13.h: 8397: typedef union {
[; ;pic18f27j13.h: 8398: struct {
[; ;pic18f27j13.h: 8399: unsigned TMR1IF :1;
[; ;pic18f27j13.h: 8400: unsigned TMR2IF :1;
[; ;pic18f27j13.h: 8401: unsigned CCP1IF :1;
[; ;pic18f27j13.h: 8402: unsigned SSP1IF :1;
[; ;pic18f27j13.h: 8403: unsigned TX1IF :1;
[; ;pic18f27j13.h: 8404: unsigned RC1IF :1;
[; ;pic18f27j13.h: 8405: unsigned ADIF :1;
[; ;pic18f27j13.h: 8406: };
[; ;pic18f27j13.h: 8407: struct {
[; ;pic18f27j13.h: 8408: unsigned :3;
[; ;pic18f27j13.h: 8409: unsigned SSPIF :1;
[; ;pic18f27j13.h: 8410: unsigned TXIF :1;
[; ;pic18f27j13.h: 8411: unsigned RCIF :1;
[; ;pic18f27j13.h: 8412: };
[; ;pic18f27j13.h: 8413: } PIR1bits_t;
[; ;pic18f27j13.h: 8414: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f27j13.h: 8468: extern volatile unsigned char IPR1 @ 0xF9F;
"8470
[; ;pic18f27j13.h: 8470: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f27j13.h: 8473: typedef union {
[; ;pic18f27j13.h: 8474: struct {
[; ;pic18f27j13.h: 8475: unsigned TMR1IP :1;
[; ;pic18f27j13.h: 8476: unsigned TMR2IP :1;
[; ;pic18f27j13.h: 8477: unsigned CCP1IP :1;
[; ;pic18f27j13.h: 8478: unsigned SSP1IP :1;
[; ;pic18f27j13.h: 8479: unsigned TX1IP :1;
[; ;pic18f27j13.h: 8480: unsigned RC1IP :1;
[; ;pic18f27j13.h: 8481: unsigned ADIP :1;
[; ;pic18f27j13.h: 8482: };
[; ;pic18f27j13.h: 8483: struct {
[; ;pic18f27j13.h: 8484: unsigned :3;
[; ;pic18f27j13.h: 8485: unsigned SSPIP :1;
[; ;pic18f27j13.h: 8486: unsigned TXIP :1;
[; ;pic18f27j13.h: 8487: unsigned RCIP :1;
[; ;pic18f27j13.h: 8488: };
[; ;pic18f27j13.h: 8489: } IPR1bits_t;
[; ;pic18f27j13.h: 8490: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f27j13.h: 8544: extern volatile unsigned char PIE2 @ 0xFA0;
"8546
[; ;pic18f27j13.h: 8546: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f27j13.h: 8549: typedef union {
[; ;pic18f27j13.h: 8550: struct {
[; ;pic18f27j13.h: 8551: unsigned CCP2IE :1;
[; ;pic18f27j13.h: 8552: unsigned TMR3IE :1;
[; ;pic18f27j13.h: 8553: unsigned LVDIE :1;
[; ;pic18f27j13.h: 8554: unsigned BCL1IE :1;
[; ;pic18f27j13.h: 8555: unsigned :1;
[; ;pic18f27j13.h: 8556: unsigned CM1IE :1;
[; ;pic18f27j13.h: 8557: unsigned CM2IE :1;
[; ;pic18f27j13.h: 8558: unsigned OSCFIE :1;
[; ;pic18f27j13.h: 8559: };
[; ;pic18f27j13.h: 8560: struct {
[; ;pic18f27j13.h: 8561: unsigned :2;
[; ;pic18f27j13.h: 8562: unsigned HLVDIE :1;
[; ;pic18f27j13.h: 8563: unsigned BCLIE :1;
[; ;pic18f27j13.h: 8564: };
[; ;pic18f27j13.h: 8565: struct {
[; ;pic18f27j13.h: 8566: unsigned :6;
[; ;pic18f27j13.h: 8567: unsigned CMIE :1;
[; ;pic18f27j13.h: 8568: };
[; ;pic18f27j13.h: 8569: } PIE2bits_t;
[; ;pic18f27j13.h: 8570: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f27j13.h: 8624: extern volatile unsigned char PIR2 @ 0xFA1;
"8626
[; ;pic18f27j13.h: 8626: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f27j13.h: 8629: typedef union {
[; ;pic18f27j13.h: 8630: struct {
[; ;pic18f27j13.h: 8631: unsigned CCP2IF :1;
[; ;pic18f27j13.h: 8632: unsigned TMR3IF :1;
[; ;pic18f27j13.h: 8633: unsigned LVDIF :1;
[; ;pic18f27j13.h: 8634: unsigned BCL1IF :1;
[; ;pic18f27j13.h: 8635: unsigned :1;
[; ;pic18f27j13.h: 8636: unsigned CM1IF :1;
[; ;pic18f27j13.h: 8637: unsigned CM2IF :1;
[; ;pic18f27j13.h: 8638: unsigned OSCFIF :1;
[; ;pic18f27j13.h: 8639: };
[; ;pic18f27j13.h: 8640: struct {
[; ;pic18f27j13.h: 8641: unsigned :2;
[; ;pic18f27j13.h: 8642: unsigned HLVDIF :1;
[; ;pic18f27j13.h: 8643: unsigned BCLIF :1;
[; ;pic18f27j13.h: 8644: };
[; ;pic18f27j13.h: 8645: struct {
[; ;pic18f27j13.h: 8646: unsigned :6;
[; ;pic18f27j13.h: 8647: unsigned CMIF :1;
[; ;pic18f27j13.h: 8648: };
[; ;pic18f27j13.h: 8649: } PIR2bits_t;
[; ;pic18f27j13.h: 8650: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f27j13.h: 8704: extern volatile unsigned char IPR2 @ 0xFA2;
"8706
[; ;pic18f27j13.h: 8706: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f27j13.h: 8709: typedef union {
[; ;pic18f27j13.h: 8710: struct {
[; ;pic18f27j13.h: 8711: unsigned CCP2IP :1;
[; ;pic18f27j13.h: 8712: unsigned TMR3IP :1;
[; ;pic18f27j13.h: 8713: unsigned LVDIP :1;
[; ;pic18f27j13.h: 8714: unsigned BCL1IP :1;
[; ;pic18f27j13.h: 8715: unsigned :1;
[; ;pic18f27j13.h: 8716: unsigned CM1IP :1;
[; ;pic18f27j13.h: 8717: unsigned CM2IP :1;
[; ;pic18f27j13.h: 8718: unsigned OSCFIP :1;
[; ;pic18f27j13.h: 8719: };
[; ;pic18f27j13.h: 8720: struct {
[; ;pic18f27j13.h: 8721: unsigned :2;
[; ;pic18f27j13.h: 8722: unsigned HLVDIP :1;
[; ;pic18f27j13.h: 8723: unsigned BCLIP :1;
[; ;pic18f27j13.h: 8724: };
[; ;pic18f27j13.h: 8725: struct {
[; ;pic18f27j13.h: 8726: unsigned :6;
[; ;pic18f27j13.h: 8727: unsigned CMIP :1;
[; ;pic18f27j13.h: 8728: };
[; ;pic18f27j13.h: 8729: } IPR2bits_t;
[; ;pic18f27j13.h: 8730: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f27j13.h: 8784: extern volatile unsigned char PIE3 @ 0xFA3;
"8786
[; ;pic18f27j13.h: 8786: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f27j13.h: 8789: typedef union {
[; ;pic18f27j13.h: 8790: struct {
[; ;pic18f27j13.h: 8791: unsigned RTCCIE :1;
[; ;pic18f27j13.h: 8792: unsigned TMR3GIE :1;
[; ;pic18f27j13.h: 8793: unsigned CTMUIE :1;
[; ;pic18f27j13.h: 8794: unsigned TMR4IE :1;
[; ;pic18f27j13.h: 8795: unsigned TX2IE :1;
[; ;pic18f27j13.h: 8796: unsigned RC2IE :1;
[; ;pic18f27j13.h: 8797: unsigned BCL2IE :1;
[; ;pic18f27j13.h: 8798: unsigned SSP2IE :1;
[; ;pic18f27j13.h: 8799: };
[; ;pic18f27j13.h: 8800: struct {
[; ;pic18f27j13.h: 8801: unsigned RXB0IE :1;
[; ;pic18f27j13.h: 8802: unsigned RXB1IE :1;
[; ;pic18f27j13.h: 8803: unsigned TXB0IE :1;
[; ;pic18f27j13.h: 8804: unsigned TXB1IE :1;
[; ;pic18f27j13.h: 8805: unsigned TXB2IE :1;
[; ;pic18f27j13.h: 8806: };
[; ;pic18f27j13.h: 8807: struct {
[; ;pic18f27j13.h: 8808: unsigned :1;
[; ;pic18f27j13.h: 8809: unsigned RXBNIE :1;
[; ;pic18f27j13.h: 8810: unsigned :2;
[; ;pic18f27j13.h: 8811: unsigned TXBNIE :1;
[; ;pic18f27j13.h: 8812: };
[; ;pic18f27j13.h: 8813: } PIE3bits_t;
[; ;pic18f27j13.h: 8814: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f27j13.h: 8893: extern volatile unsigned char PIR3 @ 0xFA4;
"8895
[; ;pic18f27j13.h: 8895: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f27j13.h: 8898: typedef union {
[; ;pic18f27j13.h: 8899: struct {
[; ;pic18f27j13.h: 8900: unsigned RTCCIF :1;
[; ;pic18f27j13.h: 8901: unsigned TMR3GIF :1;
[; ;pic18f27j13.h: 8902: unsigned CTMUIF :1;
[; ;pic18f27j13.h: 8903: unsigned TMR4IF :1;
[; ;pic18f27j13.h: 8904: unsigned TX2IF :1;
[; ;pic18f27j13.h: 8905: unsigned RC2IF :1;
[; ;pic18f27j13.h: 8906: unsigned BCL2IF :1;
[; ;pic18f27j13.h: 8907: unsigned SSP2IF :1;
[; ;pic18f27j13.h: 8908: };
[; ;pic18f27j13.h: 8909: struct {
[; ;pic18f27j13.h: 8910: unsigned :1;
[; ;pic18f27j13.h: 8911: unsigned RXBNIF :1;
[; ;pic18f27j13.h: 8912: unsigned :2;
[; ;pic18f27j13.h: 8913: unsigned TXBNIF :1;
[; ;pic18f27j13.h: 8914: };
[; ;pic18f27j13.h: 8915: } PIR3bits_t;
[; ;pic18f27j13.h: 8916: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f27j13.h: 8970: extern volatile unsigned char IPR3 @ 0xFA5;
"8972
[; ;pic18f27j13.h: 8972: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f27j13.h: 8975: typedef union {
[; ;pic18f27j13.h: 8976: struct {
[; ;pic18f27j13.h: 8977: unsigned RTCCIP :1;
[; ;pic18f27j13.h: 8978: unsigned TMR3GIP :1;
[; ;pic18f27j13.h: 8979: unsigned CTMUIP :1;
[; ;pic18f27j13.h: 8980: unsigned TMR4IP :1;
[; ;pic18f27j13.h: 8981: unsigned TX2IP :1;
[; ;pic18f27j13.h: 8982: unsigned RC2IP :1;
[; ;pic18f27j13.h: 8983: unsigned BCL2IP :1;
[; ;pic18f27j13.h: 8984: unsigned SSP2IP :1;
[; ;pic18f27j13.h: 8985: };
[; ;pic18f27j13.h: 8986: struct {
[; ;pic18f27j13.h: 8987: unsigned :1;
[; ;pic18f27j13.h: 8988: unsigned RXBNIP :1;
[; ;pic18f27j13.h: 8989: unsigned :2;
[; ;pic18f27j13.h: 8990: unsigned TXBNIP :1;
[; ;pic18f27j13.h: 8991: };
[; ;pic18f27j13.h: 8992: } IPR3bits_t;
[; ;pic18f27j13.h: 8993: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f27j13.h: 9047: extern volatile unsigned char EECON1 @ 0xFA6;
"9049
[; ;pic18f27j13.h: 9049: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f27j13.h: 9052: typedef union {
[; ;pic18f27j13.h: 9053: struct {
[; ;pic18f27j13.h: 9054: unsigned :1;
[; ;pic18f27j13.h: 9055: unsigned WR :1;
[; ;pic18f27j13.h: 9056: unsigned WREN :1;
[; ;pic18f27j13.h: 9057: unsigned WRERR :1;
[; ;pic18f27j13.h: 9058: unsigned FREE :1;
[; ;pic18f27j13.h: 9059: unsigned WPROG :1;
[; ;pic18f27j13.h: 9060: };
[; ;pic18f27j13.h: 9061: } EECON1bits_t;
[; ;pic18f27j13.h: 9062: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f27j13.h: 9091: extern volatile unsigned char EECON2 @ 0xFA7;
"9093
[; ;pic18f27j13.h: 9093: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f27j13.h: 9096: typedef union {
[; ;pic18f27j13.h: 9097: struct {
[; ;pic18f27j13.h: 9098: unsigned EECON2 :8;
[; ;pic18f27j13.h: 9099: };
[; ;pic18f27j13.h: 9100: } EECON2bits_t;
[; ;pic18f27j13.h: 9101: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f27j13.h: 9110: extern volatile unsigned char TXSTA2 @ 0xFA8;
"9112
[; ;pic18f27j13.h: 9112: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f27j13.h: 9115: typedef union {
[; ;pic18f27j13.h: 9116: struct {
[; ;pic18f27j13.h: 9117: unsigned TX9D :1;
[; ;pic18f27j13.h: 9118: unsigned TRMT :1;
[; ;pic18f27j13.h: 9119: unsigned BRGH :1;
[; ;pic18f27j13.h: 9120: unsigned SENDB :1;
[; ;pic18f27j13.h: 9121: unsigned SYNC :1;
[; ;pic18f27j13.h: 9122: unsigned TXEN :1;
[; ;pic18f27j13.h: 9123: unsigned TX9 :1;
[; ;pic18f27j13.h: 9124: unsigned CSRC :1;
[; ;pic18f27j13.h: 9125: };
[; ;pic18f27j13.h: 9126: struct {
[; ;pic18f27j13.h: 9127: unsigned TX9D2 :1;
[; ;pic18f27j13.h: 9128: unsigned TRMT2 :1;
[; ;pic18f27j13.h: 9129: unsigned BRGH2 :1;
[; ;pic18f27j13.h: 9130: unsigned SENDB2 :1;
[; ;pic18f27j13.h: 9131: unsigned SYNC2 :1;
[; ;pic18f27j13.h: 9132: unsigned TXEN2 :1;
[; ;pic18f27j13.h: 9133: unsigned TX92 :1;
[; ;pic18f27j13.h: 9134: unsigned CSRC2 :1;
[; ;pic18f27j13.h: 9135: };
[; ;pic18f27j13.h: 9136: struct {
[; ;pic18f27j13.h: 9137: unsigned TXD82 :1;
[; ;pic18f27j13.h: 9138: unsigned :5;
[; ;pic18f27j13.h: 9139: unsigned TX8_92 :1;
[; ;pic18f27j13.h: 9140: };
[; ;pic18f27j13.h: 9141: } TXSTA2bits_t;
[; ;pic18f27j13.h: 9142: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f27j13.h: 9236: extern volatile unsigned char TXREG2 @ 0xFA9;
"9238
[; ;pic18f27j13.h: 9238: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f27j13.h: 9241: typedef union {
[; ;pic18f27j13.h: 9242: struct {
[; ;pic18f27j13.h: 9243: unsigned TXREG2 :8;
[; ;pic18f27j13.h: 9244: };
[; ;pic18f27j13.h: 9245: } TXREG2bits_t;
[; ;pic18f27j13.h: 9246: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f27j13.h: 9255: extern volatile unsigned char RCREG2 @ 0xFAA;
"9257
[; ;pic18f27j13.h: 9257: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f27j13.h: 9260: typedef union {
[; ;pic18f27j13.h: 9261: struct {
[; ;pic18f27j13.h: 9262: unsigned RCREG2 :8;
[; ;pic18f27j13.h: 9263: };
[; ;pic18f27j13.h: 9264: } RCREG2bits_t;
[; ;pic18f27j13.h: 9265: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f27j13.h: 9274: extern volatile unsigned char SPBRG2 @ 0xFAB;
"9276
[; ;pic18f27j13.h: 9276: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f27j13.h: 9279: typedef union {
[; ;pic18f27j13.h: 9280: struct {
[; ;pic18f27j13.h: 9281: unsigned SPBRG2 :8;
[; ;pic18f27j13.h: 9282: };
[; ;pic18f27j13.h: 9283: } SPBRG2bits_t;
[; ;pic18f27j13.h: 9284: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f27j13.h: 9293: extern volatile unsigned char RCSTA1 @ 0xFAC;
"9295
[; ;pic18f27j13.h: 9295: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f27j13.h: 9298: extern volatile unsigned char RCSTA @ 0xFAC;
"9300
[; ;pic18f27j13.h: 9300: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f27j13.h: 9303: typedef union {
[; ;pic18f27j13.h: 9304: struct {
[; ;pic18f27j13.h: 9305: unsigned RX9D :1;
[; ;pic18f27j13.h: 9306: unsigned OERR :1;
[; ;pic18f27j13.h: 9307: unsigned FERR :1;
[; ;pic18f27j13.h: 9308: unsigned ADDEN :1;
[; ;pic18f27j13.h: 9309: unsigned CREN :1;
[; ;pic18f27j13.h: 9310: unsigned SREN :1;
[; ;pic18f27j13.h: 9311: unsigned RX9 :1;
[; ;pic18f27j13.h: 9312: unsigned SPEN :1;
[; ;pic18f27j13.h: 9313: };
[; ;pic18f27j13.h: 9314: struct {
[; ;pic18f27j13.h: 9315: unsigned RCD8 :1;
[; ;pic18f27j13.h: 9316: unsigned :2;
[; ;pic18f27j13.h: 9317: unsigned ADEN :1;
[; ;pic18f27j13.h: 9318: unsigned :2;
[; ;pic18f27j13.h: 9319: unsigned RC9 :1;
[; ;pic18f27j13.h: 9320: };
[; ;pic18f27j13.h: 9321: struct {
[; ;pic18f27j13.h: 9322: unsigned :6;
[; ;pic18f27j13.h: 9323: unsigned NOT_RC8 :1;
[; ;pic18f27j13.h: 9324: };
[; ;pic18f27j13.h: 9325: struct {
[; ;pic18f27j13.h: 9326: unsigned :6;
[; ;pic18f27j13.h: 9327: unsigned nRC8 :1;
[; ;pic18f27j13.h: 9328: };
[; ;pic18f27j13.h: 9329: struct {
[; ;pic18f27j13.h: 9330: unsigned :6;
[; ;pic18f27j13.h: 9331: unsigned RC8_9 :1;
[; ;pic18f27j13.h: 9332: };
[; ;pic18f27j13.h: 9333: struct {
[; ;pic18f27j13.h: 9334: unsigned RX9D1 :1;
[; ;pic18f27j13.h: 9335: unsigned OERR1 :1;
[; ;pic18f27j13.h: 9336: unsigned FERR1 :1;
[; ;pic18f27j13.h: 9337: unsigned ADDEN1 :1;
[; ;pic18f27j13.h: 9338: unsigned CREN1 :1;
[; ;pic18f27j13.h: 9339: unsigned SREN1 :1;
[; ;pic18f27j13.h: 9340: unsigned RX91 :1;
[; ;pic18f27j13.h: 9341: unsigned SPEN1 :1;
[; ;pic18f27j13.h: 9342: };
[; ;pic18f27j13.h: 9343: struct {
[; ;pic18f27j13.h: 9344: unsigned :5;
[; ;pic18f27j13.h: 9345: unsigned SRENA :1;
[; ;pic18f27j13.h: 9346: };
[; ;pic18f27j13.h: 9347: } RCSTA1bits_t;
[; ;pic18f27j13.h: 9348: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f27j13.h: 9466: typedef union {
[; ;pic18f27j13.h: 9467: struct {
[; ;pic18f27j13.h: 9468: unsigned RX9D :1;
[; ;pic18f27j13.h: 9469: unsigned OERR :1;
[; ;pic18f27j13.h: 9470: unsigned FERR :1;
[; ;pic18f27j13.h: 9471: unsigned ADDEN :1;
[; ;pic18f27j13.h: 9472: unsigned CREN :1;
[; ;pic18f27j13.h: 9473: unsigned SREN :1;
[; ;pic18f27j13.h: 9474: unsigned RX9 :1;
[; ;pic18f27j13.h: 9475: unsigned SPEN :1;
[; ;pic18f27j13.h: 9476: };
[; ;pic18f27j13.h: 9477: struct {
[; ;pic18f27j13.h: 9478: unsigned RCD8 :1;
[; ;pic18f27j13.h: 9479: unsigned :2;
[; ;pic18f27j13.h: 9480: unsigned ADEN :1;
[; ;pic18f27j13.h: 9481: unsigned :2;
[; ;pic18f27j13.h: 9482: unsigned RC9 :1;
[; ;pic18f27j13.h: 9483: };
[; ;pic18f27j13.h: 9484: struct {
[; ;pic18f27j13.h: 9485: unsigned :6;
[; ;pic18f27j13.h: 9486: unsigned NOT_RC8 :1;
[; ;pic18f27j13.h: 9487: };
[; ;pic18f27j13.h: 9488: struct {
[; ;pic18f27j13.h: 9489: unsigned :6;
[; ;pic18f27j13.h: 9490: unsigned nRC8 :1;
[; ;pic18f27j13.h: 9491: };
[; ;pic18f27j13.h: 9492: struct {
[; ;pic18f27j13.h: 9493: unsigned :6;
[; ;pic18f27j13.h: 9494: unsigned RC8_9 :1;
[; ;pic18f27j13.h: 9495: };
[; ;pic18f27j13.h: 9496: struct {
[; ;pic18f27j13.h: 9497: unsigned RX9D1 :1;
[; ;pic18f27j13.h: 9498: unsigned OERR1 :1;
[; ;pic18f27j13.h: 9499: unsigned FERR1 :1;
[; ;pic18f27j13.h: 9500: unsigned ADDEN1 :1;
[; ;pic18f27j13.h: 9501: unsigned CREN1 :1;
[; ;pic18f27j13.h: 9502: unsigned SREN1 :1;
[; ;pic18f27j13.h: 9503: unsigned RX91 :1;
[; ;pic18f27j13.h: 9504: unsigned SPEN1 :1;
[; ;pic18f27j13.h: 9505: };
[; ;pic18f27j13.h: 9506: struct {
[; ;pic18f27j13.h: 9507: unsigned :5;
[; ;pic18f27j13.h: 9508: unsigned SRENA :1;
[; ;pic18f27j13.h: 9509: };
[; ;pic18f27j13.h: 9510: } RCSTAbits_t;
[; ;pic18f27j13.h: 9511: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f27j13.h: 9630: extern volatile unsigned char TXSTA1 @ 0xFAD;
"9632
[; ;pic18f27j13.h: 9632: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f27j13.h: 9635: extern volatile unsigned char TXSTA @ 0xFAD;
"9637
[; ;pic18f27j13.h: 9637: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f27j13.h: 9640: typedef union {
[; ;pic18f27j13.h: 9641: struct {
[; ;pic18f27j13.h: 9642: unsigned TX9D :1;
[; ;pic18f27j13.h: 9643: unsigned TRMT :1;
[; ;pic18f27j13.h: 9644: unsigned BRGH :1;
[; ;pic18f27j13.h: 9645: unsigned SENDB :1;
[; ;pic18f27j13.h: 9646: unsigned SYNC :1;
[; ;pic18f27j13.h: 9647: unsigned TXEN :1;
[; ;pic18f27j13.h: 9648: unsigned TX9 :1;
[; ;pic18f27j13.h: 9649: unsigned CSRC :1;
[; ;pic18f27j13.h: 9650: };
[; ;pic18f27j13.h: 9651: struct {
[; ;pic18f27j13.h: 9652: unsigned TXD8 :1;
[; ;pic18f27j13.h: 9653: unsigned :5;
[; ;pic18f27j13.h: 9654: unsigned TX8_9 :1;
[; ;pic18f27j13.h: 9655: };
[; ;pic18f27j13.h: 9656: struct {
[; ;pic18f27j13.h: 9657: unsigned :6;
[; ;pic18f27j13.h: 9658: unsigned NOT_TX8 :1;
[; ;pic18f27j13.h: 9659: };
[; ;pic18f27j13.h: 9660: struct {
[; ;pic18f27j13.h: 9661: unsigned :6;
[; ;pic18f27j13.h: 9662: unsigned nTX8 :1;
[; ;pic18f27j13.h: 9663: };
[; ;pic18f27j13.h: 9664: struct {
[; ;pic18f27j13.h: 9665: unsigned TX9D1 :1;
[; ;pic18f27j13.h: 9666: unsigned TRMT1 :1;
[; ;pic18f27j13.h: 9667: unsigned BRGH1 :1;
[; ;pic18f27j13.h: 9668: unsigned SENDB1 :1;
[; ;pic18f27j13.h: 9669: unsigned SYNC1 :1;
[; ;pic18f27j13.h: 9670: unsigned TXEN1 :1;
[; ;pic18f27j13.h: 9671: unsigned TX91 :1;
[; ;pic18f27j13.h: 9672: unsigned CSRC1 :1;
[; ;pic18f27j13.h: 9673: };
[; ;pic18f27j13.h: 9674: } TXSTA1bits_t;
[; ;pic18f27j13.h: 9675: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f27j13.h: 9778: typedef union {
[; ;pic18f27j13.h: 9779: struct {
[; ;pic18f27j13.h: 9780: unsigned TX9D :1;
[; ;pic18f27j13.h: 9781: unsigned TRMT :1;
[; ;pic18f27j13.h: 9782: unsigned BRGH :1;
[; ;pic18f27j13.h: 9783: unsigned SENDB :1;
[; ;pic18f27j13.h: 9784: unsigned SYNC :1;
[; ;pic18f27j13.h: 9785: unsigned TXEN :1;
[; ;pic18f27j13.h: 9786: unsigned TX9 :1;
[; ;pic18f27j13.h: 9787: unsigned CSRC :1;
[; ;pic18f27j13.h: 9788: };
[; ;pic18f27j13.h: 9789: struct {
[; ;pic18f27j13.h: 9790: unsigned TXD8 :1;
[; ;pic18f27j13.h: 9791: unsigned :5;
[; ;pic18f27j13.h: 9792: unsigned TX8_9 :1;
[; ;pic18f27j13.h: 9793: };
[; ;pic18f27j13.h: 9794: struct {
[; ;pic18f27j13.h: 9795: unsigned :6;
[; ;pic18f27j13.h: 9796: unsigned NOT_TX8 :1;
[; ;pic18f27j13.h: 9797: };
[; ;pic18f27j13.h: 9798: struct {
[; ;pic18f27j13.h: 9799: unsigned :6;
[; ;pic18f27j13.h: 9800: unsigned nTX8 :1;
[; ;pic18f27j13.h: 9801: };
[; ;pic18f27j13.h: 9802: struct {
[; ;pic18f27j13.h: 9803: unsigned TX9D1 :1;
[; ;pic18f27j13.h: 9804: unsigned TRMT1 :1;
[; ;pic18f27j13.h: 9805: unsigned BRGH1 :1;
[; ;pic18f27j13.h: 9806: unsigned SENDB1 :1;
[; ;pic18f27j13.h: 9807: unsigned SYNC1 :1;
[; ;pic18f27j13.h: 9808: unsigned TXEN1 :1;
[; ;pic18f27j13.h: 9809: unsigned TX91 :1;
[; ;pic18f27j13.h: 9810: unsigned CSRC1 :1;
[; ;pic18f27j13.h: 9811: };
[; ;pic18f27j13.h: 9812: } TXSTAbits_t;
[; ;pic18f27j13.h: 9813: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f27j13.h: 9917: extern volatile unsigned char TXREG1 @ 0xFAE;
"9919
[; ;pic18f27j13.h: 9919: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f27j13.h: 9922: extern volatile unsigned char TXREG @ 0xFAE;
"9924
[; ;pic18f27j13.h: 9924: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f27j13.h: 9927: typedef union {
[; ;pic18f27j13.h: 9928: struct {
[; ;pic18f27j13.h: 9929: unsigned TXREG1 :8;
[; ;pic18f27j13.h: 9930: };
[; ;pic18f27j13.h: 9931: } TXREG1bits_t;
[; ;pic18f27j13.h: 9932: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f27j13.h: 9940: typedef union {
[; ;pic18f27j13.h: 9941: struct {
[; ;pic18f27j13.h: 9942: unsigned TXREG1 :8;
[; ;pic18f27j13.h: 9943: };
[; ;pic18f27j13.h: 9944: } TXREGbits_t;
[; ;pic18f27j13.h: 9945: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f27j13.h: 9954: extern volatile unsigned char RCREG1 @ 0xFAF;
"9956
[; ;pic18f27j13.h: 9956: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f27j13.h: 9959: extern volatile unsigned char RCREG @ 0xFAF;
"9961
[; ;pic18f27j13.h: 9961: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f27j13.h: 9964: typedef union {
[; ;pic18f27j13.h: 9965: struct {
[; ;pic18f27j13.h: 9966: unsigned RCREG1 :8;
[; ;pic18f27j13.h: 9967: };
[; ;pic18f27j13.h: 9968: } RCREG1bits_t;
[; ;pic18f27j13.h: 9969: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f27j13.h: 9977: typedef union {
[; ;pic18f27j13.h: 9978: struct {
[; ;pic18f27j13.h: 9979: unsigned RCREG1 :8;
[; ;pic18f27j13.h: 9980: };
[; ;pic18f27j13.h: 9981: } RCREGbits_t;
[; ;pic18f27j13.h: 9982: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f27j13.h: 9991: extern volatile unsigned char SPBRG1 @ 0xFB0;
"9993
[; ;pic18f27j13.h: 9993: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f27j13.h: 9996: extern volatile unsigned char SPBRG @ 0xFB0;
"9998
[; ;pic18f27j13.h: 9998: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f27j13.h: 10001: typedef union {
[; ;pic18f27j13.h: 10002: struct {
[; ;pic18f27j13.h: 10003: unsigned SPBRG1 :8;
[; ;pic18f27j13.h: 10004: };
[; ;pic18f27j13.h: 10005: } SPBRG1bits_t;
[; ;pic18f27j13.h: 10006: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f27j13.h: 10014: typedef union {
[; ;pic18f27j13.h: 10015: struct {
[; ;pic18f27j13.h: 10016: unsigned SPBRG1 :8;
[; ;pic18f27j13.h: 10017: };
[; ;pic18f27j13.h: 10018: } SPBRGbits_t;
[; ;pic18f27j13.h: 10019: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f27j13.h: 10028: extern volatile unsigned char CTMUICON @ 0xFB1;
"10030
[; ;pic18f27j13.h: 10030: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f27j13.h: 10033: typedef union {
[; ;pic18f27j13.h: 10034: struct {
[; ;pic18f27j13.h: 10035: unsigned IRNG :2;
[; ;pic18f27j13.h: 10036: unsigned ITRIM :6;
[; ;pic18f27j13.h: 10037: };
[; ;pic18f27j13.h: 10038: struct {
[; ;pic18f27j13.h: 10039: unsigned IRNG0 :1;
[; ;pic18f27j13.h: 10040: unsigned IRNG1 :1;
[; ;pic18f27j13.h: 10041: unsigned ITRIM0 :1;
[; ;pic18f27j13.h: 10042: unsigned ITRIM1 :1;
[; ;pic18f27j13.h: 10043: unsigned ITRIM2 :1;
[; ;pic18f27j13.h: 10044: unsigned ITRIM3 :1;
[; ;pic18f27j13.h: 10045: unsigned ITRIM4 :1;
[; ;pic18f27j13.h: 10046: unsigned ITRIM5 :1;
[; ;pic18f27j13.h: 10047: };
[; ;pic18f27j13.h: 10048: } CTMUICONbits_t;
[; ;pic18f27j13.h: 10049: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f27j13.h: 10103: extern volatile unsigned char CTMUCONL @ 0xFB2;
"10105
[; ;pic18f27j13.h: 10105: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f27j13.h: 10108: typedef union {
[; ;pic18f27j13.h: 10109: struct {
[; ;pic18f27j13.h: 10110: unsigned EDG1STAT :1;
[; ;pic18f27j13.h: 10111: unsigned EDG2STAT :1;
[; ;pic18f27j13.h: 10112: unsigned EDG1SEL0 :1;
[; ;pic18f27j13.h: 10113: unsigned EDG1SEL1 :1;
[; ;pic18f27j13.h: 10114: unsigned EDG1POL :1;
[; ;pic18f27j13.h: 10115: unsigned EDG2SEL0 :1;
[; ;pic18f27j13.h: 10116: unsigned EDG2SEL1 :1;
[; ;pic18f27j13.h: 10117: unsigned EDG2POL :1;
[; ;pic18f27j13.h: 10118: };
[; ;pic18f27j13.h: 10119: } CTMUCONLbits_t;
[; ;pic18f27j13.h: 10120: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f27j13.h: 10164: extern volatile unsigned char CTMUCONH @ 0xFB3;
"10166
[; ;pic18f27j13.h: 10166: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f27j13.h: 10169: typedef union {
[; ;pic18f27j13.h: 10170: struct {
[; ;pic18f27j13.h: 10171: unsigned CTTRIG :1;
[; ;pic18f27j13.h: 10172: unsigned IDISSEN :1;
[; ;pic18f27j13.h: 10173: unsigned EDGSEQEN :1;
[; ;pic18f27j13.h: 10174: unsigned EDGEN :1;
[; ;pic18f27j13.h: 10175: unsigned TGEN :1;
[; ;pic18f27j13.h: 10176: unsigned CTMUSIDL :1;
[; ;pic18f27j13.h: 10177: unsigned :1;
[; ;pic18f27j13.h: 10178: unsigned CTMUEN :1;
[; ;pic18f27j13.h: 10179: };
[; ;pic18f27j13.h: 10180: } CTMUCONHbits_t;
[; ;pic18f27j13.h: 10181: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f27j13.h: 10220: extern volatile unsigned char CCP2CON @ 0xFB4;
"10222
[; ;pic18f27j13.h: 10222: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f27j13.h: 10225: extern volatile unsigned char ECCP2CON @ 0xFB4;
"10227
[; ;pic18f27j13.h: 10227: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f27j13.h: 10230: typedef union {
[; ;pic18f27j13.h: 10231: struct {
[; ;pic18f27j13.h: 10232: unsigned CCP2M :4;
[; ;pic18f27j13.h: 10233: unsigned DC2B :2;
[; ;pic18f27j13.h: 10234: unsigned P2M :2;
[; ;pic18f27j13.h: 10235: };
[; ;pic18f27j13.h: 10236: struct {
[; ;pic18f27j13.h: 10237: unsigned CCP2M0 :1;
[; ;pic18f27j13.h: 10238: unsigned CCP2M1 :1;
[; ;pic18f27j13.h: 10239: unsigned CCP2M2 :1;
[; ;pic18f27j13.h: 10240: unsigned CCP2M3 :1;
[; ;pic18f27j13.h: 10241: unsigned DC2B0 :1;
[; ;pic18f27j13.h: 10242: unsigned DC2B1 :1;
[; ;pic18f27j13.h: 10243: unsigned P2M0 :1;
[; ;pic18f27j13.h: 10244: unsigned P2M1 :1;
[; ;pic18f27j13.h: 10245: };
[; ;pic18f27j13.h: 10246: struct {
[; ;pic18f27j13.h: 10247: unsigned :4;
[; ;pic18f27j13.h: 10248: unsigned CCP2Y :1;
[; ;pic18f27j13.h: 10249: unsigned CCP2X :1;
[; ;pic18f27j13.h: 10250: };
[; ;pic18f27j13.h: 10251: } CCP2CONbits_t;
[; ;pic18f27j13.h: 10252: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f27j13.h: 10320: typedef union {
[; ;pic18f27j13.h: 10321: struct {
[; ;pic18f27j13.h: 10322: unsigned CCP2M :4;
[; ;pic18f27j13.h: 10323: unsigned DC2B :2;
[; ;pic18f27j13.h: 10324: unsigned P2M :2;
[; ;pic18f27j13.h: 10325: };
[; ;pic18f27j13.h: 10326: struct {
[; ;pic18f27j13.h: 10327: unsigned CCP2M0 :1;
[; ;pic18f27j13.h: 10328: unsigned CCP2M1 :1;
[; ;pic18f27j13.h: 10329: unsigned CCP2M2 :1;
[; ;pic18f27j13.h: 10330: unsigned CCP2M3 :1;
[; ;pic18f27j13.h: 10331: unsigned DC2B0 :1;
[; ;pic18f27j13.h: 10332: unsigned DC2B1 :1;
[; ;pic18f27j13.h: 10333: unsigned P2M0 :1;
[; ;pic18f27j13.h: 10334: unsigned P2M1 :1;
[; ;pic18f27j13.h: 10335: };
[; ;pic18f27j13.h: 10336: struct {
[; ;pic18f27j13.h: 10337: unsigned :4;
[; ;pic18f27j13.h: 10338: unsigned CCP2Y :1;
[; ;pic18f27j13.h: 10339: unsigned CCP2X :1;
[; ;pic18f27j13.h: 10340: };
[; ;pic18f27j13.h: 10341: } ECCP2CONbits_t;
[; ;pic18f27j13.h: 10342: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f27j13.h: 10411: extern volatile unsigned short CCPR2 @ 0xFB5;
"10413
[; ;pic18f27j13.h: 10413: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f27j13.h: 10417: extern volatile unsigned char CCPR2L @ 0xFB5;
"10419
[; ;pic18f27j13.h: 10419: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f27j13.h: 10422: typedef union {
[; ;pic18f27j13.h: 10423: struct {
[; ;pic18f27j13.h: 10424: unsigned CCPR2L :8;
[; ;pic18f27j13.h: 10425: };
[; ;pic18f27j13.h: 10426: } CCPR2Lbits_t;
[; ;pic18f27j13.h: 10427: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f27j13.h: 10436: extern volatile unsigned char CCPR2H @ 0xFB6;
"10438
[; ;pic18f27j13.h: 10438: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f27j13.h: 10441: typedef union {
[; ;pic18f27j13.h: 10442: struct {
[; ;pic18f27j13.h: 10443: unsigned CCPR2H :8;
[; ;pic18f27j13.h: 10444: };
[; ;pic18f27j13.h: 10445: } CCPR2Hbits_t;
[; ;pic18f27j13.h: 10446: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f27j13.h: 10455: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"10457
[; ;pic18f27j13.h: 10457: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f27j13.h: 10460: extern volatile unsigned char PWM2CON @ 0xFB7;
"10462
[; ;pic18f27j13.h: 10462: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f27j13.h: 10465: typedef union {
[; ;pic18f27j13.h: 10466: struct {
[; ;pic18f27j13.h: 10467: unsigned P2DC :7;
[; ;pic18f27j13.h: 10468: unsigned P2RSEN :1;
[; ;pic18f27j13.h: 10469: };
[; ;pic18f27j13.h: 10470: struct {
[; ;pic18f27j13.h: 10471: unsigned P2DC0 :1;
[; ;pic18f27j13.h: 10472: unsigned P2DC1 :1;
[; ;pic18f27j13.h: 10473: unsigned P2DC2 :1;
[; ;pic18f27j13.h: 10474: unsigned P2DC3 :1;
[; ;pic18f27j13.h: 10475: unsigned P2DC4 :1;
[; ;pic18f27j13.h: 10476: unsigned P2DC5 :1;
[; ;pic18f27j13.h: 10477: unsigned P2DC6 :1;
[; ;pic18f27j13.h: 10478: };
[; ;pic18f27j13.h: 10479: } ECCP2DELbits_t;
[; ;pic18f27j13.h: 10480: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f27j13.h: 10528: typedef union {
[; ;pic18f27j13.h: 10529: struct {
[; ;pic18f27j13.h: 10530: unsigned P2DC :7;
[; ;pic18f27j13.h: 10531: unsigned P2RSEN :1;
[; ;pic18f27j13.h: 10532: };
[; ;pic18f27j13.h: 10533: struct {
[; ;pic18f27j13.h: 10534: unsigned P2DC0 :1;
[; ;pic18f27j13.h: 10535: unsigned P2DC1 :1;
[; ;pic18f27j13.h: 10536: unsigned P2DC2 :1;
[; ;pic18f27j13.h: 10537: unsigned P2DC3 :1;
[; ;pic18f27j13.h: 10538: unsigned P2DC4 :1;
[; ;pic18f27j13.h: 10539: unsigned P2DC5 :1;
[; ;pic18f27j13.h: 10540: unsigned P2DC6 :1;
[; ;pic18f27j13.h: 10541: };
[; ;pic18f27j13.h: 10542: } PWM2CONbits_t;
[; ;pic18f27j13.h: 10543: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f27j13.h: 10592: extern volatile unsigned char ECCP2AS @ 0xFB8;
"10594
[; ;pic18f27j13.h: 10594: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f27j13.h: 10597: typedef union {
[; ;pic18f27j13.h: 10598: struct {
[; ;pic18f27j13.h: 10599: unsigned PSS2BD :2;
[; ;pic18f27j13.h: 10600: unsigned PSS2AC :2;
[; ;pic18f27j13.h: 10601: unsigned ECCP2AS :3;
[; ;pic18f27j13.h: 10602: unsigned ECCP2ASE :1;
[; ;pic18f27j13.h: 10603: };
[; ;pic18f27j13.h: 10604: struct {
[; ;pic18f27j13.h: 10605: unsigned PSS2BD0 :1;
[; ;pic18f27j13.h: 10606: unsigned PSS2BD1 :1;
[; ;pic18f27j13.h: 10607: unsigned PSS2AC0 :1;
[; ;pic18f27j13.h: 10608: unsigned PSS2AC1 :1;
[; ;pic18f27j13.h: 10609: unsigned ECCP2AS0 :1;
[; ;pic18f27j13.h: 10610: unsigned ECCP2AS1 :1;
[; ;pic18f27j13.h: 10611: unsigned ECCP2AS2 :1;
[; ;pic18f27j13.h: 10612: };
[; ;pic18f27j13.h: 10613: } ECCP2ASbits_t;
[; ;pic18f27j13.h: 10614: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f27j13.h: 10673: extern volatile unsigned char PSTR2CON @ 0xFB9;
"10675
[; ;pic18f27j13.h: 10675: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f27j13.h: 10678: typedef union {
[; ;pic18f27j13.h: 10679: struct {
[; ;pic18f27j13.h: 10680: unsigned STRA :1;
[; ;pic18f27j13.h: 10681: unsigned STRB :1;
[; ;pic18f27j13.h: 10682: unsigned STRC :1;
[; ;pic18f27j13.h: 10683: unsigned STRD :1;
[; ;pic18f27j13.h: 10684: unsigned STRSYNC :1;
[; ;pic18f27j13.h: 10685: unsigned :1;
[; ;pic18f27j13.h: 10686: unsigned CMPL0 :1;
[; ;pic18f27j13.h: 10687: unsigned CMPL1 :1;
[; ;pic18f27j13.h: 10688: };
[; ;pic18f27j13.h: 10689: struct {
[; ;pic18f27j13.h: 10690: unsigned P2DC0 :1;
[; ;pic18f27j13.h: 10691: unsigned P2DC1 :1;
[; ;pic18f27j13.h: 10692: unsigned P2DC2 :1;
[; ;pic18f27j13.h: 10693: unsigned P2DC3 :1;
[; ;pic18f27j13.h: 10694: unsigned P2DC4 :1;
[; ;pic18f27j13.h: 10695: unsigned P2DC5 :1;
[; ;pic18f27j13.h: 10696: unsigned P2DC6 :1;
[; ;pic18f27j13.h: 10697: };
[; ;pic18f27j13.h: 10698: struct {
[; ;pic18f27j13.h: 10699: unsigned P2DC02 :1;
[; ;pic18f27j13.h: 10700: unsigned P2DC12 :1;
[; ;pic18f27j13.h: 10701: unsigned P2DC22 :1;
[; ;pic18f27j13.h: 10702: unsigned P2DC32 :1;
[; ;pic18f27j13.h: 10703: unsigned P2DC42 :1;
[; ;pic18f27j13.h: 10704: unsigned :1;
[; ;pic18f27j13.h: 10705: unsigned CMPL02 :1;
[; ;pic18f27j13.h: 10706: unsigned CMPL12 :1;
[; ;pic18f27j13.h: 10707: };
[; ;pic18f27j13.h: 10708: struct {
[; ;pic18f27j13.h: 10709: unsigned P2DC0CON :1;
[; ;pic18f27j13.h: 10710: unsigned P2DC1CON :1;
[; ;pic18f27j13.h: 10711: unsigned P2DC2CON :1;
[; ;pic18f27j13.h: 10712: unsigned P2DC3CON :1;
[; ;pic18f27j13.h: 10713: unsigned P2DC4CON :1;
[; ;pic18f27j13.h: 10714: unsigned :1;
[; ;pic18f27j13.h: 10715: unsigned P2DC62 :1;
[; ;pic18f27j13.h: 10716: };
[; ;pic18f27j13.h: 10717: struct {
[; ;pic18f27j13.h: 10718: unsigned STRA2 :1;
[; ;pic18f27j13.h: 10719: unsigned STRB2 :1;
[; ;pic18f27j13.h: 10720: unsigned STRC2 :1;
[; ;pic18f27j13.h: 10721: unsigned STRD2 :1;
[; ;pic18f27j13.h: 10722: unsigned STRSYNC2 :1;
[; ;pic18f27j13.h: 10723: unsigned :1;
[; ;pic18f27j13.h: 10724: unsigned P2DC6CON :1;
[; ;pic18f27j13.h: 10725: };
[; ;pic18f27j13.h: 10726: struct {
[; ;pic18f27j13.h: 10727: unsigned :5;
[; ;pic18f27j13.h: 10728: unsigned P2DC52 :1;
[; ;pic18f27j13.h: 10729: };
[; ;pic18f27j13.h: 10730: struct {
[; ;pic18f27j13.h: 10731: unsigned :5;
[; ;pic18f27j13.h: 10732: unsigned P2DC5CON :1;
[; ;pic18f27j13.h: 10733: };
[; ;pic18f27j13.h: 10734: } PSTR2CONbits_t;
[; ;pic18f27j13.h: 10735: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f27j13.h: 10914: extern volatile unsigned char CCP1CON @ 0xFBA;
"10916
[; ;pic18f27j13.h: 10916: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f27j13.h: 10919: extern volatile unsigned char ECCP1CON @ 0xFBA;
"10921
[; ;pic18f27j13.h: 10921: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f27j13.h: 10924: typedef union {
[; ;pic18f27j13.h: 10925: struct {
[; ;pic18f27j13.h: 10926: unsigned CCP1M :4;
[; ;pic18f27j13.h: 10927: unsigned DC1B :2;
[; ;pic18f27j13.h: 10928: unsigned P1M :2;
[; ;pic18f27j13.h: 10929: };
[; ;pic18f27j13.h: 10930: struct {
[; ;pic18f27j13.h: 10931: unsigned CCP1M0 :1;
[; ;pic18f27j13.h: 10932: unsigned CCP1M1 :1;
[; ;pic18f27j13.h: 10933: unsigned CCP1M2 :1;
[; ;pic18f27j13.h: 10934: unsigned CCP1M3 :1;
[; ;pic18f27j13.h: 10935: unsigned DC1B0 :1;
[; ;pic18f27j13.h: 10936: unsigned DC1B1 :1;
[; ;pic18f27j13.h: 10937: unsigned P1M0 :1;
[; ;pic18f27j13.h: 10938: unsigned P1M1 :1;
[; ;pic18f27j13.h: 10939: };
[; ;pic18f27j13.h: 10940: struct {
[; ;pic18f27j13.h: 10941: unsigned :4;
[; ;pic18f27j13.h: 10942: unsigned CCP1Y :1;
[; ;pic18f27j13.h: 10943: unsigned CCP1X :1;
[; ;pic18f27j13.h: 10944: };
[; ;pic18f27j13.h: 10945: } CCP1CONbits_t;
[; ;pic18f27j13.h: 10946: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f27j13.h: 11014: typedef union {
[; ;pic18f27j13.h: 11015: struct {
[; ;pic18f27j13.h: 11016: unsigned CCP1M :4;
[; ;pic18f27j13.h: 11017: unsigned DC1B :2;
[; ;pic18f27j13.h: 11018: unsigned P1M :2;
[; ;pic18f27j13.h: 11019: };
[; ;pic18f27j13.h: 11020: struct {
[; ;pic18f27j13.h: 11021: unsigned CCP1M0 :1;
[; ;pic18f27j13.h: 11022: unsigned CCP1M1 :1;
[; ;pic18f27j13.h: 11023: unsigned CCP1M2 :1;
[; ;pic18f27j13.h: 11024: unsigned CCP1M3 :1;
[; ;pic18f27j13.h: 11025: unsigned DC1B0 :1;
[; ;pic18f27j13.h: 11026: unsigned DC1B1 :1;
[; ;pic18f27j13.h: 11027: unsigned P1M0 :1;
[; ;pic18f27j13.h: 11028: unsigned P1M1 :1;
[; ;pic18f27j13.h: 11029: };
[; ;pic18f27j13.h: 11030: struct {
[; ;pic18f27j13.h: 11031: unsigned :4;
[; ;pic18f27j13.h: 11032: unsigned CCP1Y :1;
[; ;pic18f27j13.h: 11033: unsigned CCP1X :1;
[; ;pic18f27j13.h: 11034: };
[; ;pic18f27j13.h: 11035: } ECCP1CONbits_t;
[; ;pic18f27j13.h: 11036: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f27j13.h: 11105: extern volatile unsigned short CCPR1 @ 0xFBB;
"11107
[; ;pic18f27j13.h: 11107: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f27j13.h: 11111: extern volatile unsigned char CCPR1L @ 0xFBB;
"11113
[; ;pic18f27j13.h: 11113: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f27j13.h: 11116: typedef union {
[; ;pic18f27j13.h: 11117: struct {
[; ;pic18f27j13.h: 11118: unsigned CCPR1L :8;
[; ;pic18f27j13.h: 11119: };
[; ;pic18f27j13.h: 11120: } CCPR1Lbits_t;
[; ;pic18f27j13.h: 11121: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f27j13.h: 11130: extern volatile unsigned char CCPR1H @ 0xFBC;
"11132
[; ;pic18f27j13.h: 11132: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f27j13.h: 11135: typedef union {
[; ;pic18f27j13.h: 11136: struct {
[; ;pic18f27j13.h: 11137: unsigned CCPR1H :8;
[; ;pic18f27j13.h: 11138: };
[; ;pic18f27j13.h: 11139: } CCPR1Hbits_t;
[; ;pic18f27j13.h: 11140: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f27j13.h: 11149: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"11151
[; ;pic18f27j13.h: 11151: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f27j13.h: 11154: extern volatile unsigned char PWM1CON @ 0xFBD;
"11156
[; ;pic18f27j13.h: 11156: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f27j13.h: 11159: typedef union {
[; ;pic18f27j13.h: 11160: struct {
[; ;pic18f27j13.h: 11161: unsigned P1DC :7;
[; ;pic18f27j13.h: 11162: unsigned P1RSEN :1;
[; ;pic18f27j13.h: 11163: };
[; ;pic18f27j13.h: 11164: struct {
[; ;pic18f27j13.h: 11165: unsigned P1DC0 :1;
[; ;pic18f27j13.h: 11166: unsigned P1DC1 :1;
[; ;pic18f27j13.h: 11167: unsigned P1DC2 :1;
[; ;pic18f27j13.h: 11168: unsigned P1DC3 :1;
[; ;pic18f27j13.h: 11169: unsigned P1DC4 :1;
[; ;pic18f27j13.h: 11170: unsigned P1DC5 :1;
[; ;pic18f27j13.h: 11171: unsigned P1DC6 :1;
[; ;pic18f27j13.h: 11172: };
[; ;pic18f27j13.h: 11173: } ECCP1DELbits_t;
[; ;pic18f27j13.h: 11174: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f27j13.h: 11222: typedef union {
[; ;pic18f27j13.h: 11223: struct {
[; ;pic18f27j13.h: 11224: unsigned P1DC :7;
[; ;pic18f27j13.h: 11225: unsigned P1RSEN :1;
[; ;pic18f27j13.h: 11226: };
[; ;pic18f27j13.h: 11227: struct {
[; ;pic18f27j13.h: 11228: unsigned P1DC0 :1;
[; ;pic18f27j13.h: 11229: unsigned P1DC1 :1;
[; ;pic18f27j13.h: 11230: unsigned P1DC2 :1;
[; ;pic18f27j13.h: 11231: unsigned P1DC3 :1;
[; ;pic18f27j13.h: 11232: unsigned P1DC4 :1;
[; ;pic18f27j13.h: 11233: unsigned P1DC5 :1;
[; ;pic18f27j13.h: 11234: unsigned P1DC6 :1;
[; ;pic18f27j13.h: 11235: };
[; ;pic18f27j13.h: 11236: } PWM1CONbits_t;
[; ;pic18f27j13.h: 11237: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f27j13.h: 11286: extern volatile unsigned char ECCP1AS @ 0xFBE;
"11288
[; ;pic18f27j13.h: 11288: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f27j13.h: 11291: typedef union {
[; ;pic18f27j13.h: 11292: struct {
[; ;pic18f27j13.h: 11293: unsigned PSS1BD :2;
[; ;pic18f27j13.h: 11294: unsigned PSS1AC :2;
[; ;pic18f27j13.h: 11295: unsigned ECCP1AS :3;
[; ;pic18f27j13.h: 11296: unsigned ECCP1ASE :1;
[; ;pic18f27j13.h: 11297: };
[; ;pic18f27j13.h: 11298: struct {
[; ;pic18f27j13.h: 11299: unsigned PSS1BD0 :1;
[; ;pic18f27j13.h: 11300: unsigned PSS1BD1 :1;
[; ;pic18f27j13.h: 11301: unsigned PSS1AC0 :1;
[; ;pic18f27j13.h: 11302: unsigned PSS1AC1 :1;
[; ;pic18f27j13.h: 11303: unsigned ECCP1AS0 :1;
[; ;pic18f27j13.h: 11304: unsigned ECCP1AS1 :1;
[; ;pic18f27j13.h: 11305: unsigned ECCP1AS2 :1;
[; ;pic18f27j13.h: 11306: };
[; ;pic18f27j13.h: 11307: } ECCP1ASbits_t;
[; ;pic18f27j13.h: 11308: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f27j13.h: 11367: extern volatile unsigned char PSTR1CON @ 0xFBF;
"11369
[; ;pic18f27j13.h: 11369: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f27j13.h: 11372: typedef union {
[; ;pic18f27j13.h: 11373: struct {
[; ;pic18f27j13.h: 11374: unsigned STRA :1;
[; ;pic18f27j13.h: 11375: unsigned STRB :1;
[; ;pic18f27j13.h: 11376: unsigned STRC :1;
[; ;pic18f27j13.h: 11377: unsigned STRD :1;
[; ;pic18f27j13.h: 11378: unsigned STRSYNC :1;
[; ;pic18f27j13.h: 11379: unsigned :1;
[; ;pic18f27j13.h: 11380: unsigned CMPL0 :1;
[; ;pic18f27j13.h: 11381: unsigned CMPL1 :1;
[; ;pic18f27j13.h: 11382: };
[; ;pic18f27j13.h: 11383: } PSTR1CONbits_t;
[; ;pic18f27j13.h: 11384: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f27j13.h: 11423: extern volatile unsigned char WDTCON @ 0xFC0;
"11425
[; ;pic18f27j13.h: 11425: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f27j13.h: 11428: typedef union {
[; ;pic18f27j13.h: 11429: struct {
[; ;pic18f27j13.h: 11430: unsigned SWDTEN :1;
[; ;pic18f27j13.h: 11431: unsigned ULPSINK :1;
[; ;pic18f27j13.h: 11432: unsigned ULPEN :1;
[; ;pic18f27j13.h: 11433: unsigned DS :1;
[; ;pic18f27j13.h: 11434: unsigned VBGOE :1;
[; ;pic18f27j13.h: 11435: unsigned ULPLVL :1;
[; ;pic18f27j13.h: 11436: unsigned LVDSTAT :1;
[; ;pic18f27j13.h: 11437: unsigned REGSLP :1;
[; ;pic18f27j13.h: 11438: };
[; ;pic18f27j13.h: 11439: struct {
[; ;pic18f27j13.h: 11440: unsigned SWDTE :1;
[; ;pic18f27j13.h: 11441: };
[; ;pic18f27j13.h: 11442: } WDTCONbits_t;
[; ;pic18f27j13.h: 11443: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f27j13.h: 11492: extern volatile unsigned char ADCON1 @ 0xFC1;
"11494
[; ;pic18f27j13.h: 11494: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f27j13.h: 11497: typedef union {
[; ;pic18f27j13.h: 11498: struct {
[; ;pic18f27j13.h: 11499: unsigned ADCS :3;
[; ;pic18f27j13.h: 11500: unsigned ACQT :3;
[; ;pic18f27j13.h: 11501: unsigned ADCAL :1;
[; ;pic18f27j13.h: 11502: unsigned ADFM :1;
[; ;pic18f27j13.h: 11503: };
[; ;pic18f27j13.h: 11504: struct {
[; ;pic18f27j13.h: 11505: unsigned ADCS0 :1;
[; ;pic18f27j13.h: 11506: unsigned ADCS1 :1;
[; ;pic18f27j13.h: 11507: unsigned ADCS2 :1;
[; ;pic18f27j13.h: 11508: unsigned ACQT0 :1;
[; ;pic18f27j13.h: 11509: unsigned ACQT1 :1;
[; ;pic18f27j13.h: 11510: unsigned ACQT2 :1;
[; ;pic18f27j13.h: 11511: };
[; ;pic18f27j13.h: 11512: struct {
[; ;pic18f27j13.h: 11513: unsigned :3;
[; ;pic18f27j13.h: 11514: unsigned CHSN3 :1;
[; ;pic18f27j13.h: 11515: unsigned VCFG01 :1;
[; ;pic18f27j13.h: 11516: unsigned VCFG11 :1;
[; ;pic18f27j13.h: 11517: };
[; ;pic18f27j13.h: 11518: } ADCON1bits_t;
[; ;pic18f27j13.h: 11519: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f27j13.h: 11588: extern volatile unsigned char ADCON0 @ 0xFC2;
"11590
[; ;pic18f27j13.h: 11590: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f27j13.h: 11593: typedef union {
[; ;pic18f27j13.h: 11594: struct {
[; ;pic18f27j13.h: 11595: unsigned :1;
[; ;pic18f27j13.h: 11596: unsigned GO_NOT_DONE :1;
[; ;pic18f27j13.h: 11597: };
[; ;pic18f27j13.h: 11598: struct {
[; ;pic18f27j13.h: 11599: unsigned ADON :1;
[; ;pic18f27j13.h: 11600: unsigned GO_nDONE :1;
[; ;pic18f27j13.h: 11601: unsigned CHS :4;
[; ;pic18f27j13.h: 11602: unsigned VCFG :2;
[; ;pic18f27j13.h: 11603: };
[; ;pic18f27j13.h: 11604: struct {
[; ;pic18f27j13.h: 11605: unsigned :1;
[; ;pic18f27j13.h: 11606: unsigned GO_DONE :1;
[; ;pic18f27j13.h: 11607: unsigned CHS0 :1;
[; ;pic18f27j13.h: 11608: unsigned CHS1 :1;
[; ;pic18f27j13.h: 11609: unsigned CHS2 :1;
[; ;pic18f27j13.h: 11610: unsigned CHS3 :1;
[; ;pic18f27j13.h: 11611: unsigned VCFG0 :1;
[; ;pic18f27j13.h: 11612: unsigned VCFG1 :1;
[; ;pic18f27j13.h: 11613: };
[; ;pic18f27j13.h: 11614: struct {
[; ;pic18f27j13.h: 11615: unsigned :1;
[; ;pic18f27j13.h: 11616: unsigned DONE :1;
[; ;pic18f27j13.h: 11617: };
[; ;pic18f27j13.h: 11618: struct {
[; ;pic18f27j13.h: 11619: unsigned :1;
[; ;pic18f27j13.h: 11620: unsigned GO :1;
[; ;pic18f27j13.h: 11621: };
[; ;pic18f27j13.h: 11622: struct {
[; ;pic18f27j13.h: 11623: unsigned :1;
[; ;pic18f27j13.h: 11624: unsigned NOT_DONE :1;
[; ;pic18f27j13.h: 11625: };
[; ;pic18f27j13.h: 11626: struct {
[; ;pic18f27j13.h: 11627: unsigned :1;
[; ;pic18f27j13.h: 11628: unsigned nDONE :1;
[; ;pic18f27j13.h: 11629: };
[; ;pic18f27j13.h: 11630: struct {
[; ;pic18f27j13.h: 11631: unsigned :1;
[; ;pic18f27j13.h: 11632: unsigned GODONE :1;
[; ;pic18f27j13.h: 11633: unsigned :5;
[; ;pic18f27j13.h: 11634: unsigned ADCAL :1;
[; ;pic18f27j13.h: 11635: };
[; ;pic18f27j13.h: 11636: } ADCON0bits_t;
[; ;pic18f27j13.h: 11637: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f27j13.h: 11731: extern volatile unsigned short ADRES @ 0xFC3;
"11733
[; ;pic18f27j13.h: 11733: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f27j13.h: 11737: extern volatile unsigned char ADRESL @ 0xFC3;
"11739
[; ;pic18f27j13.h: 11739: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f27j13.h: 11742: typedef union {
[; ;pic18f27j13.h: 11743: struct {
[; ;pic18f27j13.h: 11744: unsigned ADRESL :8;
[; ;pic18f27j13.h: 11745: };
[; ;pic18f27j13.h: 11746: } ADRESLbits_t;
[; ;pic18f27j13.h: 11747: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f27j13.h: 11756: extern volatile unsigned char ADRESH @ 0xFC4;
"11758
[; ;pic18f27j13.h: 11758: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f27j13.h: 11761: typedef union {
[; ;pic18f27j13.h: 11762: struct {
[; ;pic18f27j13.h: 11763: unsigned ADRESH :8;
[; ;pic18f27j13.h: 11764: };
[; ;pic18f27j13.h: 11765: } ADRESHbits_t;
[; ;pic18f27j13.h: 11766: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f27j13.h: 11775: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"11777
[; ;pic18f27j13.h: 11777: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f27j13.h: 11780: extern volatile unsigned char SSPCON2 @ 0xFC5;
"11782
[; ;pic18f27j13.h: 11782: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f27j13.h: 11785: typedef union {
[; ;pic18f27j13.h: 11786: struct {
[; ;pic18f27j13.h: 11787: unsigned SEN :1;
[; ;pic18f27j13.h: 11788: unsigned RSEN :1;
[; ;pic18f27j13.h: 11789: unsigned PEN :1;
[; ;pic18f27j13.h: 11790: unsigned RCEN :1;
[; ;pic18f27j13.h: 11791: unsigned ACKEN :1;
[; ;pic18f27j13.h: 11792: unsigned ACKDT :1;
[; ;pic18f27j13.h: 11793: unsigned ACKSTAT :1;
[; ;pic18f27j13.h: 11794: unsigned GCEN :1;
[; ;pic18f27j13.h: 11795: };
[; ;pic18f27j13.h: 11796: struct {
[; ;pic18f27j13.h: 11797: unsigned :1;
[; ;pic18f27j13.h: 11798: unsigned ADMSK1 :1;
[; ;pic18f27j13.h: 11799: unsigned ADMSK2 :1;
[; ;pic18f27j13.h: 11800: unsigned ADMSK3 :1;
[; ;pic18f27j13.h: 11801: unsigned ADMSK4 :1;
[; ;pic18f27j13.h: 11802: unsigned ADMSK5 :1;
[; ;pic18f27j13.h: 11803: };
[; ;pic18f27j13.h: 11804: struct {
[; ;pic18f27j13.h: 11805: unsigned SEN1 :1;
[; ;pic18f27j13.h: 11806: unsigned ADMSK11 :1;
[; ;pic18f27j13.h: 11807: unsigned ADMSK21 :1;
[; ;pic18f27j13.h: 11808: unsigned ADMSK31 :1;
[; ;pic18f27j13.h: 11809: unsigned ACKEN1 :1;
[; ;pic18f27j13.h: 11810: unsigned ACKDT1 :1;
[; ;pic18f27j13.h: 11811: unsigned ACKSTAT1 :1;
[; ;pic18f27j13.h: 11812: unsigned GCEN1 :1;
[; ;pic18f27j13.h: 11813: };
[; ;pic18f27j13.h: 11814: struct {
[; ;pic18f27j13.h: 11815: unsigned :1;
[; ;pic18f27j13.h: 11816: unsigned RSEN1 :1;
[; ;pic18f27j13.h: 11817: unsigned PEN1 :1;
[; ;pic18f27j13.h: 11818: unsigned RCEN1 :1;
[; ;pic18f27j13.h: 11819: unsigned ADMSK41 :1;
[; ;pic18f27j13.h: 11820: unsigned ADMSK51 :1;
[; ;pic18f27j13.h: 11821: };
[; ;pic18f27j13.h: 11822: } SSP1CON2bits_t;
[; ;pic18f27j13.h: 11823: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f27j13.h: 11956: typedef union {
[; ;pic18f27j13.h: 11957: struct {
[; ;pic18f27j13.h: 11958: unsigned SEN :1;
[; ;pic18f27j13.h: 11959: unsigned RSEN :1;
[; ;pic18f27j13.h: 11960: unsigned PEN :1;
[; ;pic18f27j13.h: 11961: unsigned RCEN :1;
[; ;pic18f27j13.h: 11962: unsigned ACKEN :1;
[; ;pic18f27j13.h: 11963: unsigned ACKDT :1;
[; ;pic18f27j13.h: 11964: unsigned ACKSTAT :1;
[; ;pic18f27j13.h: 11965: unsigned GCEN :1;
[; ;pic18f27j13.h: 11966: };
[; ;pic18f27j13.h: 11967: struct {
[; ;pic18f27j13.h: 11968: unsigned :1;
[; ;pic18f27j13.h: 11969: unsigned ADMSK1 :1;
[; ;pic18f27j13.h: 11970: unsigned ADMSK2 :1;
[; ;pic18f27j13.h: 11971: unsigned ADMSK3 :1;
[; ;pic18f27j13.h: 11972: unsigned ADMSK4 :1;
[; ;pic18f27j13.h: 11973: unsigned ADMSK5 :1;
[; ;pic18f27j13.h: 11974: };
[; ;pic18f27j13.h: 11975: struct {
[; ;pic18f27j13.h: 11976: unsigned SEN1 :1;
[; ;pic18f27j13.h: 11977: unsigned ADMSK11 :1;
[; ;pic18f27j13.h: 11978: unsigned ADMSK21 :1;
[; ;pic18f27j13.h: 11979: unsigned ADMSK31 :1;
[; ;pic18f27j13.h: 11980: unsigned ACKEN1 :1;
[; ;pic18f27j13.h: 11981: unsigned ACKDT1 :1;
[; ;pic18f27j13.h: 11982: unsigned ACKSTAT1 :1;
[; ;pic18f27j13.h: 11983: unsigned GCEN1 :1;
[; ;pic18f27j13.h: 11984: };
[; ;pic18f27j13.h: 11985: struct {
[; ;pic18f27j13.h: 11986: unsigned :1;
[; ;pic18f27j13.h: 11987: unsigned RSEN1 :1;
[; ;pic18f27j13.h: 11988: unsigned PEN1 :1;
[; ;pic18f27j13.h: 11989: unsigned RCEN1 :1;
[; ;pic18f27j13.h: 11990: unsigned ADMSK41 :1;
[; ;pic18f27j13.h: 11991: unsigned ADMSK51 :1;
[; ;pic18f27j13.h: 11992: };
[; ;pic18f27j13.h: 11993: } SSPCON2bits_t;
[; ;pic18f27j13.h: 11994: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f27j13.h: 12128: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"12130
[; ;pic18f27j13.h: 12130: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f27j13.h: 12133: extern volatile unsigned char SSPCON1 @ 0xFC6;
"12135
[; ;pic18f27j13.h: 12135: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f27j13.h: 12138: typedef union {
[; ;pic18f27j13.h: 12139: struct {
[; ;pic18f27j13.h: 12140: unsigned SSPM :4;
[; ;pic18f27j13.h: 12141: unsigned CKP :1;
[; ;pic18f27j13.h: 12142: unsigned SSPEN :1;
[; ;pic18f27j13.h: 12143: unsigned SSPOV :1;
[; ;pic18f27j13.h: 12144: unsigned WCOL :1;
[; ;pic18f27j13.h: 12145: };
[; ;pic18f27j13.h: 12146: struct {
[; ;pic18f27j13.h: 12147: unsigned SSPM0 :1;
[; ;pic18f27j13.h: 12148: unsigned SSPM1 :1;
[; ;pic18f27j13.h: 12149: unsigned SSPM2 :1;
[; ;pic18f27j13.h: 12150: unsigned SSPM3 :1;
[; ;pic18f27j13.h: 12151: };
[; ;pic18f27j13.h: 12152: struct {
[; ;pic18f27j13.h: 12153: unsigned SSPM01 :1;
[; ;pic18f27j13.h: 12154: unsigned SSPM11 :1;
[; ;pic18f27j13.h: 12155: unsigned SSPM21 :1;
[; ;pic18f27j13.h: 12156: unsigned SSPM31 :1;
[; ;pic18f27j13.h: 12157: unsigned CKP1 :1;
[; ;pic18f27j13.h: 12158: unsigned SSPEN1 :1;
[; ;pic18f27j13.h: 12159: unsigned SSPOV1 :1;
[; ;pic18f27j13.h: 12160: unsigned WCOL1 :1;
[; ;pic18f27j13.h: 12161: };
[; ;pic18f27j13.h: 12162: } SSP1CON1bits_t;
[; ;pic18f27j13.h: 12163: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f27j13.h: 12251: typedef union {
[; ;pic18f27j13.h: 12252: struct {
[; ;pic18f27j13.h: 12253: unsigned SSPM :4;
[; ;pic18f27j13.h: 12254: unsigned CKP :1;
[; ;pic18f27j13.h: 12255: unsigned SSPEN :1;
[; ;pic18f27j13.h: 12256: unsigned SSPOV :1;
[; ;pic18f27j13.h: 12257: unsigned WCOL :1;
[; ;pic18f27j13.h: 12258: };
[; ;pic18f27j13.h: 12259: struct {
[; ;pic18f27j13.h: 12260: unsigned SSPM0 :1;
[; ;pic18f27j13.h: 12261: unsigned SSPM1 :1;
[; ;pic18f27j13.h: 12262: unsigned SSPM2 :1;
[; ;pic18f27j13.h: 12263: unsigned SSPM3 :1;
[; ;pic18f27j13.h: 12264: };
[; ;pic18f27j13.h: 12265: struct {
[; ;pic18f27j13.h: 12266: unsigned SSPM01 :1;
[; ;pic18f27j13.h: 12267: unsigned SSPM11 :1;
[; ;pic18f27j13.h: 12268: unsigned SSPM21 :1;
[; ;pic18f27j13.h: 12269: unsigned SSPM31 :1;
[; ;pic18f27j13.h: 12270: unsigned CKP1 :1;
[; ;pic18f27j13.h: 12271: unsigned SSPEN1 :1;
[; ;pic18f27j13.h: 12272: unsigned SSPOV1 :1;
[; ;pic18f27j13.h: 12273: unsigned WCOL1 :1;
[; ;pic18f27j13.h: 12274: };
[; ;pic18f27j13.h: 12275: } SSPCON1bits_t;
[; ;pic18f27j13.h: 12276: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f27j13.h: 12365: extern volatile unsigned char SSP1STAT @ 0xFC7;
"12367
[; ;pic18f27j13.h: 12367: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f27j13.h: 12370: extern volatile unsigned char SSPSTAT @ 0xFC7;
"12372
[; ;pic18f27j13.h: 12372: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f27j13.h: 12375: typedef union {
[; ;pic18f27j13.h: 12376: struct {
[; ;pic18f27j13.h: 12377: unsigned :2;
[; ;pic18f27j13.h: 12378: unsigned R_NOT_W :1;
[; ;pic18f27j13.h: 12379: };
[; ;pic18f27j13.h: 12380: struct {
[; ;pic18f27j13.h: 12381: unsigned :5;
[; ;pic18f27j13.h: 12382: unsigned D_NOT_A :1;
[; ;pic18f27j13.h: 12383: };
[; ;pic18f27j13.h: 12384: struct {
[; ;pic18f27j13.h: 12385: unsigned BF :1;
[; ;pic18f27j13.h: 12386: unsigned UA :1;
[; ;pic18f27j13.h: 12387: unsigned R_nW :1;
[; ;pic18f27j13.h: 12388: unsigned S :1;
[; ;pic18f27j13.h: 12389: unsigned P :1;
[; ;pic18f27j13.h: 12390: unsigned D_nA :1;
[; ;pic18f27j13.h: 12391: unsigned CKE :1;
[; ;pic18f27j13.h: 12392: unsigned SMP :1;
[; ;pic18f27j13.h: 12393: };
[; ;pic18f27j13.h: 12394: struct {
[; ;pic18f27j13.h: 12395: unsigned :2;
[; ;pic18f27j13.h: 12396: unsigned R :1;
[; ;pic18f27j13.h: 12397: unsigned :2;
[; ;pic18f27j13.h: 12398: unsigned D :1;
[; ;pic18f27j13.h: 12399: };
[; ;pic18f27j13.h: 12400: struct {
[; ;pic18f27j13.h: 12401: unsigned :2;
[; ;pic18f27j13.h: 12402: unsigned R_W :1;
[; ;pic18f27j13.h: 12403: unsigned :2;
[; ;pic18f27j13.h: 12404: unsigned D_A :1;
[; ;pic18f27j13.h: 12405: };
[; ;pic18f27j13.h: 12406: struct {
[; ;pic18f27j13.h: 12407: unsigned :2;
[; ;pic18f27j13.h: 12408: unsigned nW :1;
[; ;pic18f27j13.h: 12409: unsigned :2;
[; ;pic18f27j13.h: 12410: unsigned nA :1;
[; ;pic18f27j13.h: 12411: };
[; ;pic18f27j13.h: 12412: struct {
[; ;pic18f27j13.h: 12413: unsigned :2;
[; ;pic18f27j13.h: 12414: unsigned NOT_WRITE :1;
[; ;pic18f27j13.h: 12415: };
[; ;pic18f27j13.h: 12416: struct {
[; ;pic18f27j13.h: 12417: unsigned :5;
[; ;pic18f27j13.h: 12418: unsigned NOT_ADDRESS :1;
[; ;pic18f27j13.h: 12419: };
[; ;pic18f27j13.h: 12420: struct {
[; ;pic18f27j13.h: 12421: unsigned :2;
[; ;pic18f27j13.h: 12422: unsigned nWRITE :1;
[; ;pic18f27j13.h: 12423: unsigned :2;
[; ;pic18f27j13.h: 12424: unsigned nADDRESS :1;
[; ;pic18f27j13.h: 12425: };
[; ;pic18f27j13.h: 12426: struct {
[; ;pic18f27j13.h: 12427: unsigned :2;
[; ;pic18f27j13.h: 12428: unsigned READ_WRITE :1;
[; ;pic18f27j13.h: 12429: unsigned :2;
[; ;pic18f27j13.h: 12430: unsigned DATA_ADDRESS :1;
[; ;pic18f27j13.h: 12431: };
[; ;pic18f27j13.h: 12432: struct {
[; ;pic18f27j13.h: 12433: unsigned :2;
[; ;pic18f27j13.h: 12434: unsigned I2C_READ :1;
[; ;pic18f27j13.h: 12435: unsigned I2C_START :1;
[; ;pic18f27j13.h: 12436: unsigned I2C_STOP :1;
[; ;pic18f27j13.h: 12437: unsigned I2C_DAT :1;
[; ;pic18f27j13.h: 12438: };
[; ;pic18f27j13.h: 12439: struct {
[; ;pic18f27j13.h: 12440: unsigned BF1 :1;
[; ;pic18f27j13.h: 12441: unsigned UA1 :1;
[; ;pic18f27j13.h: 12442: unsigned RW :1;
[; ;pic18f27j13.h: 12443: unsigned START :1;
[; ;pic18f27j13.h: 12444: unsigned STOP :1;
[; ;pic18f27j13.h: 12445: unsigned DA :1;
[; ;pic18f27j13.h: 12446: unsigned CKE1 :1;
[; ;pic18f27j13.h: 12447: unsigned SMP1 :1;
[; ;pic18f27j13.h: 12448: };
[; ;pic18f27j13.h: 12449: struct {
[; ;pic18f27j13.h: 12450: unsigned :2;
[; ;pic18f27j13.h: 12451: unsigned RW1 :1;
[; ;pic18f27j13.h: 12452: unsigned START1 :1;
[; ;pic18f27j13.h: 12453: unsigned STOP1 :1;
[; ;pic18f27j13.h: 12454: unsigned DA1 :1;
[; ;pic18f27j13.h: 12455: };
[; ;pic18f27j13.h: 12456: struct {
[; ;pic18f27j13.h: 12457: unsigned :2;
[; ;pic18f27j13.h: 12458: unsigned NOT_W :1;
[; ;pic18f27j13.h: 12459: };
[; ;pic18f27j13.h: 12460: struct {
[; ;pic18f27j13.h: 12461: unsigned :5;
[; ;pic18f27j13.h: 12462: unsigned NOT_A :1;
[; ;pic18f27j13.h: 12463: };
[; ;pic18f27j13.h: 12464: } SSP1STATbits_t;
[; ;pic18f27j13.h: 12465: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f27j13.h: 12668: typedef union {
[; ;pic18f27j13.h: 12669: struct {
[; ;pic18f27j13.h: 12670: unsigned :2;
[; ;pic18f27j13.h: 12671: unsigned R_NOT_W :1;
[; ;pic18f27j13.h: 12672: };
[; ;pic18f27j13.h: 12673: struct {
[; ;pic18f27j13.h: 12674: unsigned :5;
[; ;pic18f27j13.h: 12675: unsigned D_NOT_A :1;
[; ;pic18f27j13.h: 12676: };
[; ;pic18f27j13.h: 12677: struct {
[; ;pic18f27j13.h: 12678: unsigned BF :1;
[; ;pic18f27j13.h: 12679: unsigned UA :1;
[; ;pic18f27j13.h: 12680: unsigned R_nW :1;
[; ;pic18f27j13.h: 12681: unsigned S :1;
[; ;pic18f27j13.h: 12682: unsigned P :1;
[; ;pic18f27j13.h: 12683: unsigned D_nA :1;
[; ;pic18f27j13.h: 12684: unsigned CKE :1;
[; ;pic18f27j13.h: 12685: unsigned SMP :1;
[; ;pic18f27j13.h: 12686: };
[; ;pic18f27j13.h: 12687: struct {
[; ;pic18f27j13.h: 12688: unsigned :2;
[; ;pic18f27j13.h: 12689: unsigned R :1;
[; ;pic18f27j13.h: 12690: unsigned :2;
[; ;pic18f27j13.h: 12691: unsigned D :1;
[; ;pic18f27j13.h: 12692: };
[; ;pic18f27j13.h: 12693: struct {
[; ;pic18f27j13.h: 12694: unsigned :2;
[; ;pic18f27j13.h: 12695: unsigned R_W :1;
[; ;pic18f27j13.h: 12696: unsigned :2;
[; ;pic18f27j13.h: 12697: unsigned D_A :1;
[; ;pic18f27j13.h: 12698: };
[; ;pic18f27j13.h: 12699: struct {
[; ;pic18f27j13.h: 12700: unsigned :2;
[; ;pic18f27j13.h: 12701: unsigned nW :1;
[; ;pic18f27j13.h: 12702: unsigned :2;
[; ;pic18f27j13.h: 12703: unsigned nA :1;
[; ;pic18f27j13.h: 12704: };
[; ;pic18f27j13.h: 12705: struct {
[; ;pic18f27j13.h: 12706: unsigned :2;
[; ;pic18f27j13.h: 12707: unsigned NOT_WRITE :1;
[; ;pic18f27j13.h: 12708: };
[; ;pic18f27j13.h: 12709: struct {
[; ;pic18f27j13.h: 12710: unsigned :5;
[; ;pic18f27j13.h: 12711: unsigned NOT_ADDRESS :1;
[; ;pic18f27j13.h: 12712: };
[; ;pic18f27j13.h: 12713: struct {
[; ;pic18f27j13.h: 12714: unsigned :2;
[; ;pic18f27j13.h: 12715: unsigned nWRITE :1;
[; ;pic18f27j13.h: 12716: unsigned :2;
[; ;pic18f27j13.h: 12717: unsigned nADDRESS :1;
[; ;pic18f27j13.h: 12718: };
[; ;pic18f27j13.h: 12719: struct {
[; ;pic18f27j13.h: 12720: unsigned :2;
[; ;pic18f27j13.h: 12721: unsigned READ_WRITE :1;
[; ;pic18f27j13.h: 12722: unsigned :2;
[; ;pic18f27j13.h: 12723: unsigned DATA_ADDRESS :1;
[; ;pic18f27j13.h: 12724: };
[; ;pic18f27j13.h: 12725: struct {
[; ;pic18f27j13.h: 12726: unsigned :2;
[; ;pic18f27j13.h: 12727: unsigned I2C_READ :1;
[; ;pic18f27j13.h: 12728: unsigned I2C_START :1;
[; ;pic18f27j13.h: 12729: unsigned I2C_STOP :1;
[; ;pic18f27j13.h: 12730: unsigned I2C_DAT :1;
[; ;pic18f27j13.h: 12731: };
[; ;pic18f27j13.h: 12732: struct {
[; ;pic18f27j13.h: 12733: unsigned BF1 :1;
[; ;pic18f27j13.h: 12734: unsigned UA1 :1;
[; ;pic18f27j13.h: 12735: unsigned RW :1;
[; ;pic18f27j13.h: 12736: unsigned START :1;
[; ;pic18f27j13.h: 12737: unsigned STOP :1;
[; ;pic18f27j13.h: 12738: unsigned DA :1;
[; ;pic18f27j13.h: 12739: unsigned CKE1 :1;
[; ;pic18f27j13.h: 12740: unsigned SMP1 :1;
[; ;pic18f27j13.h: 12741: };
[; ;pic18f27j13.h: 12742: struct {
[; ;pic18f27j13.h: 12743: unsigned :2;
[; ;pic18f27j13.h: 12744: unsigned RW1 :1;
[; ;pic18f27j13.h: 12745: unsigned START1 :1;
[; ;pic18f27j13.h: 12746: unsigned STOP1 :1;
[; ;pic18f27j13.h: 12747: unsigned DA1 :1;
[; ;pic18f27j13.h: 12748: };
[; ;pic18f27j13.h: 12749: struct {
[; ;pic18f27j13.h: 12750: unsigned :2;
[; ;pic18f27j13.h: 12751: unsigned NOT_W :1;
[; ;pic18f27j13.h: 12752: };
[; ;pic18f27j13.h: 12753: struct {
[; ;pic18f27j13.h: 12754: unsigned :5;
[; ;pic18f27j13.h: 12755: unsigned NOT_A :1;
[; ;pic18f27j13.h: 12756: };
[; ;pic18f27j13.h: 12757: } SSPSTATbits_t;
[; ;pic18f27j13.h: 12758: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f27j13.h: 12962: extern volatile unsigned char SSP1ADD @ 0xFC8;
"12964
[; ;pic18f27j13.h: 12964: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f27j13.h: 12967: extern volatile unsigned char SSPADD @ 0xFC8;
"12969
[; ;pic18f27j13.h: 12969: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f27j13.h: 12972: typedef union {
[; ;pic18f27j13.h: 12973: struct {
[; ;pic18f27j13.h: 12974: unsigned SSPADD :8;
[; ;pic18f27j13.h: 12975: };
[; ;pic18f27j13.h: 12976: struct {
[; ;pic18f27j13.h: 12977: unsigned MSK0 :1;
[; ;pic18f27j13.h: 12978: unsigned MSK1 :1;
[; ;pic18f27j13.h: 12979: unsigned MSK2 :1;
[; ;pic18f27j13.h: 12980: unsigned MSK3 :1;
[; ;pic18f27j13.h: 12981: unsigned MSK4 :1;
[; ;pic18f27j13.h: 12982: unsigned MSK5 :1;
[; ;pic18f27j13.h: 12983: unsigned MSK6 :1;
[; ;pic18f27j13.h: 12984: unsigned MSK7 :1;
[; ;pic18f27j13.h: 12985: };
[; ;pic18f27j13.h: 12986: struct {
[; ;pic18f27j13.h: 12987: unsigned MSK01 :1;
[; ;pic18f27j13.h: 12988: unsigned MSK11 :1;
[; ;pic18f27j13.h: 12989: unsigned MSK21 :1;
[; ;pic18f27j13.h: 12990: unsigned MSK31 :1;
[; ;pic18f27j13.h: 12991: unsigned MSK41 :1;
[; ;pic18f27j13.h: 12992: unsigned MSK51 :1;
[; ;pic18f27j13.h: 12993: unsigned MSK61 :1;
[; ;pic18f27j13.h: 12994: unsigned MSK71 :1;
[; ;pic18f27j13.h: 12995: };
[; ;pic18f27j13.h: 12996: } SSP1ADDbits_t;
[; ;pic18f27j13.h: 12997: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f27j13.h: 13085: typedef union {
[; ;pic18f27j13.h: 13086: struct {
[; ;pic18f27j13.h: 13087: unsigned SSPADD :8;
[; ;pic18f27j13.h: 13088: };
[; ;pic18f27j13.h: 13089: struct {
[; ;pic18f27j13.h: 13090: unsigned MSK0 :1;
[; ;pic18f27j13.h: 13091: unsigned MSK1 :1;
[; ;pic18f27j13.h: 13092: unsigned MSK2 :1;
[; ;pic18f27j13.h: 13093: unsigned MSK3 :1;
[; ;pic18f27j13.h: 13094: unsigned MSK4 :1;
[; ;pic18f27j13.h: 13095: unsigned MSK5 :1;
[; ;pic18f27j13.h: 13096: unsigned MSK6 :1;
[; ;pic18f27j13.h: 13097: unsigned MSK7 :1;
[; ;pic18f27j13.h: 13098: };
[; ;pic18f27j13.h: 13099: struct {
[; ;pic18f27j13.h: 13100: unsigned MSK01 :1;
[; ;pic18f27j13.h: 13101: unsigned MSK11 :1;
[; ;pic18f27j13.h: 13102: unsigned MSK21 :1;
[; ;pic18f27j13.h: 13103: unsigned MSK31 :1;
[; ;pic18f27j13.h: 13104: unsigned MSK41 :1;
[; ;pic18f27j13.h: 13105: unsigned MSK51 :1;
[; ;pic18f27j13.h: 13106: unsigned MSK61 :1;
[; ;pic18f27j13.h: 13107: unsigned MSK71 :1;
[; ;pic18f27j13.h: 13108: };
[; ;pic18f27j13.h: 13109: } SSPADDbits_t;
[; ;pic18f27j13.h: 13110: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f27j13.h: 13199: extern volatile unsigned char SSP1MSK @ 0xFC8;
"13201
[; ;pic18f27j13.h: 13201: asm("SSP1MSK equ 0FC8h");
[; <" SSP1MSK equ 0FC8h ;# ">
[; ;pic18f27j13.h: 13204: typedef union {
[; ;pic18f27j13.h: 13205: struct {
[; ;pic18f27j13.h: 13206: unsigned MSK0 :1;
[; ;pic18f27j13.h: 13207: unsigned MSK1 :1;
[; ;pic18f27j13.h: 13208: unsigned MSK2 :1;
[; ;pic18f27j13.h: 13209: unsigned MSK3 :1;
[; ;pic18f27j13.h: 13210: unsigned MSK4 :1;
[; ;pic18f27j13.h: 13211: unsigned MSK5 :1;
[; ;pic18f27j13.h: 13212: unsigned MSK6 :1;
[; ;pic18f27j13.h: 13213: unsigned MSK7 :1;
[; ;pic18f27j13.h: 13214: };
[; ;pic18f27j13.h: 13215: } SSP1MSKbits_t;
[; ;pic18f27j13.h: 13216: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0xFC8;
[; ;pic18f27j13.h: 13260: extern volatile unsigned char SSP1BUF @ 0xFC9;
"13262
[; ;pic18f27j13.h: 13262: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f27j13.h: 13265: extern volatile unsigned char SSPBUF @ 0xFC9;
"13267
[; ;pic18f27j13.h: 13267: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f27j13.h: 13270: typedef union {
[; ;pic18f27j13.h: 13271: struct {
[; ;pic18f27j13.h: 13272: unsigned SSPBUF :8;
[; ;pic18f27j13.h: 13273: };
[; ;pic18f27j13.h: 13274: } SSP1BUFbits_t;
[; ;pic18f27j13.h: 13275: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f27j13.h: 13283: typedef union {
[; ;pic18f27j13.h: 13284: struct {
[; ;pic18f27j13.h: 13285: unsigned SSPBUF :8;
[; ;pic18f27j13.h: 13286: };
[; ;pic18f27j13.h: 13287: } SSPBUFbits_t;
[; ;pic18f27j13.h: 13288: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f27j13.h: 13297: extern volatile unsigned char T2CON @ 0xFCA;
"13299
[; ;pic18f27j13.h: 13299: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f27j13.h: 13302: typedef union {
[; ;pic18f27j13.h: 13303: struct {
[; ;pic18f27j13.h: 13304: unsigned T2CKPS :2;
[; ;pic18f27j13.h: 13305: unsigned TMR2ON :1;
[; ;pic18f27j13.h: 13306: unsigned T2OUTPS :4;
[; ;pic18f27j13.h: 13307: };
[; ;pic18f27j13.h: 13308: struct {
[; ;pic18f27j13.h: 13309: unsigned T2CKPS0 :1;
[; ;pic18f27j13.h: 13310: unsigned T2CKPS1 :1;
[; ;pic18f27j13.h: 13311: unsigned :1;
[; ;pic18f27j13.h: 13312: unsigned T2OUTPS0 :1;
[; ;pic18f27j13.h: 13313: unsigned T2OUTPS1 :1;
[; ;pic18f27j13.h: 13314: unsigned T2OUTPS2 :1;
[; ;pic18f27j13.h: 13315: unsigned T2OUTPS3 :1;
[; ;pic18f27j13.h: 13316: };
[; ;pic18f27j13.h: 13317: } T2CONbits_t;
[; ;pic18f27j13.h: 13318: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f27j13.h: 13367: extern volatile unsigned char PR2 @ 0xFCB;
"13369
[; ;pic18f27j13.h: 13369: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f27j13.h: 13372: extern volatile unsigned char MEMCON @ 0xFCB;
"13374
[; ;pic18f27j13.h: 13374: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f27j13.h: 13377: typedef union {
[; ;pic18f27j13.h: 13378: struct {
[; ;pic18f27j13.h: 13379: unsigned PR2 :8;
[; ;pic18f27j13.h: 13380: };
[; ;pic18f27j13.h: 13381: struct {
[; ;pic18f27j13.h: 13382: unsigned :7;
[; ;pic18f27j13.h: 13383: unsigned EBDIS :1;
[; ;pic18f27j13.h: 13384: };
[; ;pic18f27j13.h: 13385: struct {
[; ;pic18f27j13.h: 13386: unsigned :4;
[; ;pic18f27j13.h: 13387: unsigned WAIT0 :1;
[; ;pic18f27j13.h: 13388: };
[; ;pic18f27j13.h: 13389: struct {
[; ;pic18f27j13.h: 13390: unsigned :5;
[; ;pic18f27j13.h: 13391: unsigned WAIT1 :1;
[; ;pic18f27j13.h: 13392: };
[; ;pic18f27j13.h: 13393: struct {
[; ;pic18f27j13.h: 13394: unsigned WM0 :1;
[; ;pic18f27j13.h: 13395: };
[; ;pic18f27j13.h: 13396: struct {
[; ;pic18f27j13.h: 13397: unsigned :1;
[; ;pic18f27j13.h: 13398: unsigned WM1 :1;
[; ;pic18f27j13.h: 13399: };
[; ;pic18f27j13.h: 13400: } PR2bits_t;
[; ;pic18f27j13.h: 13401: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f27j13.h: 13434: typedef union {
[; ;pic18f27j13.h: 13435: struct {
[; ;pic18f27j13.h: 13436: unsigned PR2 :8;
[; ;pic18f27j13.h: 13437: };
[; ;pic18f27j13.h: 13438: struct {
[; ;pic18f27j13.h: 13439: unsigned :7;
[; ;pic18f27j13.h: 13440: unsigned EBDIS :1;
[; ;pic18f27j13.h: 13441: };
[; ;pic18f27j13.h: 13442: struct {
[; ;pic18f27j13.h: 13443: unsigned :4;
[; ;pic18f27j13.h: 13444: unsigned WAIT0 :1;
[; ;pic18f27j13.h: 13445: };
[; ;pic18f27j13.h: 13446: struct {
[; ;pic18f27j13.h: 13447: unsigned :5;
[; ;pic18f27j13.h: 13448: unsigned WAIT1 :1;
[; ;pic18f27j13.h: 13449: };
[; ;pic18f27j13.h: 13450: struct {
[; ;pic18f27j13.h: 13451: unsigned WM0 :1;
[; ;pic18f27j13.h: 13452: };
[; ;pic18f27j13.h: 13453: struct {
[; ;pic18f27j13.h: 13454: unsigned :1;
[; ;pic18f27j13.h: 13455: unsigned WM1 :1;
[; ;pic18f27j13.h: 13456: };
[; ;pic18f27j13.h: 13457: } MEMCONbits_t;
[; ;pic18f27j13.h: 13458: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f27j13.h: 13492: extern volatile unsigned char TMR2 @ 0xFCC;
"13494
[; ;pic18f27j13.h: 13494: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f27j13.h: 13497: typedef union {
[; ;pic18f27j13.h: 13498: struct {
[; ;pic18f27j13.h: 13499: unsigned TMR2 :8;
[; ;pic18f27j13.h: 13500: };
[; ;pic18f27j13.h: 13501: } TMR2bits_t;
[; ;pic18f27j13.h: 13502: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f27j13.h: 13511: extern volatile unsigned char T1CON @ 0xFCD;
"13513
[; ;pic18f27j13.h: 13513: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f27j13.h: 13516: typedef union {
[; ;pic18f27j13.h: 13517: struct {
[; ;pic18f27j13.h: 13518: unsigned :2;
[; ;pic18f27j13.h: 13519: unsigned NOT_T1SYNC :1;
[; ;pic18f27j13.h: 13520: };
[; ;pic18f27j13.h: 13521: struct {
[; ;pic18f27j13.h: 13522: unsigned TMR1ON :1;
[; ;pic18f27j13.h: 13523: unsigned RD16 :1;
[; ;pic18f27j13.h: 13524: unsigned nT1SYNC :1;
[; ;pic18f27j13.h: 13525: unsigned T1OSCEN :1;
[; ;pic18f27j13.h: 13526: unsigned T1CKPS :2;
[; ;pic18f27j13.h: 13527: unsigned TMR1CS :2;
[; ;pic18f27j13.h: 13528: };
[; ;pic18f27j13.h: 13529: struct {
[; ;pic18f27j13.h: 13530: unsigned :4;
[; ;pic18f27j13.h: 13531: unsigned T1CKPS0 :1;
[; ;pic18f27j13.h: 13532: unsigned T1CKPS1 :1;
[; ;pic18f27j13.h: 13533: unsigned TMR1CS0 :1;
[; ;pic18f27j13.h: 13534: unsigned TMR1CS1 :1;
[; ;pic18f27j13.h: 13535: };
[; ;pic18f27j13.h: 13536: struct {
[; ;pic18f27j13.h: 13537: unsigned :3;
[; ;pic18f27j13.h: 13538: unsigned SOSCEN :1;
[; ;pic18f27j13.h: 13539: unsigned :3;
[; ;pic18f27j13.h: 13540: unsigned T1RD16 :1;
[; ;pic18f27j13.h: 13541: };
[; ;pic18f27j13.h: 13542: } T1CONbits_t;
[; ;pic18f27j13.h: 13543: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f27j13.h: 13612: extern volatile unsigned short TMR1 @ 0xFCE;
"13614
[; ;pic18f27j13.h: 13614: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f27j13.h: 13618: extern volatile unsigned char TMR1L @ 0xFCE;
"13620
[; ;pic18f27j13.h: 13620: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f27j13.h: 13623: typedef union {
[; ;pic18f27j13.h: 13624: struct {
[; ;pic18f27j13.h: 13625: unsigned TMR1L :8;
[; ;pic18f27j13.h: 13626: };
[; ;pic18f27j13.h: 13627: } TMR1Lbits_t;
[; ;pic18f27j13.h: 13628: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f27j13.h: 13637: extern volatile unsigned char TMR1H @ 0xFCF;
"13639
[; ;pic18f27j13.h: 13639: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f27j13.h: 13642: typedef union {
[; ;pic18f27j13.h: 13643: struct {
[; ;pic18f27j13.h: 13644: unsigned TMR1H :8;
[; ;pic18f27j13.h: 13645: };
[; ;pic18f27j13.h: 13646: } TMR1Hbits_t;
[; ;pic18f27j13.h: 13647: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f27j13.h: 13656: extern volatile unsigned char RCON @ 0xFD0;
"13658
[; ;pic18f27j13.h: 13658: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f27j13.h: 13661: typedef union {
[; ;pic18f27j13.h: 13662: struct {
[; ;pic18f27j13.h: 13663: unsigned NOT_BOR :1;
[; ;pic18f27j13.h: 13664: };
[; ;pic18f27j13.h: 13665: struct {
[; ;pic18f27j13.h: 13666: unsigned :1;
[; ;pic18f27j13.h: 13667: unsigned NOT_POR :1;
[; ;pic18f27j13.h: 13668: };
[; ;pic18f27j13.h: 13669: struct {
[; ;pic18f27j13.h: 13670: unsigned :2;
[; ;pic18f27j13.h: 13671: unsigned NOT_PD :1;
[; ;pic18f27j13.h: 13672: };
[; ;pic18f27j13.h: 13673: struct {
[; ;pic18f27j13.h: 13674: unsigned :3;
[; ;pic18f27j13.h: 13675: unsigned NOT_TO :1;
[; ;pic18f27j13.h: 13676: };
[; ;pic18f27j13.h: 13677: struct {
[; ;pic18f27j13.h: 13678: unsigned :4;
[; ;pic18f27j13.h: 13679: unsigned NOT_RI :1;
[; ;pic18f27j13.h: 13680: };
[; ;pic18f27j13.h: 13681: struct {
[; ;pic18f27j13.h: 13682: unsigned :5;
[; ;pic18f27j13.h: 13683: unsigned NOT_CM :1;
[; ;pic18f27j13.h: 13684: };
[; ;pic18f27j13.h: 13685: struct {
[; ;pic18f27j13.h: 13686: unsigned nBOR :1;
[; ;pic18f27j13.h: 13687: unsigned nPOR :1;
[; ;pic18f27j13.h: 13688: unsigned nPD :1;
[; ;pic18f27j13.h: 13689: unsigned nTO :1;
[; ;pic18f27j13.h: 13690: unsigned nRI :1;
[; ;pic18f27j13.h: 13691: unsigned nCM :1;
[; ;pic18f27j13.h: 13692: unsigned :1;
[; ;pic18f27j13.h: 13693: unsigned IPEN :1;
[; ;pic18f27j13.h: 13694: };
[; ;pic18f27j13.h: 13695: struct {
[; ;pic18f27j13.h: 13696: unsigned BOR :1;
[; ;pic18f27j13.h: 13697: unsigned POR :1;
[; ;pic18f27j13.h: 13698: unsigned PD :1;
[; ;pic18f27j13.h: 13699: unsigned TO :1;
[; ;pic18f27j13.h: 13700: unsigned RI :1;
[; ;pic18f27j13.h: 13701: unsigned CM :1;
[; ;pic18f27j13.h: 13702: };
[; ;pic18f27j13.h: 13703: } RCONbits_t;
[; ;pic18f27j13.h: 13704: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f27j13.h: 13803: extern volatile unsigned char CM2CON @ 0xFD1;
"13805
[; ;pic18f27j13.h: 13805: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f27j13.h: 13808: extern volatile unsigned char CM2CON1 @ 0xFD1;
"13810
[; ;pic18f27j13.h: 13810: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f27j13.h: 13813: typedef union {
[; ;pic18f27j13.h: 13814: struct {
[; ;pic18f27j13.h: 13815: unsigned CCH :2;
[; ;pic18f27j13.h: 13816: unsigned CREF :1;
[; ;pic18f27j13.h: 13817: unsigned EVPOL :2;
[; ;pic18f27j13.h: 13818: unsigned CPOL :1;
[; ;pic18f27j13.h: 13819: unsigned COE :1;
[; ;pic18f27j13.h: 13820: unsigned CON :1;
[; ;pic18f27j13.h: 13821: };
[; ;pic18f27j13.h: 13822: struct {
[; ;pic18f27j13.h: 13823: unsigned CCH0 :1;
[; ;pic18f27j13.h: 13824: unsigned CCH1 :1;
[; ;pic18f27j13.h: 13825: unsigned :1;
[; ;pic18f27j13.h: 13826: unsigned EVPOL0 :1;
[; ;pic18f27j13.h: 13827: unsigned EVPOL1 :1;
[; ;pic18f27j13.h: 13828: };
[; ;pic18f27j13.h: 13829: struct {
[; ;pic18f27j13.h: 13830: unsigned CCH02 :1;
[; ;pic18f27j13.h: 13831: unsigned CCH12 :1;
[; ;pic18f27j13.h: 13832: unsigned CREF2 :1;
[; ;pic18f27j13.h: 13833: unsigned EVPOL02 :1;
[; ;pic18f27j13.h: 13834: unsigned EVPOL12 :1;
[; ;pic18f27j13.h: 13835: unsigned CPOL2 :1;
[; ;pic18f27j13.h: 13836: unsigned COE2 :1;
[; ;pic18f27j13.h: 13837: unsigned CON2 :1;
[; ;pic18f27j13.h: 13838: };
[; ;pic18f27j13.h: 13839: } CM2CONbits_t;
[; ;pic18f27j13.h: 13840: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f27j13.h: 13933: typedef union {
[; ;pic18f27j13.h: 13934: struct {
[; ;pic18f27j13.h: 13935: unsigned CCH :2;
[; ;pic18f27j13.h: 13936: unsigned CREF :1;
[; ;pic18f27j13.h: 13937: unsigned EVPOL :2;
[; ;pic18f27j13.h: 13938: unsigned CPOL :1;
[; ;pic18f27j13.h: 13939: unsigned COE :1;
[; ;pic18f27j13.h: 13940: unsigned CON :1;
[; ;pic18f27j13.h: 13941: };
[; ;pic18f27j13.h: 13942: struct {
[; ;pic18f27j13.h: 13943: unsigned CCH0 :1;
[; ;pic18f27j13.h: 13944: unsigned CCH1 :1;
[; ;pic18f27j13.h: 13945: unsigned :1;
[; ;pic18f27j13.h: 13946: unsigned EVPOL0 :1;
[; ;pic18f27j13.h: 13947: unsigned EVPOL1 :1;
[; ;pic18f27j13.h: 13948: };
[; ;pic18f27j13.h: 13949: struct {
[; ;pic18f27j13.h: 13950: unsigned CCH02 :1;
[; ;pic18f27j13.h: 13951: unsigned CCH12 :1;
[; ;pic18f27j13.h: 13952: unsigned CREF2 :1;
[; ;pic18f27j13.h: 13953: unsigned EVPOL02 :1;
[; ;pic18f27j13.h: 13954: unsigned EVPOL12 :1;
[; ;pic18f27j13.h: 13955: unsigned CPOL2 :1;
[; ;pic18f27j13.h: 13956: unsigned COE2 :1;
[; ;pic18f27j13.h: 13957: unsigned CON2 :1;
[; ;pic18f27j13.h: 13958: };
[; ;pic18f27j13.h: 13959: } CM2CON1bits_t;
[; ;pic18f27j13.h: 13960: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f27j13.h: 14054: extern volatile unsigned char CM1CON @ 0xFD2;
"14056
[; ;pic18f27j13.h: 14056: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f27j13.h: 14059: extern volatile unsigned char CM1CON1 @ 0xFD2;
"14061
[; ;pic18f27j13.h: 14061: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f27j13.h: 14064: typedef union {
[; ;pic18f27j13.h: 14065: struct {
[; ;pic18f27j13.h: 14066: unsigned CCH :2;
[; ;pic18f27j13.h: 14067: unsigned CREF :1;
[; ;pic18f27j13.h: 14068: unsigned EVPOL :2;
[; ;pic18f27j13.h: 14069: unsigned CPOL :1;
[; ;pic18f27j13.h: 14070: unsigned COE :1;
[; ;pic18f27j13.h: 14071: unsigned CON :1;
[; ;pic18f27j13.h: 14072: };
[; ;pic18f27j13.h: 14073: struct {
[; ;pic18f27j13.h: 14074: unsigned CCH0 :1;
[; ;pic18f27j13.h: 14075: unsigned CCH1 :1;
[; ;pic18f27j13.h: 14076: unsigned :1;
[; ;pic18f27j13.h: 14077: unsigned EVPOL0 :1;
[; ;pic18f27j13.h: 14078: unsigned EVPOL1 :1;
[; ;pic18f27j13.h: 14079: };
[; ;pic18f27j13.h: 14080: struct {
[; ;pic18f27j13.h: 14081: unsigned C1CH0 :1;
[; ;pic18f27j13.h: 14082: unsigned C1CH1 :1;
[; ;pic18f27j13.h: 14083: unsigned CREF1 :1;
[; ;pic18f27j13.h: 14084: unsigned EVPOL01 :1;
[; ;pic18f27j13.h: 14085: unsigned EVPOL11 :1;
[; ;pic18f27j13.h: 14086: unsigned CPOL1 :1;
[; ;pic18f27j13.h: 14087: unsigned COE1 :1;
[; ;pic18f27j13.h: 14088: unsigned CON1 :1;
[; ;pic18f27j13.h: 14089: };
[; ;pic18f27j13.h: 14090: struct {
[; ;pic18f27j13.h: 14091: unsigned CCH01 :1;
[; ;pic18f27j13.h: 14092: unsigned CCH11 :1;
[; ;pic18f27j13.h: 14093: };
[; ;pic18f27j13.h: 14094: } CM1CONbits_t;
[; ;pic18f27j13.h: 14095: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f27j13.h: 14198: typedef union {
[; ;pic18f27j13.h: 14199: struct {
[; ;pic18f27j13.h: 14200: unsigned CCH :2;
[; ;pic18f27j13.h: 14201: unsigned CREF :1;
[; ;pic18f27j13.h: 14202: unsigned EVPOL :2;
[; ;pic18f27j13.h: 14203: unsigned CPOL :1;
[; ;pic18f27j13.h: 14204: unsigned COE :1;
[; ;pic18f27j13.h: 14205: unsigned CON :1;
[; ;pic18f27j13.h: 14206: };
[; ;pic18f27j13.h: 14207: struct {
[; ;pic18f27j13.h: 14208: unsigned CCH0 :1;
[; ;pic18f27j13.h: 14209: unsigned CCH1 :1;
[; ;pic18f27j13.h: 14210: unsigned :1;
[; ;pic18f27j13.h: 14211: unsigned EVPOL0 :1;
[; ;pic18f27j13.h: 14212: unsigned EVPOL1 :1;
[; ;pic18f27j13.h: 14213: };
[; ;pic18f27j13.h: 14214: struct {
[; ;pic18f27j13.h: 14215: unsigned C1CH0 :1;
[; ;pic18f27j13.h: 14216: unsigned C1CH1 :1;
[; ;pic18f27j13.h: 14217: unsigned CREF1 :1;
[; ;pic18f27j13.h: 14218: unsigned EVPOL01 :1;
[; ;pic18f27j13.h: 14219: unsigned EVPOL11 :1;
[; ;pic18f27j13.h: 14220: unsigned CPOL1 :1;
[; ;pic18f27j13.h: 14221: unsigned COE1 :1;
[; ;pic18f27j13.h: 14222: unsigned CON1 :1;
[; ;pic18f27j13.h: 14223: };
[; ;pic18f27j13.h: 14224: struct {
[; ;pic18f27j13.h: 14225: unsigned CCH01 :1;
[; ;pic18f27j13.h: 14226: unsigned CCH11 :1;
[; ;pic18f27j13.h: 14227: };
[; ;pic18f27j13.h: 14228: } CM1CON1bits_t;
[; ;pic18f27j13.h: 14229: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f27j13.h: 14333: extern volatile unsigned char OSCCON @ 0xFD3;
"14335
[; ;pic18f27j13.h: 14335: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f27j13.h: 14338: typedef union {
[; ;pic18f27j13.h: 14339: struct {
[; ;pic18f27j13.h: 14340: unsigned SCS :2;
[; ;pic18f27j13.h: 14341: unsigned :1;
[; ;pic18f27j13.h: 14342: unsigned OSTS :1;
[; ;pic18f27j13.h: 14343: unsigned IRCF :3;
[; ;pic18f27j13.h: 14344: unsigned IDLEN :1;
[; ;pic18f27j13.h: 14345: };
[; ;pic18f27j13.h: 14346: struct {
[; ;pic18f27j13.h: 14347: unsigned SCS0 :1;
[; ;pic18f27j13.h: 14348: unsigned SCS1 :1;
[; ;pic18f27j13.h: 14349: unsigned :2;
[; ;pic18f27j13.h: 14350: unsigned IRCF0 :1;
[; ;pic18f27j13.h: 14351: unsigned IRCF1 :1;
[; ;pic18f27j13.h: 14352: unsigned IRCF2 :1;
[; ;pic18f27j13.h: 14353: };
[; ;pic18f27j13.h: 14354: } OSCCONbits_t;
[; ;pic18f27j13.h: 14355: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f27j13.h: 14404: extern volatile unsigned char T0CON @ 0xFD5;
"14406
[; ;pic18f27j13.h: 14406: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f27j13.h: 14409: typedef union {
[; ;pic18f27j13.h: 14410: struct {
[; ;pic18f27j13.h: 14411: unsigned T0PS :3;
[; ;pic18f27j13.h: 14412: unsigned PSA :1;
[; ;pic18f27j13.h: 14413: unsigned T0SE :1;
[; ;pic18f27j13.h: 14414: unsigned T0CS :1;
[; ;pic18f27j13.h: 14415: unsigned T08BIT :1;
[; ;pic18f27j13.h: 14416: unsigned TMR0ON :1;
[; ;pic18f27j13.h: 14417: };
[; ;pic18f27j13.h: 14418: struct {
[; ;pic18f27j13.h: 14419: unsigned T0PS0 :1;
[; ;pic18f27j13.h: 14420: unsigned T0PS1 :1;
[; ;pic18f27j13.h: 14421: unsigned T0PS2 :1;
[; ;pic18f27j13.h: 14422: };
[; ;pic18f27j13.h: 14423: } T0CONbits_t;
[; ;pic18f27j13.h: 14424: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f27j13.h: 14473: extern volatile unsigned short TMR0 @ 0xFD6;
"14475
[; ;pic18f27j13.h: 14475: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f27j13.h: 14479: extern volatile unsigned char TMR0L @ 0xFD6;
"14481
[; ;pic18f27j13.h: 14481: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f27j13.h: 14484: typedef union {
[; ;pic18f27j13.h: 14485: struct {
[; ;pic18f27j13.h: 14486: unsigned TMR0L :8;
[; ;pic18f27j13.h: 14487: };
[; ;pic18f27j13.h: 14488: } TMR0Lbits_t;
[; ;pic18f27j13.h: 14489: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f27j13.h: 14498: extern volatile unsigned char TMR0H @ 0xFD7;
"14500
[; ;pic18f27j13.h: 14500: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f27j13.h: 14503: typedef union {
[; ;pic18f27j13.h: 14504: struct {
[; ;pic18f27j13.h: 14505: unsigned TMR0H :8;
[; ;pic18f27j13.h: 14506: };
[; ;pic18f27j13.h: 14507: } TMR0Hbits_t;
[; ;pic18f27j13.h: 14508: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f27j13.h: 14517: extern volatile unsigned char STATUS @ 0xFD8;
"14519
[; ;pic18f27j13.h: 14519: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f27j13.h: 14522: typedef union {
[; ;pic18f27j13.h: 14523: struct {
[; ;pic18f27j13.h: 14524: unsigned C :1;
[; ;pic18f27j13.h: 14525: unsigned DC :1;
[; ;pic18f27j13.h: 14526: unsigned Z :1;
[; ;pic18f27j13.h: 14527: unsigned OV :1;
[; ;pic18f27j13.h: 14528: unsigned N :1;
[; ;pic18f27j13.h: 14529: };
[; ;pic18f27j13.h: 14530: struct {
[; ;pic18f27j13.h: 14531: unsigned CARRY :1;
[; ;pic18f27j13.h: 14532: unsigned :1;
[; ;pic18f27j13.h: 14533: unsigned ZERO :1;
[; ;pic18f27j13.h: 14534: unsigned OVERFLOW :1;
[; ;pic18f27j13.h: 14535: unsigned NEGATIVE :1;
[; ;pic18f27j13.h: 14536: };
[; ;pic18f27j13.h: 14537: } STATUSbits_t;
[; ;pic18f27j13.h: 14538: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f27j13.h: 14587: extern volatile unsigned short FSR2 @ 0xFD9;
"14589
[; ;pic18f27j13.h: 14589: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f27j13.h: 14593: extern volatile unsigned char FSR2L @ 0xFD9;
"14595
[; ;pic18f27j13.h: 14595: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f27j13.h: 14598: typedef union {
[; ;pic18f27j13.h: 14599: struct {
[; ;pic18f27j13.h: 14600: unsigned FSR2L :8;
[; ;pic18f27j13.h: 14601: };
[; ;pic18f27j13.h: 14602: } FSR2Lbits_t;
[; ;pic18f27j13.h: 14603: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f27j13.h: 14612: extern volatile unsigned char FSR2H @ 0xFDA;
"14614
[; ;pic18f27j13.h: 14614: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f27j13.h: 14618: extern volatile unsigned char PLUSW2 @ 0xFDB;
"14620
[; ;pic18f27j13.h: 14620: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f27j13.h: 14623: typedef union {
[; ;pic18f27j13.h: 14624: struct {
[; ;pic18f27j13.h: 14625: unsigned PLUSW2 :8;
[; ;pic18f27j13.h: 14626: };
[; ;pic18f27j13.h: 14627: } PLUSW2bits_t;
[; ;pic18f27j13.h: 14628: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f27j13.h: 14637: extern volatile unsigned char PREINC2 @ 0xFDC;
"14639
[; ;pic18f27j13.h: 14639: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f27j13.h: 14642: typedef union {
[; ;pic18f27j13.h: 14643: struct {
[; ;pic18f27j13.h: 14644: unsigned PREINC2 :8;
[; ;pic18f27j13.h: 14645: };
[; ;pic18f27j13.h: 14646: } PREINC2bits_t;
[; ;pic18f27j13.h: 14647: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f27j13.h: 14656: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"14658
[; ;pic18f27j13.h: 14658: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f27j13.h: 14661: typedef union {
[; ;pic18f27j13.h: 14662: struct {
[; ;pic18f27j13.h: 14663: unsigned POSTDEC2 :8;
[; ;pic18f27j13.h: 14664: };
[; ;pic18f27j13.h: 14665: } POSTDEC2bits_t;
[; ;pic18f27j13.h: 14666: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f27j13.h: 14675: extern volatile unsigned char POSTINC2 @ 0xFDE;
"14677
[; ;pic18f27j13.h: 14677: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f27j13.h: 14680: typedef union {
[; ;pic18f27j13.h: 14681: struct {
[; ;pic18f27j13.h: 14682: unsigned POSTINC2 :8;
[; ;pic18f27j13.h: 14683: };
[; ;pic18f27j13.h: 14684: } POSTINC2bits_t;
[; ;pic18f27j13.h: 14685: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f27j13.h: 14694: extern volatile unsigned char INDF2 @ 0xFDF;
"14696
[; ;pic18f27j13.h: 14696: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f27j13.h: 14699: typedef union {
[; ;pic18f27j13.h: 14700: struct {
[; ;pic18f27j13.h: 14701: unsigned INDF2 :8;
[; ;pic18f27j13.h: 14702: };
[; ;pic18f27j13.h: 14703: } INDF2bits_t;
[; ;pic18f27j13.h: 14704: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f27j13.h: 14713: extern volatile unsigned char BSR @ 0xFE0;
"14715
[; ;pic18f27j13.h: 14715: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f27j13.h: 14719: extern volatile unsigned short FSR1 @ 0xFE1;
"14721
[; ;pic18f27j13.h: 14721: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f27j13.h: 14725: extern volatile unsigned char FSR1L @ 0xFE1;
"14727
[; ;pic18f27j13.h: 14727: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f27j13.h: 14730: typedef union {
[; ;pic18f27j13.h: 14731: struct {
[; ;pic18f27j13.h: 14732: unsigned FSR1L :8;
[; ;pic18f27j13.h: 14733: };
[; ;pic18f27j13.h: 14734: } FSR1Lbits_t;
[; ;pic18f27j13.h: 14735: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f27j13.h: 14744: extern volatile unsigned char FSR1H @ 0xFE2;
"14746
[; ;pic18f27j13.h: 14746: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f27j13.h: 14750: extern volatile unsigned char PLUSW1 @ 0xFE3;
"14752
[; ;pic18f27j13.h: 14752: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f27j13.h: 14755: typedef union {
[; ;pic18f27j13.h: 14756: struct {
[; ;pic18f27j13.h: 14757: unsigned PLUSW1 :8;
[; ;pic18f27j13.h: 14758: };
[; ;pic18f27j13.h: 14759: } PLUSW1bits_t;
[; ;pic18f27j13.h: 14760: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f27j13.h: 14769: extern volatile unsigned char PREINC1 @ 0xFE4;
"14771
[; ;pic18f27j13.h: 14771: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f27j13.h: 14774: typedef union {
[; ;pic18f27j13.h: 14775: struct {
[; ;pic18f27j13.h: 14776: unsigned PREINC1 :8;
[; ;pic18f27j13.h: 14777: };
[; ;pic18f27j13.h: 14778: } PREINC1bits_t;
[; ;pic18f27j13.h: 14779: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f27j13.h: 14788: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"14790
[; ;pic18f27j13.h: 14790: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f27j13.h: 14793: typedef union {
[; ;pic18f27j13.h: 14794: struct {
[; ;pic18f27j13.h: 14795: unsigned POSTDEC1 :8;
[; ;pic18f27j13.h: 14796: };
[; ;pic18f27j13.h: 14797: } POSTDEC1bits_t;
[; ;pic18f27j13.h: 14798: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f27j13.h: 14807: extern volatile unsigned char POSTINC1 @ 0xFE6;
"14809
[; ;pic18f27j13.h: 14809: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f27j13.h: 14812: typedef union {
[; ;pic18f27j13.h: 14813: struct {
[; ;pic18f27j13.h: 14814: unsigned POSTINC1 :8;
[; ;pic18f27j13.h: 14815: };
[; ;pic18f27j13.h: 14816: } POSTINC1bits_t;
[; ;pic18f27j13.h: 14817: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f27j13.h: 14826: extern volatile unsigned char INDF1 @ 0xFE7;
"14828
[; ;pic18f27j13.h: 14828: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f27j13.h: 14831: typedef union {
[; ;pic18f27j13.h: 14832: struct {
[; ;pic18f27j13.h: 14833: unsigned INDF1 :8;
[; ;pic18f27j13.h: 14834: };
[; ;pic18f27j13.h: 14835: } INDF1bits_t;
[; ;pic18f27j13.h: 14836: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f27j13.h: 14845: extern volatile unsigned char WREG @ 0xFE8;
"14847
[; ;pic18f27j13.h: 14847: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f27j13.h: 14850: typedef union {
[; ;pic18f27j13.h: 14851: struct {
[; ;pic18f27j13.h: 14852: unsigned WREG :8;
[; ;pic18f27j13.h: 14853: };
[; ;pic18f27j13.h: 14854: } WREGbits_t;
[; ;pic18f27j13.h: 14855: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f27j13.h: 14864: extern volatile unsigned short FSR0 @ 0xFE9;
"14866
[; ;pic18f27j13.h: 14866: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f27j13.h: 14870: extern volatile unsigned char FSR0L @ 0xFE9;
"14872
[; ;pic18f27j13.h: 14872: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f27j13.h: 14875: typedef union {
[; ;pic18f27j13.h: 14876: struct {
[; ;pic18f27j13.h: 14877: unsigned FSR0L :8;
[; ;pic18f27j13.h: 14878: };
[; ;pic18f27j13.h: 14879: } FSR0Lbits_t;
[; ;pic18f27j13.h: 14880: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f27j13.h: 14889: extern volatile unsigned char FSR0H @ 0xFEA;
"14891
[; ;pic18f27j13.h: 14891: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f27j13.h: 14895: extern volatile unsigned char PLUSW0 @ 0xFEB;
"14897
[; ;pic18f27j13.h: 14897: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f27j13.h: 14900: typedef union {
[; ;pic18f27j13.h: 14901: struct {
[; ;pic18f27j13.h: 14902: unsigned PLUSW0 :8;
[; ;pic18f27j13.h: 14903: };
[; ;pic18f27j13.h: 14904: } PLUSW0bits_t;
[; ;pic18f27j13.h: 14905: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f27j13.h: 14914: extern volatile unsigned char PREINC0 @ 0xFEC;
"14916
[; ;pic18f27j13.h: 14916: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f27j13.h: 14919: typedef union {
[; ;pic18f27j13.h: 14920: struct {
[; ;pic18f27j13.h: 14921: unsigned PREINC0 :8;
[; ;pic18f27j13.h: 14922: };
[; ;pic18f27j13.h: 14923: } PREINC0bits_t;
[; ;pic18f27j13.h: 14924: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f27j13.h: 14933: extern volatile unsigned char POSTDEC0 @ 0xFED;
"14935
[; ;pic18f27j13.h: 14935: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f27j13.h: 14938: typedef union {
[; ;pic18f27j13.h: 14939: struct {
[; ;pic18f27j13.h: 14940: unsigned POSTDEC0 :8;
[; ;pic18f27j13.h: 14941: };
[; ;pic18f27j13.h: 14942: } POSTDEC0bits_t;
[; ;pic18f27j13.h: 14943: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f27j13.h: 14952: extern volatile unsigned char POSTINC0 @ 0xFEE;
"14954
[; ;pic18f27j13.h: 14954: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f27j13.h: 14957: typedef union {
[; ;pic18f27j13.h: 14958: struct {
[; ;pic18f27j13.h: 14959: unsigned POSTINC0 :8;
[; ;pic18f27j13.h: 14960: };
[; ;pic18f27j13.h: 14961: } POSTINC0bits_t;
[; ;pic18f27j13.h: 14962: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f27j13.h: 14971: extern volatile unsigned char INDF0 @ 0xFEF;
"14973
[; ;pic18f27j13.h: 14973: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f27j13.h: 14976: typedef union {
[; ;pic18f27j13.h: 14977: struct {
[; ;pic18f27j13.h: 14978: unsigned INDF0 :8;
[; ;pic18f27j13.h: 14979: };
[; ;pic18f27j13.h: 14980: } INDF0bits_t;
[; ;pic18f27j13.h: 14981: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f27j13.h: 14990: extern volatile unsigned char INTCON3 @ 0xFF0;
"14992
[; ;pic18f27j13.h: 14992: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f27j13.h: 14995: typedef union {
[; ;pic18f27j13.h: 14996: struct {
[; ;pic18f27j13.h: 14997: unsigned INT1IF :1;
[; ;pic18f27j13.h: 14998: unsigned INT2IF :1;
[; ;pic18f27j13.h: 14999: unsigned INT3IF :1;
[; ;pic18f27j13.h: 15000: unsigned INT1IE :1;
[; ;pic18f27j13.h: 15001: unsigned INT2IE :1;
[; ;pic18f27j13.h: 15002: unsigned INT3IE :1;
[; ;pic18f27j13.h: 15003: unsigned INT1IP :1;
[; ;pic18f27j13.h: 15004: unsigned INT2IP :1;
[; ;pic18f27j13.h: 15005: };
[; ;pic18f27j13.h: 15006: struct {
[; ;pic18f27j13.h: 15007: unsigned INT1F :1;
[; ;pic18f27j13.h: 15008: unsigned INT2F :1;
[; ;pic18f27j13.h: 15009: unsigned INT3F :1;
[; ;pic18f27j13.h: 15010: unsigned INT1E :1;
[; ;pic18f27j13.h: 15011: unsigned INT2E :1;
[; ;pic18f27j13.h: 15012: unsigned INT3E :1;
[; ;pic18f27j13.h: 15013: unsigned INT1P :1;
[; ;pic18f27j13.h: 15014: unsigned INT2P :1;
[; ;pic18f27j13.h: 15015: };
[; ;pic18f27j13.h: 15016: } INTCON3bits_t;
[; ;pic18f27j13.h: 15017: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f27j13.h: 15101: extern volatile unsigned char INTCON2 @ 0xFF1;
"15103
[; ;pic18f27j13.h: 15103: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f27j13.h: 15106: typedef union {
[; ;pic18f27j13.h: 15107: struct {
[; ;pic18f27j13.h: 15108: unsigned :7;
[; ;pic18f27j13.h: 15109: unsigned NOT_RBPU :1;
[; ;pic18f27j13.h: 15110: };
[; ;pic18f27j13.h: 15111: struct {
[; ;pic18f27j13.h: 15112: unsigned RBIP :1;
[; ;pic18f27j13.h: 15113: unsigned INT3IP :1;
[; ;pic18f27j13.h: 15114: unsigned TMR0IP :1;
[; ;pic18f27j13.h: 15115: unsigned INTEDG3 :1;
[; ;pic18f27j13.h: 15116: unsigned INTEDG2 :1;
[; ;pic18f27j13.h: 15117: unsigned INTEDG1 :1;
[; ;pic18f27j13.h: 15118: unsigned INTEDG0 :1;
[; ;pic18f27j13.h: 15119: unsigned nRBPU :1;
[; ;pic18f27j13.h: 15120: };
[; ;pic18f27j13.h: 15121: struct {
[; ;pic18f27j13.h: 15122: unsigned :1;
[; ;pic18f27j13.h: 15123: unsigned INT3P :1;
[; ;pic18f27j13.h: 15124: unsigned T0IP :1;
[; ;pic18f27j13.h: 15125: unsigned :4;
[; ;pic18f27j13.h: 15126: unsigned RBPU :1;
[; ;pic18f27j13.h: 15127: };
[; ;pic18f27j13.h: 15128: } INTCON2bits_t;
[; ;pic18f27j13.h: 15129: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f27j13.h: 15193: extern volatile unsigned char INTCON @ 0xFF2;
"15195
[; ;pic18f27j13.h: 15195: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f27j13.h: 15198: typedef union {
[; ;pic18f27j13.h: 15199: struct {
[; ;pic18f27j13.h: 15200: unsigned RBIF :1;
[; ;pic18f27j13.h: 15201: unsigned INT0IF :1;
[; ;pic18f27j13.h: 15202: unsigned TMR0IF :1;
[; ;pic18f27j13.h: 15203: unsigned RBIE :1;
[; ;pic18f27j13.h: 15204: unsigned INT0IE :1;
[; ;pic18f27j13.h: 15205: unsigned TMR0IE :1;
[; ;pic18f27j13.h: 15206: unsigned PEIE_GIEL :1;
[; ;pic18f27j13.h: 15207: unsigned GIE_GIEH :1;
[; ;pic18f27j13.h: 15208: };
[; ;pic18f27j13.h: 15209: struct {
[; ;pic18f27j13.h: 15210: unsigned :1;
[; ;pic18f27j13.h: 15211: unsigned INT0F :1;
[; ;pic18f27j13.h: 15212: unsigned T0IF :1;
[; ;pic18f27j13.h: 15213: unsigned :1;
[; ;pic18f27j13.h: 15214: unsigned INT0E :1;
[; ;pic18f27j13.h: 15215: unsigned T0IE :1;
[; ;pic18f27j13.h: 15216: unsigned PEIE :1;
[; ;pic18f27j13.h: 15217: unsigned GIE :1;
[; ;pic18f27j13.h: 15218: };
[; ;pic18f27j13.h: 15219: struct {
[; ;pic18f27j13.h: 15220: unsigned :6;
[; ;pic18f27j13.h: 15221: unsigned GIEL :1;
[; ;pic18f27j13.h: 15222: unsigned GIEH :1;
[; ;pic18f27j13.h: 15223: };
[; ;pic18f27j13.h: 15224: } INTCONbits_t;
[; ;pic18f27j13.h: 15225: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f27j13.h: 15309: extern volatile unsigned short PROD @ 0xFF3;
"15311
[; ;pic18f27j13.h: 15311: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f27j13.h: 15315: extern volatile unsigned char PRODL @ 0xFF3;
"15317
[; ;pic18f27j13.h: 15317: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f27j13.h: 15320: typedef union {
[; ;pic18f27j13.h: 15321: struct {
[; ;pic18f27j13.h: 15322: unsigned PRODL :8;
[; ;pic18f27j13.h: 15323: };
[; ;pic18f27j13.h: 15324: } PRODLbits_t;
[; ;pic18f27j13.h: 15325: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f27j13.h: 15334: extern volatile unsigned char PRODH @ 0xFF4;
"15336
[; ;pic18f27j13.h: 15336: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f27j13.h: 15339: typedef union {
[; ;pic18f27j13.h: 15340: struct {
[; ;pic18f27j13.h: 15341: unsigned PRODH :8;
[; ;pic18f27j13.h: 15342: };
[; ;pic18f27j13.h: 15343: } PRODHbits_t;
[; ;pic18f27j13.h: 15344: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f27j13.h: 15353: extern volatile unsigned char TABLAT @ 0xFF5;
"15355
[; ;pic18f27j13.h: 15355: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f27j13.h: 15358: typedef union {
[; ;pic18f27j13.h: 15359: struct {
[; ;pic18f27j13.h: 15360: unsigned TABLAT :8;
[; ;pic18f27j13.h: 15361: };
[; ;pic18f27j13.h: 15362: } TABLATbits_t;
[; ;pic18f27j13.h: 15363: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f27j13.h: 15373: extern volatile unsigned short long TBLPTR @ 0xFF6;
"15376
[; ;pic18f27j13.h: 15376: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f27j13.h: 15380: extern volatile unsigned char TBLPTRL @ 0xFF6;
"15382
[; ;pic18f27j13.h: 15382: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f27j13.h: 15385: typedef union {
[; ;pic18f27j13.h: 15386: struct {
[; ;pic18f27j13.h: 15387: unsigned TBLPTRL :8;
[; ;pic18f27j13.h: 15388: };
[; ;pic18f27j13.h: 15389: } TBLPTRLbits_t;
[; ;pic18f27j13.h: 15390: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f27j13.h: 15399: extern volatile unsigned char TBLPTRH @ 0xFF7;
"15401
[; ;pic18f27j13.h: 15401: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f27j13.h: 15404: typedef union {
[; ;pic18f27j13.h: 15405: struct {
[; ;pic18f27j13.h: 15406: unsigned TBLPTRH :8;
[; ;pic18f27j13.h: 15407: };
[; ;pic18f27j13.h: 15408: } TBLPTRHbits_t;
[; ;pic18f27j13.h: 15409: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f27j13.h: 15418: extern volatile unsigned char TBLPTRU @ 0xFF8;
"15420
[; ;pic18f27j13.h: 15420: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f27j13.h: 15425: extern volatile unsigned short long PCLAT @ 0xFF9;
"15428
[; ;pic18f27j13.h: 15428: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f27j13.h: 15432: extern volatile unsigned short long PC @ 0xFF9;
"15435
[; ;pic18f27j13.h: 15435: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f27j13.h: 15439: extern volatile unsigned char PCL @ 0xFF9;
"15441
[; ;pic18f27j13.h: 15441: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f27j13.h: 15444: typedef union {
[; ;pic18f27j13.h: 15445: struct {
[; ;pic18f27j13.h: 15446: unsigned PCL :8;
[; ;pic18f27j13.h: 15447: };
[; ;pic18f27j13.h: 15448: } PCLbits_t;
[; ;pic18f27j13.h: 15449: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f27j13.h: 15458: extern volatile unsigned char PCLATH @ 0xFFA;
"15460
[; ;pic18f27j13.h: 15460: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f27j13.h: 15463: typedef union {
[; ;pic18f27j13.h: 15464: struct {
[; ;pic18f27j13.h: 15465: unsigned PCH :8;
[; ;pic18f27j13.h: 15466: };
[; ;pic18f27j13.h: 15467: } PCLATHbits_t;
[; ;pic18f27j13.h: 15468: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f27j13.h: 15477: extern volatile unsigned char PCLATU @ 0xFFB;
"15479
[; ;pic18f27j13.h: 15479: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f27j13.h: 15483: extern volatile unsigned char STKPTR @ 0xFFC;
"15485
[; ;pic18f27j13.h: 15485: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f27j13.h: 15488: typedef union {
[; ;pic18f27j13.h: 15489: struct {
[; ;pic18f27j13.h: 15490: unsigned STKPTR :5;
[; ;pic18f27j13.h: 15491: unsigned :1;
[; ;pic18f27j13.h: 15492: unsigned STKUNF :1;
[; ;pic18f27j13.h: 15493: unsigned STKFUL :1;
[; ;pic18f27j13.h: 15494: };
[; ;pic18f27j13.h: 15495: struct {
[; ;pic18f27j13.h: 15496: unsigned SP0 :1;
[; ;pic18f27j13.h: 15497: unsigned SP1 :1;
[; ;pic18f27j13.h: 15498: unsigned SP2 :1;
[; ;pic18f27j13.h: 15499: unsigned SP3 :1;
[; ;pic18f27j13.h: 15500: unsigned SP4 :1;
[; ;pic18f27j13.h: 15501: unsigned :2;
[; ;pic18f27j13.h: 15502: unsigned STKOVF :1;
[; ;pic18f27j13.h: 15503: };
[; ;pic18f27j13.h: 15504: } STKPTRbits_t;
[; ;pic18f27j13.h: 15505: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f27j13.h: 15555: extern volatile unsigned short long TOS @ 0xFFD;
"15558
[; ;pic18f27j13.h: 15558: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f27j13.h: 15562: extern volatile unsigned char TOSL @ 0xFFD;
"15564
[; ;pic18f27j13.h: 15564: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f27j13.h: 15567: typedef union {
[; ;pic18f27j13.h: 15568: struct {
[; ;pic18f27j13.h: 15569: unsigned TOSL :8;
[; ;pic18f27j13.h: 15570: };
[; ;pic18f27j13.h: 15571: } TOSLbits_t;
[; ;pic18f27j13.h: 15572: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f27j13.h: 15581: extern volatile unsigned char TOSH @ 0xFFE;
"15583
[; ;pic18f27j13.h: 15583: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f27j13.h: 15586: typedef union {
[; ;pic18f27j13.h: 15587: struct {
[; ;pic18f27j13.h: 15588: unsigned TOSH :8;
[; ;pic18f27j13.h: 15589: };
[; ;pic18f27j13.h: 15590: } TOSHbits_t;
[; ;pic18f27j13.h: 15591: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f27j13.h: 15600: extern volatile unsigned char TOSU @ 0xFFF;
"15602
[; ;pic18f27j13.h: 15602: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f27j13.h: 15612: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f27j13.h: 15614: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f27j13.h: 15616: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f27j13.h: 15618: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f27j13.h: 15620: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f27j13.h: 15622: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f27j13.h: 15624: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f27j13.h: 15626: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f27j13.h: 15628: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f27j13.h: 15630: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f27j13.h: 15632: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f27j13.h: 15634: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f27j13.h: 15636: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f27j13.h: 15638: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f27j13.h: 15640: extern volatile __bit ADCMD @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f27j13.h: 15642: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f27j13.h: 15644: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f27j13.h: 15646: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f27j13.h: 15648: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f27j13.h: 15650: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f27j13.h: 15652: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f27j13.h: 15654: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f27j13.h: 15656: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f27j13.h: 15658: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f27j13.h: 15660: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f27j13.h: 15662: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f27j13.h: 15664: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f27j13.h: 15666: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f27j13.h: 15668: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f27j13.h: 15670: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f27j13.h: 15672: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f27j13.h: 15674: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f27j13.h: 15676: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f27j13.h: 15678: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f27j13.h: 15680: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f27j13.h: 15682: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f27j13.h: 15684: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f27j13.h: 15686: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f27j13.h: 15688: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f27j13.h: 15690: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f27j13.h: 15692: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f27j13.h: 15694: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f27j13.h: 15696: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f27j13.h: 15698: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j13.h: 15700: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j13.h: 15702: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j13.h: 15704: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j13.h: 15706: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j13.h: 15708: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 15710: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j13.h: 15712: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 15714: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j13.h: 15716: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j13.h: 15718: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f27j13.h: 15720: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f27j13.h: 15722: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f27j13.h: 15724: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f27j13.h: 15726: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f27j13.h: 15728: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f27j13.h: 15730: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f27j13.h: 15732: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f27j13.h: 15734: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f27j13.h: 15736: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f27j13.h: 15738: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f27j13.h: 15740: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f27j13.h: 15742: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f27j13.h: 15744: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f27j13.h: 15746: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f27j13.h: 15748: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f27j13.h: 15750: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f27j13.h: 15752: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f27j13.h: 15754: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f27j13.h: 15756: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f27j13.h: 15758: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j13.h: 15760: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f27j13.h: 15762: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f27j13.h: 15764: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f27j13.h: 15766: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f27j13.h: 15768: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 4;
[; ;pic18f27j13.h: 15770: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f27j13.h: 15772: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f27j13.h: 15774: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j13.h: 15776: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j13.h: 15778: extern volatile __bit C1INC @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 15780: extern volatile __bit C1IND @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 15782: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic18f27j13.h: 15784: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic18f27j13.h: 15786: extern volatile __bit C1TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic18f27j13.h: 15788: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j13.h: 15790: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 15792: extern volatile __bit C2INC @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j13.h: 15794: extern volatile __bit C2IND @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j13.h: 15796: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic18f27j13.h: 15798: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic18f27j13.h: 15800: extern volatile __bit C2TSEL2 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic18f27j13.h: 15802: extern volatile __bit C3INA @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j13.h: 15804: extern volatile __bit C3INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 15806: extern volatile __bit C3INC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j13.h: 15808: extern volatile __bit C3IND @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j13.h: 15810: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic18f27j13.h: 15812: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic18f27j13.h: 15814: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic18f27j13.h: 15816: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic18f27j13.h: 15818: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic18f27j13.h: 15820: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic18f27j13.h: 15822: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic18f27j13.h: 15824: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic18f27j13.h: 15826: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic18f27j13.h: 15828: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic18f27j13.h: 15830: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic18f27j13.h: 15832: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f27j13.h: 15834: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f27j13.h: 15836: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f27j13.h: 15838: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f27j13.h: 15840: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f27j13.h: 15842: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f27j13.h: 15844: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f27j13.h: 15846: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f27j13.h: 15848: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f27j13.h: 15850: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f27j13.h: 15852: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f27j13.h: 15854: extern volatile __bit CCH03 @ (((unsigned) &CM3CON)*8) + 0;
[; ;pic18f27j13.h: 15856: extern volatile __bit CCH05 @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f27j13.h: 15858: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f27j13.h: 15860: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f27j13.h: 15862: extern volatile __bit CCH13 @ (((unsigned) &CM3CON)*8) + 1;
[; ;pic18f27j13.h: 15864: extern volatile __bit CCH15 @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f27j13.h: 15866: extern volatile __bit CCIP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f27j13.h: 15868: extern volatile __bit CCP10 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j13.h: 15870: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic18f27j13.h: 15872: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic18f27j13.h: 15874: extern volatile __bit CCP10IP @ (((unsigned) &IPR4)*8) + 7;
[; ;pic18f27j13.h: 15876: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic18f27j13.h: 15878: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic18f27j13.h: 15880: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic18f27j13.h: 15882: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic18f27j13.h: 15884: extern volatile __bit CCP10MD @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f27j13.h: 15886: extern volatile __bit CCP10OD @ (((unsigned) &ODCON2)*8) + 3;
[; ;pic18f27j13.h: 15888: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f27j13.h: 15890: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f27j13.h: 15892: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f27j13.h: 15894: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f27j13.h: 15896: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f27j13.h: 15898: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f27j13.h: 15900: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f27j13.h: 15902: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f27j13.h: 15904: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f27j13.h: 15906: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j13.h: 15908: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f27j13.h: 15910: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f27j13.h: 15912: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f27j13.h: 15914: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f27j13.h: 15916: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f27j13.h: 15918: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f27j13.h: 15920: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f27j13.h: 15922: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f27j13.h: 15924: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f27j13.h: 15926: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j13.h: 15928: extern volatile __bit CCP3IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic18f27j13.h: 15930: extern volatile __bit CCP3IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic18f27j13.h: 15932: extern volatile __bit CCP3IP @ (((unsigned) &IPR4)*8) + 0;
[; ;pic18f27j13.h: 15934: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic18f27j13.h: 15936: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic18f27j13.h: 15938: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic18f27j13.h: 15940: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic18f27j13.h: 15942: extern volatile __bit CCP4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j13.h: 15944: extern volatile __bit CCP4IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic18f27j13.h: 15946: extern volatile __bit CCP4IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic18f27j13.h: 15948: extern volatile __bit CCP4IP @ (((unsigned) &IPR4)*8) + 1;
[; ;pic18f27j13.h: 15950: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic18f27j13.h: 15952: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic18f27j13.h: 15954: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic18f27j13.h: 15956: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic18f27j13.h: 15958: extern volatile __bit CCP4MD @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f27j13.h: 15960: extern volatile __bit CCP4OD @ (((unsigned) &ODCON1)*8) + 3;
[; ;pic18f27j13.h: 15962: extern volatile __bit CCP5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j13.h: 15964: extern volatile __bit CCP5IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic18f27j13.h: 15966: extern volatile __bit CCP5IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic18f27j13.h: 15968: extern volatile __bit CCP5IP @ (((unsigned) &IPR4)*8) + 2;
[; ;pic18f27j13.h: 15970: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic18f27j13.h: 15972: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic18f27j13.h: 15974: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic18f27j13.h: 15976: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic18f27j13.h: 15978: extern volatile __bit CCP5MD @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f27j13.h: 15980: extern volatile __bit CCP5OD @ (((unsigned) &ODCON1)*8) + 4;
[; ;pic18f27j13.h: 15982: extern volatile __bit CCP6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j13.h: 15984: extern volatile __bit CCP6IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic18f27j13.h: 15986: extern volatile __bit CCP6IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic18f27j13.h: 15988: extern volatile __bit CCP6IP @ (((unsigned) &IPR4)*8) + 3;
[; ;pic18f27j13.h: 15990: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic18f27j13.h: 15992: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic18f27j13.h: 15994: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic18f27j13.h: 15996: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic18f27j13.h: 15998: extern volatile __bit CCP6MD @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f27j13.h: 16000: extern volatile __bit CCP6OD @ (((unsigned) &ODCON1)*8) + 5;
[; ;pic18f27j13.h: 16002: extern volatile __bit CCP7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j13.h: 16004: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic18f27j13.h: 16006: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic18f27j13.h: 16008: extern volatile __bit CCP7IP @ (((unsigned) &IPR4)*8) + 4;
[; ;pic18f27j13.h: 16010: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic18f27j13.h: 16012: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic18f27j13.h: 16014: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic18f27j13.h: 16016: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic18f27j13.h: 16018: extern volatile __bit CCP7MD @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f27j13.h: 16020: extern volatile __bit CCP7OD @ (((unsigned) &ODCON1)*8) + 6;
[; ;pic18f27j13.h: 16022: extern volatile __bit CCP8 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j13.h: 16024: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic18f27j13.h: 16026: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic18f27j13.h: 16028: extern volatile __bit CCP8IP @ (((unsigned) &IPR4)*8) + 5;
[; ;pic18f27j13.h: 16030: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic18f27j13.h: 16032: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic18f27j13.h: 16034: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic18f27j13.h: 16036: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic18f27j13.h: 16038: extern volatile __bit CCP8MD @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f27j13.h: 16040: extern volatile __bit CCP8OD @ (((unsigned) &ODCON1)*8) + 7;
[; ;pic18f27j13.h: 16042: extern volatile __bit CCP9 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j13.h: 16044: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic18f27j13.h: 16046: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic18f27j13.h: 16048: extern volatile __bit CCP9IP @ (((unsigned) &IPR4)*8) + 6;
[; ;pic18f27j13.h: 16050: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic18f27j13.h: 16052: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic18f27j13.h: 16054: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic18f27j13.h: 16056: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic18f27j13.h: 16058: extern volatile __bit CCP9MD @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f27j13.h: 16060: extern volatile __bit CCP9OD @ (((unsigned) &ODCON2)*8) + 2;
[; ;pic18f27j13.h: 16062: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f27j13.h: 16064: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f27j13.h: 16066: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f27j13.h: 16068: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f27j13.h: 16070: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f27j13.h: 16072: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f27j13.h: 16074: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j13.h: 16076: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f27j13.h: 16078: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f27j13.h: 16080: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f27j13.h: 16082: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f27j13.h: 16084: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j13.h: 16086: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j13.h: 16088: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j13.h: 16090: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j13.h: 16092: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f27j13.h: 16094: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f27j13.h: 16096: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f27j13.h: 16098: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f27j13.h: 16100: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f27j13.h: 16102: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f27j13.h: 16104: extern volatile __bit CM3IE @ (((unsigned) &PIE5)*8) + 5;
[; ;pic18f27j13.h: 16106: extern volatile __bit CM3IF @ (((unsigned) &PIR5)*8) + 5;
[; ;pic18f27j13.h: 16108: extern volatile __bit CM3IP @ (((unsigned) &IPR5)*8) + 5;
[; ;pic18f27j13.h: 16110: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f27j13.h: 16112: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f27j13.h: 16114: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f27j13.h: 16116: extern volatile __bit CMP1MD @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f27j13.h: 16118: extern volatile __bit CMP2MD @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f27j13.h: 16120: extern volatile __bit CMP3MD @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f27j13.h: 16122: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j13.h: 16124: extern volatile __bit CMPL03 @ (((unsigned) &PSTR3CON)*8) + 6;
[; ;pic18f27j13.h: 16126: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f27j13.h: 16128: extern volatile __bit CMPL13 @ (((unsigned) &PSTR3CON)*8) + 7;
[; ;pic18f27j13.h: 16130: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f27j13.h: 16132: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f27j13.h: 16134: extern volatile __bit COE3 @ (((unsigned) &CM3CON)*8) + 6;
[; ;pic18f27j13.h: 16136: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f27j13.h: 16138: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f27j13.h: 16140: extern volatile __bit CON3 @ (((unsigned) &CM3CON)*8) + 7;
[; ;pic18f27j13.h: 16142: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f27j13.h: 16144: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f27j13.h: 16146: extern volatile __bit COUT3 @ (((unsigned) &CMSTAT)*8) + 2;
[; ;pic18f27j13.h: 16148: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f27j13.h: 16150: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f27j13.h: 16152: extern volatile __bit CPOL3 @ (((unsigned) &CM3CON)*8) + 5;
[; ;pic18f27j13.h: 16154: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f27j13.h: 16156: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f27j13.h: 16158: extern volatile __bit CREF3 @ (((unsigned) &CM3CON)*8) + 2;
[; ;pic18f27j13.h: 16160: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f27j13.h: 16162: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f27j13.h: 16164: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f27j13.h: 16166: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f27j13.h: 16168: extern volatile __bit CTED1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j13.h: 16170: extern volatile __bit CTED2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j13.h: 16172: extern volatile __bit CTMUDS @ (((unsigned) &ODCON3)*8) + 7;
[; ;pic18f27j13.h: 16174: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f27j13.h: 16176: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f27j13.h: 16178: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f27j13.h: 16180: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f27j13.h: 16182: extern volatile __bit CTMUMD @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f27j13.h: 16184: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f27j13.h: 16186: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j13.h: 16188: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f27j13.h: 16190: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f27j13.h: 16192: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f27j13.h: 16194: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f27j13.h: 16196: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f27j13.h: 16198: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 16200: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f27j13.h: 16202: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f27j13.h: 16204: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f27j13.h: 16206: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f27j13.h: 16208: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f27j13.h: 16210: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16212: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16214: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16216: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16218: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16220: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f27j13.h: 16222: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic18f27j13.h: 16224: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic18f27j13.h: 16226: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f27j13.h: 16228: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f27j13.h: 16230: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f27j13.h: 16232: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f27j13.h: 16234: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic18f27j13.h: 16236: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic18f27j13.h: 16238: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic18f27j13.h: 16240: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic18f27j13.h: 16242: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic18f27j13.h: 16244: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic18f27j13.h: 16246: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic18f27j13.h: 16248: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic18f27j13.h: 16250: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic18f27j13.h: 16252: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic18f27j13.h: 16254: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic18f27j13.h: 16256: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic18f27j13.h: 16258: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic18f27j13.h: 16260: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic18f27j13.h: 16262: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f27j13.h: 16264: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f27j13.h: 16266: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f27j13.h: 16268: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f27j13.h: 16270: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f27j13.h: 16272: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f27j13.h: 16274: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16276: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f27j13.h: 16278: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f27j13.h: 16280: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f27j13.h: 16282: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f27j13.h: 16284: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f27j13.h: 16286: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f27j13.h: 16288: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f27j13.h: 16290: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f27j13.h: 16292: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f27j13.h: 16294: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f27j13.h: 16296: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f27j13.h: 16298: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j13.h: 16300: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j13.h: 16302: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j13.h: 16304: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f27j13.h: 16306: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f27j13.h: 16308: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f27j13.h: 16310: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16312: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16314: extern volatile __bit D_NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16316: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16318: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f27j13.h: 16320: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f27j13.h: 16322: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f27j13.h: 16324: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f27j13.h: 16326: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f27j13.h: 16328: extern volatile __bit ECCP1MD @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f27j13.h: 16330: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f27j13.h: 16332: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f27j13.h: 16334: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f27j13.h: 16336: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f27j13.h: 16338: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f27j13.h: 16340: extern volatile __bit ECCP2MD @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f27j13.h: 16342: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f27j13.h: 16344: extern volatile __bit ECCP3AS0 @ (((unsigned) &ECCP3AS)*8) + 4;
[; ;pic18f27j13.h: 16346: extern volatile __bit ECCP3AS1 @ (((unsigned) &ECCP3AS)*8) + 5;
[; ;pic18f27j13.h: 16348: extern volatile __bit ECCP3AS2 @ (((unsigned) &ECCP3AS)*8) + 6;
[; ;pic18f27j13.h: 16350: extern volatile __bit ECCP3ASE @ (((unsigned) &ECCP3AS)*8) + 7;
[; ;pic18f27j13.h: 16352: extern volatile __bit ECCP3MD @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f27j13.h: 16354: extern volatile __bit ECCP3OD @ (((unsigned) &ODCON1)*8) + 2;
[; ;pic18f27j13.h: 16356: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f27j13.h: 16358: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f27j13.h: 16360: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f27j13.h: 16362: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f27j13.h: 16364: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f27j13.h: 16366: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f27j13.h: 16368: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f27j13.h: 16370: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f27j13.h: 16372: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f27j13.h: 16374: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f27j13.h: 16376: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f27j13.h: 16378: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f27j13.h: 16380: extern volatile __bit EVPOL03 @ (((unsigned) &CM3CON)*8) + 3;
[; ;pic18f27j13.h: 16382: extern volatile __bit EVPOL05 @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f27j13.h: 16384: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f27j13.h: 16386: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f27j13.h: 16388: extern volatile __bit EVPOL13 @ (((unsigned) &CM3CON)*8) + 4;
[; ;pic18f27j13.h: 16390: extern volatile __bit EVPOL15 @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f27j13.h: 16392: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f27j13.h: 16394: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f27j13.h: 16396: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f27j13.h: 16398: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f27j13.h: 16400: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f27j13.h: 16402: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j13.h: 16404: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j13.h: 16406: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j13.h: 16408: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f27j13.h: 16410: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16412: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16414: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16416: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16418: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16420: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f27j13.h: 16422: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f27j13.h: 16424: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f27j13.h: 16426: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f27j13.h: 16428: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 16430: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f27j13.h: 16432: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f27j13.h: 16434: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f27j13.h: 16436: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f27j13.h: 16438: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f27j13.h: 16440: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16442: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16444: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 16446: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 16448: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j13.h: 16450: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j13.h: 16452: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j13.h: 16454: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j13.h: 16456: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f27j13.h: 16458: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f27j13.h: 16460: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j13.h: 16462: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f27j13.h: 16464: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f27j13.h: 16466: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f27j13.h: 16468: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f27j13.h: 16470: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f27j13.h: 16472: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f27j13.h: 16474: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f27j13.h: 16476: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f27j13.h: 16478: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f27j13.h: 16480: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f27j13.h: 16482: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f27j13.h: 16484: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f27j13.h: 16486: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f27j13.h: 16488: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f27j13.h: 16490: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f27j13.h: 16492: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f27j13.h: 16494: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f27j13.h: 16496: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f27j13.h: 16498: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f27j13.h: 16500: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f27j13.h: 16502: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f27j13.h: 16504: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f27j13.h: 16506: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f27j13.h: 16508: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f27j13.h: 16510: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f27j13.h: 16512: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f27j13.h: 16514: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f27j13.h: 16516: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f27j13.h: 16518: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f27j13.h: 16520: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f27j13.h: 16522: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f27j13.h: 16524: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f27j13.h: 16526: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f27j13.h: 16528: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f27j13.h: 16530: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f27j13.h: 16532: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f27j13.h: 16534: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f27j13.h: 16536: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f27j13.h: 16538: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f27j13.h: 16540: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f27j13.h: 16542: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f27j13.h: 16544: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f27j13.h: 16546: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f27j13.h: 16548: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f27j13.h: 16550: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f27j13.h: 16552: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j13.h: 16554: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j13.h: 16556: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j13.h: 16558: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j13.h: 16560: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f27j13.h: 16562: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f27j13.h: 16564: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f27j13.h: 16566: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f27j13.h: 16568: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f27j13.h: 16570: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f27j13.h: 16572: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f27j13.h: 16574: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f27j13.h: 16576: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f27j13.h: 16578: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f27j13.h: 16580: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f27j13.h: 16582: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f27j13.h: 16584: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f27j13.h: 16586: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f27j13.h: 16588: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f27j13.h: 16590: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f27j13.h: 16592: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f27j13.h: 16594: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f27j13.h: 16596: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f27j13.h: 16598: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f27j13.h: 16600: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f27j13.h: 16602: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f27j13.h: 16604: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f27j13.h: 16606: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f27j13.h: 16608: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f27j13.h: 16610: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f27j13.h: 16612: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f27j13.h: 16614: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f27j13.h: 16616: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f27j13.h: 16618: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f27j13.h: 16620: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f27j13.h: 16622: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f27j13.h: 16624: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f27j13.h: 16626: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f27j13.h: 16628: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f27j13.h: 16630: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f27j13.h: 16632: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f27j13.h: 16634: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f27j13.h: 16636: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f27j13.h: 16638: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f27j13.h: 16640: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f27j13.h: 16642: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f27j13.h: 16644: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f27j13.h: 16646: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f27j13.h: 16648: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f27j13.h: 16650: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f27j13.h: 16652: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f27j13.h: 16654: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f27j13.h: 16656: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 16658: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f27j13.h: 16660: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f27j13.h: 16662: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f27j13.h: 16664: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f27j13.h: 16666: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f27j13.h: 16668: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f27j13.h: 16670: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f27j13.h: 16672: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f27j13.h: 16674: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f27j13.h: 16676: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f27j13.h: 16678: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f27j13.h: 16680: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f27j13.h: 16682: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f27j13.h: 16684: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f27j13.h: 16686: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f27j13.h: 16688: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f27j13.h: 16690: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f27j13.h: 16692: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f27j13.h: 16694: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f27j13.h: 16696: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16698: extern volatile __bit NOT_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16700: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 16702: extern volatile __bit NOT_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 16704: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j13.h: 16706: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j13.h: 16708: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 16710: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j13.h: 16712: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j13.h: 16714: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j13.h: 16716: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j13.h: 16718: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j13.h: 16720: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 16722: extern volatile __bit NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j13.h: 16724: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f27j13.h: 16726: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f27j13.h: 16728: extern volatile __bit NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j13.h: 16730: extern volatile __bit NOT_T5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f27j13.h: 16732: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j13.h: 16734: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j13.h: 16736: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 16738: extern volatile __bit NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 16740: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 16742: extern volatile __bit NOT_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 16744: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f27j13.h: 16746: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f27j13.h: 16748: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j13.h: 16750: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j13.h: 16752: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f27j13.h: 16754: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f27j13.h: 16756: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f27j13.h: 16758: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f27j13.h: 16760: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f27j13.h: 16762: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f27j13.h: 16764: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f27j13.h: 16766: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f27j13.h: 16768: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f27j13.h: 16770: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f27j13.h: 16772: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f27j13.h: 16774: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f27j13.h: 16776: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f27j13.h: 16778: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f27j13.h: 16780: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f27j13.h: 16782: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f27j13.h: 16784: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j13.h: 16786: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j13.h: 16788: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j13.h: 16790: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j13.h: 16792: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j13.h: 16794: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j13.h: 16796: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j13.h: 16798: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j13.h: 16800: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j13.h: 16802: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j13.h: 16804: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j13.h: 16806: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f27j13.h: 16808: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f27j13.h: 16810: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j13.h: 16812: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f27j13.h: 16814: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f27j13.h: 16816: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f27j13.h: 16818: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f27j13.h: 16820: extern volatile __bit P3DC0 @ (((unsigned) &ECCP3DEL)*8) + 0;
[; ;pic18f27j13.h: 16822: extern volatile __bit P3DC1 @ (((unsigned) &ECCP3DEL)*8) + 1;
[; ;pic18f27j13.h: 16824: extern volatile __bit P3DC2 @ (((unsigned) &ECCP3DEL)*8) + 2;
[; ;pic18f27j13.h: 16826: extern volatile __bit P3DC3 @ (((unsigned) &ECCP3DEL)*8) + 3;
[; ;pic18f27j13.h: 16828: extern volatile __bit P3DC4 @ (((unsigned) &ECCP3DEL)*8) + 4;
[; ;pic18f27j13.h: 16830: extern volatile __bit P3DC5 @ (((unsigned) &ECCP3DEL)*8) + 5;
[; ;pic18f27j13.h: 16832: extern volatile __bit P3DC6 @ (((unsigned) &ECCP3DEL)*8) + 6;
[; ;pic18f27j13.h: 16834: extern volatile __bit P3M0 @ (((unsigned) &CCP3CON)*8) + 6;
[; ;pic18f27j13.h: 16836: extern volatile __bit P3M1 @ (((unsigned) &CCP3CON)*8) + 7;
[; ;pic18f27j13.h: 16838: extern volatile __bit P3RSEN @ (((unsigned) &ECCP3DEL)*8) + 7;
[; ;pic18f27j13.h: 16840: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j13.h: 16842: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j13.h: 16844: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f27j13.h: 16846: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f27j13.h: 16848: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f27j13.h: 16850: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f27j13.h: 16852: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f27j13.h: 16854: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f27j13.h: 16856: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f27j13.h: 16858: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f27j13.h: 16860: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f27j13.h: 16862: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f27j13.h: 16864: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f27j13.h: 16866: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j13.h: 16868: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j13.h: 16870: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f27j13.h: 16872: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f27j13.h: 16874: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f27j13.h: 16876: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j13.h: 16878: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j13.h: 16880: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f27j13.h: 16882: extern volatile __bit PMDADC @ (((unsigned) &PMDIS0)*8) + 0;
[; ;pic18f27j13.h: 16884: extern volatile __bit PMDCCP10 @ (((unsigned) &PMDIS3)*8) + 7;
[; ;pic18f27j13.h: 16886: extern volatile __bit PMDCCP4 @ (((unsigned) &PMDIS3)*8) + 1;
[; ;pic18f27j13.h: 16888: extern volatile __bit PMDCCP5 @ (((unsigned) &PMDIS3)*8) + 2;
[; ;pic18f27j13.h: 16890: extern volatile __bit PMDCCP6 @ (((unsigned) &PMDIS3)*8) + 3;
[; ;pic18f27j13.h: 16892: extern volatile __bit PMDCCP7 @ (((unsigned) &PMDIS3)*8) + 4;
[; ;pic18f27j13.h: 16894: extern volatile __bit PMDCCP8 @ (((unsigned) &PMDIS3)*8) + 5;
[; ;pic18f27j13.h: 16896: extern volatile __bit PMDCCP9 @ (((unsigned) &PMDIS3)*8) + 6;
[; ;pic18f27j13.h: 16898: extern volatile __bit PMDCMP1 @ (((unsigned) &PMDIS2)*8) + 0;
[; ;pic18f27j13.h: 16900: extern volatile __bit PMDCMP2 @ (((unsigned) &PMDIS2)*8) + 1;
[; ;pic18f27j13.h: 16902: extern volatile __bit PMDCMP3 @ (((unsigned) &PMDIS2)*8) + 2;
[; ;pic18f27j13.h: 16904: extern volatile __bit PMDCTMU @ (((unsigned) &PMDIS1)*8) + 6;
[; ;pic18f27j13.h: 16906: extern volatile __bit PMDECCP1 @ (((unsigned) &PMDIS0)*8) + 5;
[; ;pic18f27j13.h: 16908: extern volatile __bit PMDECCP2 @ (((unsigned) &PMDIS0)*8) + 6;
[; ;pic18f27j13.h: 16910: extern volatile __bit PMDECCP3 @ (((unsigned) &PMDIS0)*8) + 7;
[; ;pic18f27j13.h: 16912: extern volatile __bit PMDMSSP1 @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f27j13.h: 16914: extern volatile __bit PMDMSSP2 @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f27j13.h: 16916: extern volatile __bit PMDRTCC @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f27j13.h: 16918: extern volatile __bit PMDTMR1 @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f27j13.h: 16920: extern volatile __bit PMDTMR2 @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f27j13.h: 16922: extern volatile __bit PMDTMR3 @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f27j13.h: 16924: extern volatile __bit PMDTMR4 @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f27j13.h: 16926: extern volatile __bit PMDTMR5 @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f27j13.h: 16928: extern volatile __bit PMDTMR6 @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f27j13.h: 16930: extern volatile __bit PMDTMR8 @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f27j13.h: 16932: extern volatile __bit PMDUART1 @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f27j13.h: 16934: extern volatile __bit PMDUART2 @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f27j13.h: 16936: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j13.h: 16938: extern volatile __bit PRISD @ (((unsigned) &OSCCON2)*8) + 2;
[; ;pic18f27j13.h: 16940: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f27j13.h: 16942: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f27j13.h: 16944: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f27j13.h: 16946: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f27j13.h: 16948: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f27j13.h: 16950: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f27j13.h: 16952: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f27j13.h: 16954: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f27j13.h: 16956: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f27j13.h: 16958: extern volatile __bit PSS3AC0 @ (((unsigned) &ECCP3AS)*8) + 2;
[; ;pic18f27j13.h: 16960: extern volatile __bit PSS3AC1 @ (((unsigned) &ECCP3AS)*8) + 3;
[; ;pic18f27j13.h: 16962: extern volatile __bit PSS3BD0 @ (((unsigned) &ECCP3AS)*8) + 0;
[; ;pic18f27j13.h: 16964: extern volatile __bit PSS3BD1 @ (((unsigned) &ECCP3AS)*8) + 1;
[; ;pic18f27j13.h: 16966: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j13.h: 16968: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j13.h: 16970: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 16972: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j13.h: 16974: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 16976: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f27j13.h: 16978: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j13.h: 16980: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j13.h: 16982: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j13.h: 16984: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j13.h: 16986: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j13.h: 16988: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j13.h: 16990: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j13.h: 16992: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j13.h: 16994: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j13.h: 16996: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f27j13.h: 16998: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f27j13.h: 17000: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f27j13.h: 17002: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j13.h: 17004: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j13.h: 17006: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j13.h: 17008: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f27j13.h: 17010: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f27j13.h: 17012: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f27j13.h: 17014: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j13.h: 17016: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f27j13.h: 17018: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f27j13.h: 17020: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f27j13.h: 17022: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f27j13.h: 17024: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j13.h: 17026: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j13.h: 17028: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j13.h: 17030: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j13.h: 17032: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j13.h: 17034: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j13.h: 17036: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j13.h: 17038: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j13.h: 17040: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f27j13.h: 17042: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f27j13.h: 17044: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f27j13.h: 17046: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f27j13.h: 17048: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j13.h: 17050: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f27j13.h: 17052: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f27j13.h: 17054: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f27j13.h: 17056: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f27j13.h: 17058: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j13.h: 17060: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f27j13.h: 17062: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f27j13.h: 17064: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j13.h: 17066: extern volatile __bit RD165 @ (((unsigned) &T5CON)*8) + 1;
[; ;pic18f27j13.h: 17068: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 17070: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 17072: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j13.h: 17074: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f27j13.h: 17076: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f27j13.h: 17078: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j13.h: 17080: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f27j13.h: 17082: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f27j13.h: 17084: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f27j13.h: 17086: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f27j13.h: 17088: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f27j13.h: 17090: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f27j13.h: 17092: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f27j13.h: 17094: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f27j13.h: 17096: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j13.h: 17098: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j13.h: 17100: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f27j13.h: 17102: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j13.h: 17104: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j13.h: 17106: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f27j13.h: 17108: extern volatile __bit RP14 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f27j13.h: 17110: extern volatile __bit RP15 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j13.h: 17112: extern volatile __bit RP16 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j13.h: 17114: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j13.h: 17116: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j13.h: 17118: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 17120: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f27j13.h: 17122: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j13.h: 17124: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f27j13.h: 17126: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f27j13.h: 17128: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j13.h: 17130: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j13.h: 17132: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f27j13.h: 17134: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f27j13.h: 17136: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f27j13.h: 17138: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f27j13.h: 17140: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f27j13.h: 17142: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f27j13.h: 17144: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f27j13.h: 17146: extern volatile __bit RTCCMD @ (((unsigned) &PMDIS1)*8) + 5;
[; ;pic18f27j13.h: 17148: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f27j13.h: 17150: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f27j13.h: 17152: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f27j13.h: 17154: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f27j13.h: 17156: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f27j13.h: 17158: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f27j13.h: 17160: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f27j13.h: 17162: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f27j13.h: 17164: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f27j13.h: 17166: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 17168: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 17170: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 17172: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f27j13.h: 17174: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j13.h: 17176: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f27j13.h: 17178: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f27j13.h: 17180: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f27j13.h: 17182: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f27j13.h: 17184: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j13.h: 17186: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j13.h: 17188: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f27j13.h: 17190: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f27j13.h: 17192: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j13.h: 17194: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f27j13.h: 17196: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f27j13.h: 17198: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f27j13.h: 17200: extern volatile __bit R_NOT_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 17202: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 17204: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 17206: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 17208: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j13.h: 17210: extern volatile __bit SCK1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f27j13.h: 17212: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j13.h: 17214: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j13.h: 17216: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f27j13.h: 17218: extern volatile __bit SCL1 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f27j13.h: 17220: extern volatile __bit SCL2 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f27j13.h: 17222: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f27j13.h: 17224: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f27j13.h: 17226: extern volatile __bit SDA1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j13.h: 17228: extern volatile __bit SDA2 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f27j13.h: 17230: extern volatile __bit SDI1 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f27j13.h: 17232: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f27j13.h: 17234: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f27j13.h: 17236: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f27j13.h: 17238: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f27j13.h: 17240: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f27j13.h: 17242: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f27j13.h: 17244: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f27j13.h: 17246: extern volatile __bit SOSCDRV @ (((unsigned) &OSCCON2)*8) + 4;
[; ;pic18f27j13.h: 17248: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f27j13.h: 17250: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f27j13.h: 17252: extern volatile __bit SOSCEN5 @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f27j13.h: 17254: extern volatile __bit SOSCGO @ (((unsigned) &OSCCON2)*8) + 3;
[; ;pic18f27j13.h: 17256: extern volatile __bit SOSCRUN @ (((unsigned) &OSCCON2)*8) + 6;
[; ;pic18f27j13.h: 17258: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f27j13.h: 17260: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f27j13.h: 17262: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f27j13.h: 17264: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f27j13.h: 17266: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f27j13.h: 17268: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f27j13.h: 17270: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f27j13.h: 17272: extern volatile __bit SPI1MD @ (((unsigned) &PMDIS0)*8) + 1;
[; ;pic18f27j13.h: 17274: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f27j13.h: 17276: extern volatile __bit SPI2MD @ (((unsigned) &PMDIS0)*8) + 2;
[; ;pic18f27j13.h: 17278: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f27j13.h: 17280: extern volatile __bit SRC0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f27j13.h: 17282: extern volatile __bit SRC1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f27j13.h: 17284: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f27j13.h: 17286: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f27j13.h: 17288: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f27j13.h: 17290: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f27j13.h: 17292: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f27j13.h: 17294: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f27j13.h: 17296: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f27j13.h: 17298: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f27j13.h: 17300: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f27j13.h: 17302: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f27j13.h: 17304: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f27j13.h: 17306: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f27j13.h: 17308: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f27j13.h: 17310: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f27j13.h: 17312: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f27j13.h: 17314: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f27j13.h: 17316: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f27j13.h: 17318: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f27j13.h: 17320: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f27j13.h: 17322: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f27j13.h: 17324: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f27j13.h: 17326: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f27j13.h: 17328: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f27j13.h: 17330: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f27j13.h: 17332: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f27j13.h: 17334: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f27j13.h: 17336: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j13.h: 17338: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f27j13.h: 17340: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f27j13.h: 17342: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f27j13.h: 17344: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f27j13.h: 17346: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f27j13.h: 17348: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j13.h: 17350: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f27j13.h: 17352: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f27j13.h: 17354: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f27j13.h: 17356: extern volatile __bit STRA3 @ (((unsigned) &PSTR3CON)*8) + 0;
[; ;pic18f27j13.h: 17358: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f27j13.h: 17360: extern volatile __bit STRB3 @ (((unsigned) &PSTR3CON)*8) + 1;
[; ;pic18f27j13.h: 17362: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f27j13.h: 17364: extern volatile __bit STRC3 @ (((unsigned) &PSTR3CON)*8) + 2;
[; ;pic18f27j13.h: 17366: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f27j13.h: 17368: extern volatile __bit STRD3 @ (((unsigned) &PSTR3CON)*8) + 3;
[; ;pic18f27j13.h: 17370: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f27j13.h: 17372: extern volatile __bit STRSYNC3 @ (((unsigned) &PSTR3CON)*8) + 4;
[; ;pic18f27j13.h: 17374: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f27j13.h: 17376: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f27j13.h: 17378: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f27j13.h: 17380: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f27j13.h: 17382: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f27j13.h: 17384: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f27j13.h: 17386: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f27j13.h: 17388: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f27j13.h: 17390: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f27j13.h: 17392: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f27j13.h: 17394: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f27j13.h: 17396: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f27j13.h: 17398: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f27j13.h: 17400: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j13.h: 17402: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f27j13.h: 17404: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f27j13.h: 17406: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j13.h: 17408: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j13.h: 17410: extern volatile __bit T1GGO_NOT_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j13.h: 17412: extern volatile __bit T1GGO_nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j13.h: 17414: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f27j13.h: 17416: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f27j13.h: 17418: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f27j13.h: 17420: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f27j13.h: 17422: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f27j13.h: 17424: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f27j13.h: 17426: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f27j13.h: 17428: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f27j13.h: 17430: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f27j13.h: 17432: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f27j13.h: 17434: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f27j13.h: 17436: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f27j13.h: 17438: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f27j13.h: 17440: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f27j13.h: 17442: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f27j13.h: 17444: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f27j13.h: 17446: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f27j13.h: 17448: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f27j13.h: 17450: extern volatile __bit T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j13.h: 17452: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j13.h: 17454: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f27j13.h: 17456: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f27j13.h: 17458: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f27j13.h: 17460: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f27j13.h: 17462: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f27j13.h: 17464: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f27j13.h: 17466: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f27j13.h: 17468: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f27j13.h: 17470: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j13.h: 17472: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f27j13.h: 17474: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f27j13.h: 17476: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f27j13.h: 17478: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f27j13.h: 17480: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f27j13.h: 17482: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f27j13.h: 17484: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic18f27j13.h: 17486: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic18f27j13.h: 17488: extern volatile __bit T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j13.h: 17490: extern volatile __bit T5GGO @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j13.h: 17492: extern volatile __bit T5GGO_NOT_T5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j13.h: 17494: extern volatile __bit T5GGO_nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j13.h: 17496: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic18f27j13.h: 17498: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic18f27j13.h: 17500: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic18f27j13.h: 17502: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic18f27j13.h: 17504: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic18f27j13.h: 17506: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic18f27j13.h: 17508: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic18f27j13.h: 17510: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic18f27j13.h: 17512: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic18f27j13.h: 17514: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic18f27j13.h: 17516: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic18f27j13.h: 17518: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic18f27j13.h: 17520: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic18f27j13.h: 17522: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic18f27j13.h: 17524: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic18f27j13.h: 17526: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic18f27j13.h: 17528: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic18f27j13.h: 17530: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic18f27j13.h: 17532: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic18f27j13.h: 17534: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f27j13.h: 17536: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f27j13.h: 17538: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f27j13.h: 17540: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f27j13.h: 17542: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f27j13.h: 17544: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f27j13.h: 17546: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f27j13.h: 17548: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f27j13.h: 17550: extern volatile __bit TMR1GIE @ (((unsigned) &PIE5)*8) + 0;
[; ;pic18f27j13.h: 17552: extern volatile __bit TMR1GIF @ (((unsigned) &PIR5)*8) + 0;
[; ;pic18f27j13.h: 17554: extern volatile __bit TMR1GIP @ (((unsigned) &IPR5)*8) + 0;
[; ;pic18f27j13.h: 17556: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f27j13.h: 17558: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f27j13.h: 17560: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f27j13.h: 17562: extern volatile __bit TMR1MD @ (((unsigned) &PMDIS1)*8) + 1;
[; ;pic18f27j13.h: 17564: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f27j13.h: 17566: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f27j13.h: 17568: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f27j13.h: 17570: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f27j13.h: 17572: extern volatile __bit TMR2MD @ (((unsigned) &PMDIS1)*8) + 2;
[; ;pic18f27j13.h: 17574: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f27j13.h: 17576: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f27j13.h: 17578: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f27j13.h: 17580: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f27j13.h: 17582: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f27j13.h: 17584: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f27j13.h: 17586: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f27j13.h: 17588: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f27j13.h: 17590: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f27j13.h: 17592: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f27j13.h: 17594: extern volatile __bit TMR3MD @ (((unsigned) &PMDIS1)*8) + 3;
[; ;pic18f27j13.h: 17596: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f27j13.h: 17598: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f27j13.h: 17600: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f27j13.h: 17602: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f27j13.h: 17604: extern volatile __bit TMR4MD @ (((unsigned) &PMDIS1)*8) + 4;
[; ;pic18f27j13.h: 17606: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f27j13.h: 17608: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic18f27j13.h: 17610: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic18f27j13.h: 17612: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic18f27j13.h: 17614: extern volatile __bit TMR5GIE @ (((unsigned) &PIE5)*8) + 1;
[; ;pic18f27j13.h: 17616: extern volatile __bit TMR5GIF @ (((unsigned) &PIR5)*8) + 1;
[; ;pic18f27j13.h: 17618: extern volatile __bit TMR5GIP @ (((unsigned) &IPR5)*8) + 1;
[; ;pic18f27j13.h: 17620: extern volatile __bit TMR5IE @ (((unsigned) &PIE5)*8) + 2;
[; ;pic18f27j13.h: 17622: extern volatile __bit TMR5IF @ (((unsigned) &PIR5)*8) + 2;
[; ;pic18f27j13.h: 17624: extern volatile __bit TMR5IP @ (((unsigned) &IPR5)*8) + 2;
[; ;pic18f27j13.h: 17626: extern volatile __bit TMR5MD @ (((unsigned) &PMDIS2)*8) + 3;
[; ;pic18f27j13.h: 17628: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic18f27j13.h: 17630: extern volatile __bit TMR6IE @ (((unsigned) &PIE5)*8) + 3;
[; ;pic18f27j13.h: 17632: extern volatile __bit TMR6IF @ (((unsigned) &PIR5)*8) + 3;
[; ;pic18f27j13.h: 17634: extern volatile __bit TMR6IP @ (((unsigned) &IPR5)*8) + 3;
[; ;pic18f27j13.h: 17636: extern volatile __bit TMR6MD @ (((unsigned) &PMDIS2)*8) + 4;
[; ;pic18f27j13.h: 17638: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic18f27j13.h: 17640: extern volatile __bit TMR8IE @ (((unsigned) &PIE5)*8) + 4;
[; ;pic18f27j13.h: 17642: extern volatile __bit TMR8IF @ (((unsigned) &PIR5)*8) + 4;
[; ;pic18f27j13.h: 17644: extern volatile __bit TMR8IP @ (((unsigned) &IPR5)*8) + 4;
[; ;pic18f27j13.h: 17646: extern volatile __bit TMR8MD @ (((unsigned) &PMDIS2)*8) + 6;
[; ;pic18f27j13.h: 17648: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic18f27j13.h: 17650: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j13.h: 17652: extern volatile __bit TRIGSEL0 @ (((unsigned) &ADCTRIG)*8) + 0;
[; ;pic18f27j13.h: 17654: extern volatile __bit TRIGSEL1 @ (((unsigned) &ADCTRIG)*8) + 1;
[; ;pic18f27j13.h: 17656: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f27j13.h: 17658: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f27j13.h: 17660: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f27j13.h: 17662: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f27j13.h: 17664: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f27j13.h: 17666: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f27j13.h: 17668: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f27j13.h: 17670: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f27j13.h: 17672: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f27j13.h: 17674: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f27j13.h: 17676: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f27j13.h: 17678: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f27j13.h: 17680: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f27j13.h: 17682: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f27j13.h: 17684: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f27j13.h: 17686: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f27j13.h: 17688: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f27j13.h: 17690: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f27j13.h: 17692: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f27j13.h: 17694: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f27j13.h: 17696: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f27j13.h: 17698: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f27j13.h: 17700: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f27j13.h: 17702: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f27j13.h: 17704: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f27j13.h: 17706: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f27j13.h: 17708: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f27j13.h: 17710: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f27j13.h: 17712: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f27j13.h: 17714: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f27j13.h: 17716: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f27j13.h: 17718: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f27j13.h: 17720: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f27j13.h: 17722: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f27j13.h: 17724: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f27j13.h: 17726: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j13.h: 17728: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f27j13.h: 17730: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f27j13.h: 17732: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j13.h: 17734: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f27j13.h: 17736: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j13.h: 17738: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f27j13.h: 17740: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f27j13.h: 17742: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f27j13.h: 17744: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f27j13.h: 17746: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f27j13.h: 17748: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j13.h: 17750: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f27j13.h: 17752: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f27j13.h: 17754: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f27j13.h: 17756: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f27j13.h: 17758: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f27j13.h: 17760: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f27j13.h: 17762: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f27j13.h: 17764: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f27j13.h: 17766: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f27j13.h: 17768: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f27j13.h: 17770: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f27j13.h: 17772: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f27j13.h: 17774: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f27j13.h: 17776: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f27j13.h: 17778: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f27j13.h: 17780: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f27j13.h: 17782: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f27j13.h: 17784: extern volatile __bit UART1MD @ (((unsigned) &PMDIS0)*8) + 3;
[; ;pic18f27j13.h: 17786: extern volatile __bit UART2MD @ (((unsigned) &PMDIS0)*8) + 4;
[; ;pic18f27j13.h: 17788: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f27j13.h: 17790: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f27j13.h: 17792: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f27j13.h: 17794: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f27j13.h: 17796: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j13.h: 17798: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f27j13.h: 17800: extern volatile __bit VBG @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f27j13.h: 17802: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f27j13.h: 17804: extern volatile __bit VBGOE @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic18f27j13.h: 17806: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f27j13.h: 17808: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f27j13.h: 17810: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f27j13.h: 17812: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f27j13.h: 17814: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f27j13.h: 17816: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f27j13.h: 17818: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f27j13.h: 17820: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f27j13.h: 17822: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f27j13.h: 17824: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f27j13.h: 17826: extern volatile __bit WAITB0 @ (((unsigned) &RTCVALH)*8) + 6;
[; ;pic18f27j13.h: 17828: extern volatile __bit WAITB1 @ (((unsigned) &RTCVALH)*8) + 7;
[; ;pic18f27j13.h: 17830: extern volatile __bit WAITE0 @ (((unsigned) &RTCVALH)*8) + 0;
[; ;pic18f27j13.h: 17832: extern volatile __bit WAITE1 @ (((unsigned) &RTCVALH)*8) + 1;
[; ;pic18f27j13.h: 17834: extern volatile __bit WAITM0 @ (((unsigned) &RTCVALH)*8) + 2;
[; ;pic18f27j13.h: 17836: extern volatile __bit WAITM1 @ (((unsigned) &RTCVALH)*8) + 3;
[; ;pic18f27j13.h: 17838: extern volatile __bit WAITM2 @ (((unsigned) &RTCVALH)*8) + 4;
[; ;pic18f27j13.h: 17840: extern volatile __bit WAITM3 @ (((unsigned) &RTCVALH)*8) + 5;
[; ;pic18f27j13.h: 17842: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f27j13.h: 17844: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f27j13.h: 17846: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f27j13.h: 17848: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f27j13.h: 17850: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f27j13.h: 17852: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f27j13.h: 17854: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f27j13.h: 17856: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f27j13.h: 17858: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f27j13.h: 17860: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f27j13.h: 17862: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f27j13.h: 17864: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 17866: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 17868: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f27j13.h: 17870: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f27j13.h: 17872: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f27j13.h: 17874: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f27j13.h: 17876: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f27j13.h: 17878: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f27j13.h: 17880: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f27j13.h: 17882: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f27j13.h: 17884: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f27j13.h: 17886: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f27j13.h: 17888: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f27j13.h: 17890: extern volatile __bit nT1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f27j13.h: 17892: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f27j13.h: 17894: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f27j13.h: 17896: extern volatile __bit nT5DONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic18f27j13.h: 17898: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic18f27j13.h: 17900: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f27j13.h: 17902: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f27j13.h: 17904: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 17906: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f27j13.h: 17908: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f27j13.h: 17910: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 161: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 163: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 165: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;dmx.h: 80: extern void dmx_init(void);
[; ;dmx.h: 89: extern void dmx_interrupt(void);
[; ;dmx.h: 106: extern void dmx_set_start(uint8_t start);
[; ;dmx.h: 118: extern void dmx_timer_interrupt(void);
[; ;dmx.h: 127: extern uint8_t dmx_timer_ms(void);
[; ;dmx.h: 134: extern uint16_t dmx_ms_count(void);
[; ;dmx.h: 141: extern void dmx_ms_clear(void);
[; ;dmx.h: 148: extern uint8_t dmx_timer_sec(void);
[; ;dmx.h: 155: extern uint8_t dmx_sec_count(void);
[; ;dmx.h: 162: extern void dmx_sec_clear(void);
[; ;dmx.h: 278: extern  void dmx_rx_interrupt(void);
[; ;dmx.h: 291: extern void dmx_rx_set_start(uint8_t cmd);
[; ;dmx.h: 300: extern uint8_t dmx_rx_get_start(void);
[; ;dmx.h: 313: extern  void dmx_set_address(uint16_t base);
[; ;dmx.h: 323: extern  uint16_t dmx_get_address(void);
[; ;dmx.h: 332: extern uint8_t dmx_new_data(void);
[; ;dmx.h: 342: extern uint8_t dmx_read_byte(uint8_t offset);
[; ;dmx.h: 355: extern uint8_t dmx_read( uint8_t offset, uint8_t *data, uint8_t num);
[; ;dmx.h: 367: extern uint8_t dmx_rx_timeout(void);
"72 dmx.c
[v _DMX_RxData `Vuc ~T0 @X0 -> 6 `i e ]
[; ;dmx.c: 72: volatile uint8_t DMX_RxData[6];
"74
[v _DMX_RxChannel `ui ~T0 @X0 1 e ]
[i _DMX_RxChannel
-> -> 0 `i `ui
]
[; ;dmx.c: 74: uint16_t DMX_RxChannel=0;
"76
[v _DMX_RxStart `uc ~T0 @X0 1 e ]
[i _DMX_RxStart
-> -> 0 `i `uc
]
[; ;dmx.c: 76: uint8_t DMX_RxStart=0;
"78
[v _DMX_RxAddrCount `Vui ~T0 @X0 1 e ]
[i _DMX_RxAddrCount
-> -> 0 `i `ui
]
[; ;dmx.c: 78: volatile uint16_t DMX_RxAddrCount=0;
"80
[v _DMX_RxDataPtr `*Vuc ~T0 @X0 1 e ]
[; ;dmx.c: 80: volatile uint8_t *DMX_RxDataPtr;
"82
[v _DMX_RxState `Vuc ~T0 @X0 1 e ]
[i _DMX_RxState
-> -> 0 `i `uc
]
[; ;dmx.c: 82: volatile uint8_t DMX_RxState=0;
"84
[v _DMX_RxTimer `Vui ~T0 @X0 1 e ]
[i _DMX_RxTimer
-> -> 0 `i `ui
]
[; ;dmx.c: 84: volatile uint16_t DMX_RxTimer=0;
"114
[v _DMX_TimerState `Vuc ~T0 @X0 1 e ]
[i _DMX_TimerState
-> -> 0 `i `uc
]
[; ;dmx.c: 114: volatile uint8_t DMX_TimerState=0;
[; ;dmx.c: 116: typedef struct
[; ;dmx.c: 117: {
[; ;dmx.c: 118: union
[; ;dmx.c: 119: {
[; ;dmx.c: 120: struct
[; ;dmx.c: 121: {
[; ;dmx.c: 122: unsigned int MS :1;
[; ;dmx.c: 123: unsigned int SEC :1;
[; ;dmx.c: 124: unsigned int MIN :1;
[; ;dmx.c: 125: unsigned int HR :1;
[; ;dmx.c: 127: unsigned int BREAK :1;
[; ;dmx.c: 128: unsigned int MAB :1;
[; ;dmx.c: 129: unsigned int spare :2;
[; ;dmx.c: 130: };
[; ;dmx.c: 131: uint8_t flags;
[; ;dmx.c: 132: };
[; ;dmx.c: 134: uint16_t MS_Count;
[; ;dmx.c: 135: uint8_t SEC_Count;
[; ;dmx.c: 136: uint8_t MIN_Count;
[; ;dmx.c: 137: uint8_t HR_Count;
[; ;dmx.c: 140: }DMX_TIMER_DATA;
"142
[v _DMX_Timer `VS761 ~T0 @X0 1 e ]
[; ;dmx.c: 142: volatile DMX_TIMER_DATA DMX_Timer;
[; ;dmx.c: 148: typedef struct
[; ;dmx.c: 149: {
[; ;dmx.c: 152: unsigned int RxNew :1;
[; ;dmx.c: 154: unsigned int RxBreak :1;
[; ;dmx.c: 156: unsigned int RxStart :1;
[; ;dmx.c: 158: unsigned int RxTimeout :1;
[; ;dmx.c: 162: unsigned int TxRunning :1;
[; ;dmx.c: 164: unsigned int TxBREAK :1;
[; ;dmx.c: 166: unsigned int TxMAB :1;
[; ;dmx.c: 169: unsigned int TxDone :1;
[; ;dmx.c: 172: }DMX_FLAGS;
"175
[v _DMX_Flags `VS764 ~T0 @X0 1 e ]
[; ;dmx.c: 175: volatile DMX_FLAGS DMX_Flags;
"187
[v _dmx_init `(v ~T0 @X0 1 ef ]
"188
{
[; ;dmx.c: 187: void dmx_init(void)
[; ;dmx.c: 188: {
[e :U _dmx_init ]
[f ]
"189
[v _load `ui ~T0 @X0 1 a ]
[; ;dmx.c: 189: uint16_t load;
[; ;dmx.c: 202: SPBRG1 = 11;
"202
[e = _SPBRG1 -> -> 11 `i `uc ]
[; ;dmx.c: 203: SPBRGH1 = 0;
"203
[e = _SPBRGH1 -> -> 0 `i `uc ]
[; ;dmx.c: 205: BAUDCON1 = 0b00000000 | (1<<3);
"205
[e = _BAUDCON1 -> | -> 0 `i << -> 1 `i -> 3 `i `uc ]
[; ;dmx.c: 206: RCSTA1 = 0b10000000 | (1 <<4);
"206
[e = _RCSTA1 -> | -> 128 `i << -> 1 `i -> 4 `i `uc ]
[; ;dmx.c: 207: TXSTA1 = 0b01000001 | (0 <<5) | (0 << 2 );
"207
[e = _TXSTA1 -> | | -> 65 `i << -> 0 `i -> 5 `i << -> 0 `i -> 2 `i `uc ]
[; ;dmx.c: 212: for(load=0; load<6;load++)
"212
{
[e = _load -> -> 0 `i `ui ]
[e $ < _load -> -> 6 `i `ui 766  ]
[e $U 767  ]
"213
[e :U 766 ]
[; ;dmx.c: 213: {
{
[; ;dmx.c: 214: DMX_RxData[load]=0;
"214
[e = *U + &U _DMX_RxData * -> _load `ux -> -> # *U &U _DMX_RxData `ui `ux -> -> 0 `i `uc ]
"215
}
"212
[e ++ _load -> -> 1 `i `ui ]
[e $ < _load -> -> 6 `i `ui 766  ]
[e :U 767 ]
"215
}
[; ;dmx.c: 215: }
[; ;dmx.c: 217: DMX_RxChannel=0;
"217
[e = _DMX_RxChannel -> -> 0 `i `ui ]
[; ;dmx.c: 218: DMX_RxStart=0;
"218
[e = _DMX_RxStart -> -> 0 `i `uc ]
[; ;dmx.c: 219: DMX_RxAddrCount=0;
"219
[e = _DMX_RxAddrCount -> -> 0 `i `ui ]
[; ;dmx.c: 220: DMX_RxState=0;
"220
[e = _DMX_RxState -> -> 0 `i `uc ]
[; ;dmx.c: 221: DMX_RxDataPtr = &DMX_RxData[0];
"221
[e = _DMX_RxDataPtr &U *U + &U _DMX_RxData * -> -> -> 0 `i `ui `ux -> -> # *U &U _DMX_RxData `ui `ux ]
[; ;dmx.c: 224: DMX_RxChannel=0xFFFF;
"224
[e = _DMX_RxChannel -> 65535 `ui ]
[; ;dmx.c: 225: load=RCREG1;
"225
[e = _load -> _RCREG1 `ui ]
[; ;dmx.c: 226: load=RCREG1;
"226
[e = _load -> _RCREG1 `ui ]
[; ;dmx.c: 228: RC1IE=1;
"228
[e = _RC1IE -> -> 1 `i `b ]
[; ;dmx.c: 265: DMX_TimerState=0;
"265
[e = _DMX_TimerState -> -> 0 `i `uc ]
[; ;dmx.c: 267: DMX_Timer.HR_Count=0;
"267
[e = . _DMX_Timer 4 -> -> 0 `i `uc ]
[; ;dmx.c: 268: DMX_Timer.MIN_Count=0;
"268
[e = . _DMX_Timer 3 -> -> 0 `i `uc ]
[; ;dmx.c: 269: DMX_Timer.SEC_Count=0;
"269
[e = . _DMX_Timer 2 -> -> 0 `i `uc ]
[; ;dmx.c: 270: DMX_Timer.flags=0;
"270
[e = . . _DMX_Timer 0 1 -> -> 0 `i `uc ]
[; ;dmx.c: 273: TMR1=0xFc17;
"273
[e = _TMR1 -> -> 64535 `ui `us ]
[; ;dmx.c: 274: T1CON=0b00110001;
"274
[e = _T1CON -> -> 49 `i `uc ]
[; ;dmx.c: 275: TMR1IF=0;
"275
[e = _TMR1IF -> -> 0 `i `b ]
[; ;dmx.c: 276: TMR1IE=1;
"276
[e = _TMR1IE -> -> 1 `i `b ]
[; ;dmx.c: 282: PEIE=1;
"282
[e = _PEIE -> -> 1 `i `b ]
[; ;dmx.c: 284: }
"284
[e :UE 765 ]
}
"304
[v _dmx_set_start `(v ~T0 @X0 1 ef1`uc ]
"305
{
[; ;dmx.c: 304: void dmx_set_start(uint8_t start)
[; ;dmx.c: 305: {
[e :U _dmx_set_start ]
"304
[v _start `uc ~T0 @X0 1 r1 ]
"305
[f ]
[; ;dmx.c: 311: DMX_RxStart = start;
"311
[e = _DMX_RxStart _start ]
[; ;dmx.c: 313: }
"313
[e :UE 769 ]
}
"322
[v _dmx_interrupt `(v ~T0 @X0 1 ef ]
"323
{
[; ;dmx.c: 322: void dmx_interrupt(void)
[; ;dmx.c: 323: {
[e :U _dmx_interrupt ]
[f ]
[; ;dmx.c: 325: dmx_timer_interrupt();
"325
[e ( _dmx_timer_interrupt ..  ]
[; ;dmx.c: 329: dmx_rx_interrupt();
"329
[e ( _dmx_rx_interrupt ..  ]
[; ;dmx.c: 337: }
"337
[e :UE 770 ]
}
[; ;dmx.c: 342: enum
[; ;dmx.c: 343: {
[; ;dmx.c: 344: TIMER_1MS,
[; ;dmx.c: 345: TIMER_BREAK,
[; ;dmx.c: 346: TIMER_MAB,
[; ;dmx.c: 347: TIMER_FILL
[; ;dmx.c: 348: };
"350
[v _dmx_timer_interrupt `(v ~T0 @X0 1 ef ]
"351
{
[; ;dmx.c: 350: void dmx_timer_interrupt(void)
[; ;dmx.c: 351: {
[e :U _dmx_timer_interrupt ]
[f ]
[; ;dmx.c: 352: if(TMR1IE && TMR1IF)
"352
[e $ ! && _TMR1IE _TMR1IF 772  ]
[; ;dmx.c: 353: {
"353
{
[; ;dmx.c: 354: TMR1IF=0;
"354
[e = _TMR1IF -> -> 0 `i `b ]
[; ;dmx.c: 356: switch(DMX_TimerState)
"356
[e $U 774  ]
[; ;dmx.c: 357: {
"357
{
[; ;dmx.c: 358: default:
"358
[e :U 775 ]
[; ;dmx.c: 359: DMX_TimerState=TIMER_1MS;
"359
[e = _DMX_TimerState -> . `E6649 0 `uc ]
[; ;dmx.c: 361: case TIMER_1MS:
"361
[e :U 776 ]
[; ;dmx.c: 375: TMR1 = 0xFc17;
"375
[e = _TMR1 -> -> 64535 `ui `us ]
[; ;dmx.c: 379: DMX_RxTimer++;
"379
[e ++ _DMX_RxTimer -> -> 1 `i `ui ]
[; ;dmx.c: 380: if(DMX_RxTimer == 1200)
"380
[e $ ! == _DMX_RxTimer -> -> 1200 `i `ui 777  ]
[; ;dmx.c: 381: {
"381
{
[; ;dmx.c: 382: DMX_RxTimer = 1200 + 1;
"382
[e = _DMX_RxTimer -> + -> 1200 `i -> 1 `i `ui ]
[; ;dmx.c: 383: DMX_Flags.RxTimeout=1;
"383
[e = . _DMX_Flags 3 -> -> 1 `i `uc ]
"384
}
[e :U 777 ]
[; ;dmx.c: 384: }
[; ;dmx.c: 387: DMX_Timer.MS_Count++;
"387
[e ++ . _DMX_Timer 1 -> -> 1 `i `ui ]
[; ;dmx.c: 388: DMX_Timer.MS=1;
"388
[e = . . . _DMX_Timer 0 0 0 -> -> 1 `i `uc ]
[; ;dmx.c: 389: if(DMX_Timer.MS_Count==1000)
"389
[e $ ! == . _DMX_Timer 1 -> -> 1000 `i `ui 778  ]
[; ;dmx.c: 390: {
"390
{
[; ;dmx.c: 391: DMX_Timer.MS_Count=0;
"391
[e = . _DMX_Timer 1 -> -> 0 `i `ui ]
[; ;dmx.c: 392: DMX_Timer.SEC_Count++;
"392
[e ++ . _DMX_Timer 2 -> -> 1 `i `uc ]
[; ;dmx.c: 393: DMX_Timer.SEC=1;
"393
[e = . . . _DMX_Timer 0 0 1 -> -> 1 `i `uc ]
[; ;dmx.c: 394: if(DMX_Timer.SEC_Count==60)
"394
[e $ ! == -> . _DMX_Timer 2 `i -> 60 `i 779  ]
[; ;dmx.c: 395: {
"395
{
[; ;dmx.c: 396: DMX_Timer.SEC_Count=0;
"396
[e = . _DMX_Timer 2 -> -> 0 `i `uc ]
[; ;dmx.c: 397: DMX_Timer.MIN_Count++;
"397
[e ++ . _DMX_Timer 3 -> -> 1 `i `uc ]
[; ;dmx.c: 398: DMX_Timer.MIN=1;
"398
[e = . . . _DMX_Timer 0 0 2 -> -> 1 `i `uc ]
[; ;dmx.c: 400: if(DMX_Timer.MIN_Count==60)
"400
[e $ ! == -> . _DMX_Timer 3 `i -> 60 `i 780  ]
[; ;dmx.c: 401: {
"401
{
[; ;dmx.c: 402: DMX_Timer.MIN_Count=0;
"402
[e = . _DMX_Timer 3 -> -> 0 `i `uc ]
[; ;dmx.c: 403: DMX_Timer.HR_Count++;
"403
[e ++ . _DMX_Timer 4 -> -> 1 `i `uc ]
[; ;dmx.c: 404: DMX_Timer.HR=1;
"404
[e = . . . _DMX_Timer 0 0 3 -> -> 1 `i `uc ]
"405
}
[e :U 780 ]
"406
}
[e :U 779 ]
"407
}
[e :U 778 ]
[; ;dmx.c: 405: }
[; ;dmx.c: 406: }
[; ;dmx.c: 407: }
[; ;dmx.c: 408: break;
"408
[e $U 773  ]
"426
}
[; ;dmx.c: 426: }
[e $U 773  ]
"356
[e :U 774 ]
[e [\ _DMX_TimerState , $ -> . `E6649 0 `uc 776
 775 ]
"426
[e :U 773 ]
"427
}
[e :U 772 ]
[; ;dmx.c: 427: }
[; ;dmx.c: 430: }
"430
[e :UE 771 ]
}
"434
[v _dmx_timer_ms `(uc ~T0 @X0 1 ef ]
"435
{
[; ;dmx.c: 434: uint8_t dmx_timer_ms(void)
[; ;dmx.c: 435: {
[e :U _dmx_timer_ms ]
[f ]
[; ;dmx.c: 436: if(DMX_Timer.MS)
"436
[e $ ! != -> . . . _DMX_Timer 0 0 0 `i -> -> -> 0 `i `Vuc `i 782  ]
[; ;dmx.c: 437: {
"437
{
[; ;dmx.c: 438: DMX_Timer.MS=0;
"438
[e = . . . _DMX_Timer 0 0 0 -> -> 0 `i `uc ]
[; ;dmx.c: 439: return(1);
"439
[e ) -> -> 1 `i `uc ]
[e $UE 781  ]
"440
}
[e :U 782 ]
[; ;dmx.c: 440: }
[; ;dmx.c: 441: return(0);
"441
[e ) -> -> 0 `i `uc ]
[e $UE 781  ]
[; ;dmx.c: 442: }
"442
[e :UE 781 ]
}
"444
[v _dmx_ms_count `(ui ~T0 @X0 1 ef ]
"445
{
[; ;dmx.c: 444: uint16_t dmx_ms_count(void)
[; ;dmx.c: 445: {
[e :U _dmx_ms_count ]
[f ]
[; ;dmx.c: 446: return(DMX_Timer.MS_Count);
"446
[e ) . _DMX_Timer 1 ]
[e $UE 783  ]
[; ;dmx.c: 447: }
"447
[e :UE 783 ]
}
"449
[v _dmx_ms_clear `(v ~T0 @X0 1 ef ]
"450
{
[; ;dmx.c: 449: void dmx_ms_clear(void)
[; ;dmx.c: 450: {
[e :U _dmx_ms_clear ]
[f ]
[; ;dmx.c: 451: DMX_Timer.MS_Count=0;
"451
[e = . _DMX_Timer 1 -> -> 0 `i `ui ]
[; ;dmx.c: 452: }
"452
[e :UE 784 ]
}
"455
[v _dmx_timer_sec `(uc ~T0 @X0 1 ef ]
"456
{
[; ;dmx.c: 455: uint8_t dmx_timer_sec(void)
[; ;dmx.c: 456: {
[e :U _dmx_timer_sec ]
[f ]
[; ;dmx.c: 457: if(DMX_Timer.SEC)
"457
[e $ ! != -> . . . _DMX_Timer 0 0 1 `i -> -> -> 0 `i `Vuc `i 786  ]
[; ;dmx.c: 458: {
"458
{
[; ;dmx.c: 459: DMX_Timer.SEC=0;
"459
[e = . . . _DMX_Timer 0 0 1 -> -> 0 `i `uc ]
[; ;dmx.c: 460: return(1);
"460
[e ) -> -> 1 `i `uc ]
[e $UE 785  ]
"461
}
[e :U 786 ]
[; ;dmx.c: 461: }
[; ;dmx.c: 462: return(0);
"462
[e ) -> -> 0 `i `uc ]
[e $UE 785  ]
[; ;dmx.c: 463: }
"463
[e :UE 785 ]
}
"466
[v _dmx_sec_count `(uc ~T0 @X0 1 ef ]
"467
{
[; ;dmx.c: 466: uint8_t dmx_sec_count(void)
[; ;dmx.c: 467: {
[e :U _dmx_sec_count ]
[f ]
[; ;dmx.c: 468: return(DMX_Timer.SEC_Count);
"468
[e ) . _DMX_Timer 2 ]
[e $UE 787  ]
[; ;dmx.c: 469: }
"469
[e :UE 787 ]
}
"471
[v _dmx_sec_clear `(v ~T0 @X0 1 ef ]
"472
{
[; ;dmx.c: 471: void dmx_sec_clear(void)
[; ;dmx.c: 472: {
[e :U _dmx_sec_clear ]
[f ]
[; ;dmx.c: 473: DMX_Timer.SEC_Count=0;
"473
[e = . _DMX_Timer 2 -> -> 0 `i `uc ]
[; ;dmx.c: 474: }
"474
[e :UE 788 ]
}
[; ;dmx.c: 710: enum
[; ;dmx.c: 711: {
[; ;dmx.c: 712: RX_WAIT_FOR_BREAK,
[; ;dmx.c: 713: RX_WAIT_FOR_START,
[; ;dmx.c: 714: RX_READ_DATA
[; ;dmx.c: 715: };
"717
[v _toggle `(v ~T0 @X0 1 ef ]
"718
{
[; ;dmx.c: 717: void toggle()
[; ;dmx.c: 718: {
[e :U _toggle ]
[f ]
[; ;dmx.c: 719: if(RC3)
"719
[e $ ! _RC3 790  ]
[; ;dmx.c: 720: RC3=0;
"720
[e = _RC3 -> -> 0 `i `b ]
[e $U 791  ]
"721
[e :U 790 ]
[; ;dmx.c: 721: else
[; ;dmx.c: 722: RC3=1;
"722
[e = _RC3 -> -> 1 `i `b ]
[e :U 791 ]
[; ;dmx.c: 723: }
"723
[e :UE 789 ]
}
"725
[v _dmx_rx_interrupt `(v ~T0 @X0 1 ef ]
"726
{
[; ;dmx.c: 725: void dmx_rx_interrupt(void)
[; ;dmx.c: 726: {
[e :U _dmx_rx_interrupt ]
[f ]
"727
[v _RxDat `uc ~T0 @X0 1 a ]
[; ;dmx.c: 727: uint8_t RxDat;
[; ;dmx.c: 729: if(RC1IE & RC1IF)
"729
[e $ ! & _RC1IE _RC1IF 793  ]
[; ;dmx.c: 730: {
"730
{
[; ;dmx.c: 731: RC1IF=0;
"731
[e = _RC1IF -> -> 0 `i `b ]
[; ;dmx.c: 734: if(RCSTA1bits.FERR)
"734
[e $ ! != -> . . _RCSTA1bits 0 2 `i -> -> -> 0 `i `Vuc `i 794  ]
[; ;dmx.c: 735: {
"735
{
[; ;dmx.c: 736: RxDat=RCREG1;
"736
[e = _RxDat _RCREG1 ]
[; ;dmx.c: 737: DMX_Flags.RxBreak=1;
"737
[e = . _DMX_Flags 1 -> -> 1 `i `uc ]
[; ;dmx.c: 738: if(DMX_RxState==RX_READ_DATA)
"738
[e $ ! == -> _DMX_RxState `i -> . `E6661 2 `i 795  ]
[; ;dmx.c: 739: TXREG1=0xAA;
"739
[e = _TXREG1 -> -> 170 `i `uc ]
[e :U 795 ]
[; ;dmx.c: 740: DMX_RxState=RX_WAIT_FOR_START;
"740
[e = _DMX_RxState -> . `E6661 1 `uc ]
[; ;dmx.c: 741: DMX_RxTimer=0;
"741
[e = _DMX_RxTimer -> -> 0 `i `ui ]
"747
}
[e :U 794 ]
[; ;dmx.c: 747: }
[; ;dmx.c: 749: switch(DMX_RxState)
"749
[e $U 797  ]
[; ;dmx.c: 750: {
"750
{
[; ;dmx.c: 751: case RX_WAIT_FOR_BREAK:
"751
[e :U 798 ]
[; ;dmx.c: 752: RxDat=RCREG1;
"752
[e = _RxDat _RCREG1 ]
[; ;dmx.c: 753: TXREG1=0xaa;
"753
[e = _TXREG1 -> -> 170 `i `uc ]
[; ;dmx.c: 754: break;
"754
[e $U 796  ]
[; ;dmx.c: 756: case RX_WAIT_FOR_START:
"756
[e :U 799 ]
[; ;dmx.c: 758: if(RC1IF)
"758
[e $ ! _RC1IF 800  ]
[; ;dmx.c: 759: {
"759
{
[; ;dmx.c: 760: RxDat=RCREG1;
"760
[e = _RxDat _RCREG1 ]
[; ;dmx.c: 761: TXREG1=RxDat;
"761
[e = _TXREG1 _RxDat ]
[; ;dmx.c: 763: if(RxDat==DMX_RxStart)
"763
[e $ ! == -> _RxDat `i -> _DMX_RxStart `i 801  ]
[; ;dmx.c: 764: {
"764
{
[; ;dmx.c: 767: DMX_RxState = RX_READ_DATA;
"767
[e = _DMX_RxState -> . `E6661 2 `uc ]
[; ;dmx.c: 768: DMX_RxDataPtr = &DMX_RxData[0];
"768
[e = _DMX_RxDataPtr &U *U + &U _DMX_RxData * -> -> -> 0 `i `ui `ux -> -> # *U &U _DMX_RxData `ui `ux ]
[; ;dmx.c: 769: DMX_RxAddrCount = 1;
"769
[e = _DMX_RxAddrCount -> -> 1 `i `ui ]
[; ;dmx.c: 770: DMX_Flags.RxStart = 1;
"770
[e = . _DMX_Flags 2 -> -> 1 `i `uc ]
"771
}
[; ;dmx.c: 771: }
[e $U 802  ]
"772
[e :U 801 ]
[; ;dmx.c: 772: else
[; ;dmx.c: 773: {
"773
{
[; ;dmx.c: 774: DMX_RxState=RX_WAIT_FOR_BREAK;
"774
[e = _DMX_RxState -> . `E6661 0 `uc ]
"775
}
[e :U 802 ]
"776
}
[e :U 800 ]
[; ;dmx.c: 775: }
[; ;dmx.c: 776: }
[; ;dmx.c: 777: break;
"777
[e $U 796  ]
[; ;dmx.c: 779: case RX_READ_DATA:
"779
[e :U 803 ]
[; ;dmx.c: 780: TXREG1=0xcc;
"780
[e = _TXREG1 -> -> 204 `i `uc ]
[; ;dmx.c: 781: toggle();
"781
[e ( _toggle ..  ]
[; ;dmx.c: 783: RxDat=RCREG1;
"783
[e = _RxDat _RCREG1 ]
[; ;dmx.c: 785: if(DMX_RxAddrCount >= DMX_RxChannel && DMX_RxChannel !=0 )
"785
[e $ ! && >= _DMX_RxAddrCount _DMX_RxChannel != _DMX_RxChannel -> -> 0 `i `ui 804  ]
[; ;dmx.c: 786: {
"786
{
[; ;dmx.c: 787: *DMX_RxDataPtr=RxDat;
"787
[e = *U _DMX_RxDataPtr _RxDat ]
[; ;dmx.c: 788: DMX_RxDataPtr++;
"788
[e ++ _DMX_RxDataPtr * -> -> 1 `i `x -> -> # *U _DMX_RxDataPtr `i `x ]
"789
}
[e :U 804 ]
[; ;dmx.c: 789: }
[; ;dmx.c: 790: DMX_RxAddrCount++;
"790
[e ++ _DMX_RxAddrCount -> -> 1 `i `ui ]
[; ;dmx.c: 793: if(DMX_RxAddrCount >= (DMX_RxChannel + 6) && DMX_RxChannel !=0 )
"793
[e $ ! && >= _DMX_RxAddrCount + _DMX_RxChannel -> -> 6 `i `ui != _DMX_RxChannel -> -> 0 `i `ui 805  ]
[; ;dmx.c: 794: {
"794
{
[; ;dmx.c: 795: DMX_Flags.RxNew=1;
"795
[e = . _DMX_Flags 0 -> -> 1 `i `uc ]
[; ;dmx.c: 796: DMX_RxState=RX_WAIT_FOR_BREAK;
"796
[e = _DMX_RxState -> . `E6661 0 `uc ]
[; ;dmx.c: 797: DMX_RxTimer = 0;
"797
[e = _DMX_RxTimer -> -> 0 `i `ui ]
[; ;dmx.c: 798: DMX_Flags.RxTimeout=0;
"798
[e = . _DMX_Flags 3 -> -> 0 `i `uc ]
"799
}
[e :U 805 ]
[; ;dmx.c: 799: }
[; ;dmx.c: 800: break;
"800
[e $U 796  ]
"801
}
[; ;dmx.c: 801: }
[e $U 796  ]
"749
[e :U 797 ]
[e [\ _DMX_RxState , $ -> . `E6661 0 `uc 798
 , $ -> . `E6661 1 `uc 799
 , $ -> . `E6661 2 `uc 803
 796 ]
"801
[e :U 796 ]
"808
}
[e :U 793 ]
[; ;dmx.c: 808: }
[; ;dmx.c: 809: }
"809
[e :UE 792 ]
}
"821
[v _dmx_rx_set_start `(v ~T0 @X0 1 ef1`uc ]
"822
{
[; ;dmx.c: 821: void dmx_rx_set_start(uint8_t start)
[; ;dmx.c: 822: {
[e :U _dmx_rx_set_start ]
"821
[v _start `uc ~T0 @X0 1 r1 ]
"822
[f ]
[; ;dmx.c: 823: DMX_RxStart = start;
"823
[e = _DMX_RxStart _start ]
[; ;dmx.c: 824: }
"824
[e :UE 806 ]
}
"833
[v _dmx_rx_get_start `(uc ~T0 @X0 1 ef ]
"834
{
[; ;dmx.c: 833: uint8_t dmx_rx_get_start(void)
[; ;dmx.c: 834: {
[e :U _dmx_rx_get_start ]
[f ]
[; ;dmx.c: 835: return(DMX_RxStart);
"835
[e ) _DMX_RxStart ]
[e $UE 807  ]
[; ;dmx.c: 836: }
"836
[e :UE 807 ]
}
"846
[v _dmx_set_address `(v ~T0 @X0 1 ef1`ui ]
"847
{
[; ;dmx.c: 846: void dmx_set_address(uint16_t base)
[; ;dmx.c: 847: {
[e :U _dmx_set_address ]
"846
[v _base `ui ~T0 @X0 1 r1 ]
"847
[f ]
[; ;dmx.c: 848: if(base > 511) base=511;
"848
[e $ ! > _base -> -> 511 `i `ui 809  ]
[e = _base -> -> 511 `i `ui ]
[e :U 809 ]
[; ;dmx.c: 849: DMX_RxChannel=base;
"849
[e = _DMX_RxChannel _base ]
[; ;dmx.c: 850: }
"850
[e :UE 808 ]
}
"860
[v _dmx_get_address `(ui ~T0 @X0 1 ef ]
"861
{
[; ;dmx.c: 860: uint16_t dmx_get_address(void)
[; ;dmx.c: 861: {
[e :U _dmx_get_address ]
[f ]
[; ;dmx.c: 862: return (DMX_RxChannel);
"862
[e ) _DMX_RxChannel ]
[e $UE 810  ]
[; ;dmx.c: 863: }
"863
[e :UE 810 ]
}
"875
[v _dmx_new_data `(uc ~T0 @X0 1 ef ]
"876
{
[; ;dmx.c: 875: uint8_t dmx_new_data(void)
[; ;dmx.c: 876: {
[e :U _dmx_new_data ]
[f ]
[; ;dmx.c: 877: if(DMX_Flags.RxNew==1)
"877
[e $ ! == -> . _DMX_Flags 0 `i -> 1 `i 812  ]
[; ;dmx.c: 878: {
"878
{
[; ;dmx.c: 879: DMX_Flags.RxNew=0;
"879
[e = . _DMX_Flags 0 -> -> 0 `i `uc ]
[; ;dmx.c: 880: return(1);
"880
[e ) -> -> 1 `i `uc ]
[e $UE 811  ]
"881
}
[e :U 812 ]
[; ;dmx.c: 881: }
[; ;dmx.c: 882: return(0);
"882
[e ) -> -> 0 `i `uc ]
[e $UE 811  ]
[; ;dmx.c: 883: }
"883
[e :UE 811 ]
}
"893
[v _dmx_read_byte `(uc ~T0 @X0 1 ef1`uc ]
"894
{
[; ;dmx.c: 893: uint8_t dmx_read_byte(uint8_t offset)
[; ;dmx.c: 894: {
[e :U _dmx_read_byte ]
"893
[v _offset `uc ~T0 @X0 1 r1 ]
"894
[f ]
[; ;dmx.c: 895: if(offset >= 6)offset = 6-1;
"895
[e $ ! >= -> _offset `i -> 6 `i 814  ]
[e = _offset -> - -> 6 `i -> 1 `i `uc ]
[e :U 814 ]
[; ;dmx.c: 896: return (DMX_RxData[offset]);
"896
[e ) *U + &U _DMX_RxData * -> _offset `ux -> -> # *U &U _DMX_RxData `ui `ux ]
[e $UE 813  ]
[; ;dmx.c: 897: }
"897
[e :UE 813 ]
}
"909
[v _dmx_read `(uc ~T0 @X0 1 ef3`uc`*uc`uc ]
"910
{
[; ;dmx.c: 909: uint8_t dmx_read( uint8_t offset, uint8_t *data, uint8_t num)
[; ;dmx.c: 910: {
[e :U _dmx_read ]
"909
[v _offset `uc ~T0 @X0 1 r1 ]
[v _data `*uc ~T0 @X0 1 r2 ]
[v _num `uc ~T0 @X0 1 r3 ]
"910
[f ]
"911
[v _count `uc ~T0 @X0 1 a ]
[; ;dmx.c: 911: uint8_t count=0;
[e = _count -> -> 0 `i `uc ]
[; ;dmx.c: 913: for(;num > 0; num--)
"913
{
[e $ > -> _num `i -> 0 `i 816  ]
[e $U 817  ]
"914
[e :U 816 ]
[; ;dmx.c: 914: {
{
[; ;dmx.c: 915: if( offset < 6 )
"915
[e $ ! < -> _offset `i -> 6 `i 819  ]
[; ;dmx.c: 916: {
"916
{
[; ;dmx.c: 917: *data=DMX_RxData[offset];
"917
[e = *U _data *U + &U _DMX_RxData * -> _offset `ux -> -> # *U &U _DMX_RxData `ui `ux ]
[; ;dmx.c: 918: *data++;
"918
[e *U ++ _data * -> -> 1 `i `x -> -> # *U _data `i `x ]
[; ;dmx.c: 919: offset++;
"919
[e ++ _offset -> -> 1 `i `uc ]
[; ;dmx.c: 920: count++;
"920
[e ++ _count -> -> 1 `i `uc ]
"921
}
[; ;dmx.c: 921: }
[e $U 820  ]
"922
[e :U 819 ]
[; ;dmx.c: 922: else
[; ;dmx.c: 923: {
"923
{
[; ;dmx.c: 924: break;
"924
[e $U 817  ]
"925
}
[e :U 820 ]
"926
}
"913
[e -- _num -> -> 1 `i `uc ]
[e $ > -> _num `i -> 0 `i 816  ]
[e :U 817 ]
"926
}
[; ;dmx.c: 925: }
[; ;dmx.c: 926: }
[; ;dmx.c: 927: return(count);
"927
[e ) _count ]
[e $UE 815  ]
[; ;dmx.c: 928: }
"928
[e :UE 815 ]
}
"931
[v _dmx_rx_timeout `(uc ~T0 @X0 1 ef ]
"932
{
[; ;dmx.c: 931: uint8_t dmx_rx_timeout(void)
[; ;dmx.c: 932: {
[e :U _dmx_rx_timeout ]
[f ]
[; ;dmx.c: 933: if(DMX_Flags.RxTimeout==1) return(1);
"933
[e $ ! == -> . _DMX_Flags 3 `i -> 1 `i 822  ]
[e ) -> -> 1 `i `uc ]
[e $UE 821  ]
[e :U 822 ]
[; ;dmx.c: 934: return(0);
"934
[e ) -> -> 0 `i `uc ]
[e $UE 821  ]
[; ;dmx.c: 935: }
"935
[e :UE 821 ]
}
