/* Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.1-29.10" *)
module finitesm(x, y, cl);
  wire _00_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:979.17-979.32" *)
  (* unused_bits = "0" *)
  wire _01_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:962.17-962.25" *)
  (* unused_bits = "0" *)
  wire _02_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _03_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _04_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.17-986.28" *)
  (* unused_bits = "0" *)
  wire _05_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:987.17-987.29" *)
  (* unused_bits = "0" *)
  wire _06_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:988.17-988.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _07_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:978.17-978.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _08_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:967.17-967.29" *)
  (* unused_bits = "0" *)
  wire _09_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:968.17-968.25" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:969.17-969.29" *)
  (* unused_bits = "0" *)
  wire _11_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:965.17-965.29" *)
  (* unused_bits = "0" *)
  wire _12_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:970.17-970.25" *)
  (* unused_bits = "0" *)
  wire _13_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:971.17-971.29" *)
  (* unused_bits = "0" *)
  wire _14_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:980.17-980.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _15_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:964.17-964.23" *)
  (* unused_bits = "0" *)
  wire _16_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:955.17-955.24" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16" *)
  wire [16:0] _17_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.29" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _18_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.24" *)
  (* unused_bits = "0" *)
  wire _19_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:953.17-953.23" *)
  (* unused_bits = "0" *)
  wire _20_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:954.17-954.24" *)
  (* unused_bits = "0" *)
  wire _21_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:952.17-952.23" *)
  (* unused_bits = "0" *)
  wire _22_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:974.17-974.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _23_;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.34-1.36" *)
  output cl;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:9.6-9.9" *)
  wire clk;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:3.5-3.7" *)
  wire d1;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d1_dff_Q_CLK;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:368.9-368.10" *)
  wire \d1_dff_Q_CLK_inv_Q.A ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:367.10-367.11" *)
  wire \d1_dff_Q_CLK_inv_Q.Q ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4" *)
  wire d1_dff_Q_D;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:3.8-3.10" *)
  wire d2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire d2_dff_Q_CLK;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:368.9-368.10" *)
  wire \d2_dff_Q_CLK_inv_Q.A ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:367.10-367.11" *)
  wire \d2_dff_Q_CLK_inv_Q.Q ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4" *)
  wire d2_dff_Q_D;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(0) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(1) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(10) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(11) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(12) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(13) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(14) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(15) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(16) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(17) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(18) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(19) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(2) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(20) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(21) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(22) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(23) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(24) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(25) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(26) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(27) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(28) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(3) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(4) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(5) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(6) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(7) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(8) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:8.12-8.17" *)
  wire \delay(9) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:10.5-10.9" *)
  wire mclk;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire mclk_dffe_Q_D;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \mclk_dffe_Q_D_LUT1_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \mclk_dffe_Q_D_LUT1_O.O ;
  wire mclk_dffe_Q_EN;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:316.27-316.69|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:271.12-271.34" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:309.21-309.23" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:14.5-14.19|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:629.8-629.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:630.8-630.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:618.8-618.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:631.8-631.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:632.8-632.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:616.8-616.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.10-607.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.10-608.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.10-609.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.10-610.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I3 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.10-606.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:625.8-625.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:626.8-626.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:617.8-617.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:627.8-627.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:628.8-628.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:619.8-619.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TBS ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:615.8-615.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:13.10-13.17|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/techmap.v:304.23-304.25" *)
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  wire mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  (* init = 1'h0 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:2.5-2.7" *)
  wire q1;
  (* init = 1'h0 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:2.8-2.10" *)
  wire q2;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.23-1.24" *)
  input x;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:497.10-497.12" *)
  wire \x_LUT2_I1.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:498.10-498.12" *)
  wire \x_LUT2_I1.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:496.10-496.11" *)
  wire \x_LUT2_I1.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:506.8-506.11" *)
  wire \x_LUT2_I1.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:507.8-507.11" *)
  wire \x_LUT2_I1.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:504.8-504.11" *)
  wire \x_LUT2_I1.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:508.8-508.11" *)
  wire \x_LUT2_I1.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:509.8-509.11" *)
  wire \x_LUT2_I1.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:503.8-503.11" *)
  wire \x_LUT2_I1.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \x_LUT3_I0.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \x_LUT3_I0.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \x_LUT3_I0.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \x_LUT3_I0.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \x_LUT3_I0.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \x_LUT3_I0.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \x_LUT3_I0.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \x_LUT3_I0.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \x_LUT3_I0.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \x_LUT3_I0.XSL ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:535.10-535.12" *)
  wire \x_LUT3_I0_1.I0 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:536.10-536.12" *)
  wire \x_LUT3_I0_1.I1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:537.10-537.12" *)
  wire \x_LUT3_I0_1.I2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:534.10-534.11" *)
  wire \x_LUT3_I0_1.O ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:549.8-549.11" *)
  wire \x_LUT3_I0_1.XA1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:550.8-550.11" *)
  wire \x_LUT3_I0_1.XA2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:543.8-543.11" *)
  wire \x_LUT3_I0_1.XAB ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:551.8-551.11" *)
  wire \x_LUT3_I0_1.XB1 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:552.8-552.11" *)
  wire \x_LUT3_I0_1.XB2 ;
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:542.8-542.11" *)
  wire \x_LUT3_I0_1.XSL ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:1.32-1.33" *)
  output y;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:5.10-5.15" *)
  wire y_dff_Q_CLK;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:368.9-368.10" *)
  wire \y_dff_Q_CLK_inv_Q.A ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:367.10-367.11" *)
  wire \y_dff_Q_CLK_inv_Q.Q ;
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4" *)
  wire y_dff_Q_D;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _24_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(mclk),
    .O_EN(1'h1),
    .\O_PAD_$out (cl)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _25_ (
    .I_DAT(\x_LUT2_I1.XAB ),
    .I_EN(1'h1),
    .\I_PAD_$inp (x),
    .O_DAT(),
    .O_EN(1'h0),
    .\O_PAD_$out ()
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _26_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(_00_),
    .O_EN(1'h1),
    .\O_PAD_$out (y)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) d1_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(d1_dff_Q_CLK),
    .QD(d1_dff_Q_D),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(d1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4" *)
  F_FRAG \d1_dff_Q_CLK_inv_Q.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(mclk),
    .FZ(d1_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) d2_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(d2_dff_Q_CLK),
    .QD(d2_dff_Q_D),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(d2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4" *)
  F_FRAG \d2_dff_Q_CLK_inv_Q.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(mclk),
    .FZ(d2_dff_Q_CLK)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_1 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_10 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_11 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_12 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_13 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_14 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_15 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_16 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_17 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_18 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_19 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_2 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(1'h0),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_20 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_21 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_22 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_23 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_24 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_25 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_26 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_27 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_28 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_3 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_4 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_5 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_6 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_7 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_8 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:12.1-18.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) delay_dff_Q_9 (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) ),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:161.10-161.59|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:845.3-856.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) mclk_dffe_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(clk),
    .QD(mclk_dffe_Q_D),
    .QEN(mclk_dffe_Q_EN),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(mclk)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:28.63-28.99|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.10-490.4" *)
  F_FRAG \mclk_dffe_Q_D_LUT1_O.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(mclk),
    .FZ(mclk_dffe_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XSL ),
    .XZ(mclk_dffe_Q_EN)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(26) ),
    .XSL(\delay(25) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(27) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(28) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XSL(\delay(25) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(11) ),
    .XA2(\delay(11) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ),
    .XB1(\delay(11) ),
    .XB2(\delay(11) ),
    .XSL(\delay(10) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(9) ),
    .XA2(\delay(9) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB ),
    .XB1(\delay(9) ),
    .XB2(\delay(9) ),
    .XSL(\delay(8) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(6) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(6) ),
    .XA2(\delay(6) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB ),
    .XB1(\delay(6) ),
    .XB2(\delay(6) ),
    .XSL(\delay(5) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(2) ),
    .XA2(\delay(2) ),
    .XAB(\delay(0) ),
    .XB1(\delay(2) ),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\delay(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(22) ),
    .XA2(\delay(22) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB ),
    .XB1(\delay(22) ),
    .XB2(\delay(22) ),
    .XSL(\delay(21) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(20) ),
    .XA2(\delay(20) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB ),
    .XB1(\delay(20) ),
    .XB2(\delay(20) ),
    .XSL(\delay(19) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(18) ),
    .XA2(\delay(18) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XAB ),
    .XB1(\delay(18) ),
    .XB2(\delay(18) ),
    .XSL(\delay(17) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(16) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(17) ),
    .XA2(\delay(17) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\delay(17) ),
    .XB2(\delay(17) ),
    .XSL(\delay(16) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.c_frag  (
    .BA1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ),
    .BA2(1'h0),
    .BAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ),
    .BB1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ),
    .BB2(1'h0),
    .BSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL ),
    .CZ(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O),
    .TA1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ),
    .TA2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ),
    .TAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ),
    .TB1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ),
    .TB2(1'h0),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TBS ),
    .TSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ),
    .XA2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ),
    .XAB(\delay(16) ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(17) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(20) ),
    .XA2(1'h0),
    .XAB(\delay(18) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(19) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.c_frag  (
    .BA1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ),
    .BA2(1'h0),
    .BAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB ),
    .BB1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ),
    .BB2(1'h0),
    .BSL(\delay(25) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .TA1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ),
    .TA2(1'h0),
    .TAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB ),
    .TB1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ),
    .TB2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ),
    .TBS(mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O),
    .TSL(\delay(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(28) ),
    .XA2(1'h0),
    .XAB(\delay(26) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(27) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\delay(23) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\delay(24) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.c_frag  (
    .BA1(1'h0),
    .BA2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ),
    .BAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB ),
    .BB1(1'h0),
    .BB2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ),
    .BSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TBS ),
    .TA1(1'h0),
    .TA2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ),
    .TAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS ),
    .TSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.c_frag  (
    .BA1(\delay(16) ),
    .BA2(\delay(16) ),
    .BAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ),
    .BB1(\delay(16) ),
    .BB2(\delay(16) ),
    .BSL(\delay(13) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ),
    .TA1(\delay(16) ),
    .TA2(\delay(16) ),
    .TAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ),
    .TB1(\delay(16) ),
    .TB2(\delay(16) ),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .TSL(\delay(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(14) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(15) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.c_frag  (
    .BA1(\delay(15) ),
    .BA2(\delay(15) ),
    .BAB(\delay(13) ),
    .BB1(\delay(15) ),
    .BB2(\delay(15) ),
    .BSL(\delay(14) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ),
    .TA1(\delay(15) ),
    .TA2(\delay(15) ),
    .TAB(\delay(13) ),
    .TB1(\delay(15) ),
    .TB2(\delay(15) ),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .TSL(\delay(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(14) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(14) ),
    .XA2(\delay(14) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .XB1(\delay(14) ),
    .XB2(\delay(14) ),
    .XSL(\delay(13) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ),
    .XB2(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ),
    .XSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XSL ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(9) ),
    .BB1(\delay(12) ),
    .BB2(1'h0),
    .BSL(\delay(10) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XSL ),
    .TA1(1'h0),
    .TA2(\delay(12) ),
    .TAB(\delay(9) ),
    .TB1(\delay(12) ),
    .TB2(\delay(12) ),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ),
    .TSL(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.c_frag  (
    .BA1(\delay(13) ),
    .BA2(\delay(13) ),
    .BAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ),
    .BB1(\delay(13) ),
    .BB2(\delay(13) ),
    .BSL(\delay(10) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ),
    .TA1(\delay(13) ),
    .TA2(\delay(13) ),
    .TAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ),
    .TB1(\delay(13) ),
    .TB2(\delay(13) ),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ),
    .TSL(\delay(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(11) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(12) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(10) ),
    .XSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(12) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(12) ),
    .XA2(\delay(12) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ),
    .XB1(\delay(12) ),
    .XB2(\delay(12) ),
    .XSL(\delay(11) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(23) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(21) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(18) ),
    .BB1(1'h0),
    .BB2(\delay(20) ),
    .BSL(\delay(19) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(18) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ),
    .TSL(\delay(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(19) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(18) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(10) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(10) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(8) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(7) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(7) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(7) ),
    .BB1(1'h0),
    .BB2(\delay(9) ),
    .BSL(\delay(8) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(7) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ),
    .TSL(\delay(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(4) ),
    .BB1(1'h0),
    .BB2(\delay(6) ),
    .BSL(\delay(5) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ),
    .TSL(\delay(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(5) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(4) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(4) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(4) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\delay(1) ),
    .BB1(1'h0),
    .BB2(\delay(3) ),
    .BSL(\delay(2) ),
    .CZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\delay(1) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\delay(0) ),
    .TSL(\delay(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XAB ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(3) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(0) ),
    .XB1(1'h0),
    .XB2(\delay(2) ),
    .XSL(\delay(1) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XAB(\delay(0) ),
    .XB1(\mclk_dffe_Q_EN_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\delay(1) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(24) ),
    .XSL(\delay(23) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(\delay(24) ),
    .XA2(\delay(24) ),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ),
    .XB1(\delay(24) ),
    .XB2(\delay(24) ),
    .XSL(\delay(23) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\delay(18) ),
    .XSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ),
    .XB1(1'h0),
    .XB2(\delay(20) ),
    .XSL(\delay(19) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\delay(21) ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\delay(22) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(\delay(17) ),
    .XSL(\delay(16) ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\delay(13) ),
    .XSL(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ),
    .XZ(\mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:24.1-27.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q1_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(mclk),
    .QD(d1),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:24.1-27.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:14.9-14.50|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) q2_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(mclk),
    .QD(d2),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(q2)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:11.21-11.61|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_01_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_02_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_03_),
    .SDMA_Done(_04_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_05_),
    .SPIm_PSlvErr(_06_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_07_),
    .Sensor_Int(_08_),
    .Sys_Clk0(clk),
    .Sys_Clk0_Rst(_09_),
    .Sys_Clk1(_10_),
    .Sys_Clk1_Rst(_11_),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_12_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_13_),
    .Sys_Pclk_Rst(_14_),
    .TimeStamp(_15_),
    .WB_CLK(1'h0),
    .WB_RST(_16_),
    .WBs_ACK(1'h0),
    .WBs_ADR(_17_),
    .WBs_BYTE_STB(_18_),
    .WBs_CYC(_19_),
    .WBs_RD(_20_),
    .WBs_RD_DAT(32'd0),
    .WBs_STB(_21_),
    .WBs_WE(_22_),
    .WBs_WR_DAT(_23_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \x_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\x_LUT2_I1.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(q2),
    .XZ(y_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \x_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\x_LUT2_I1.XAB ),
    .XAB(q1),
    .XB1(\x_LUT2_I1.XAB ),
    .XB2(\x_LUT2_I1.XAB ),
    .XSL(q2),
    .XZ(d2_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \x_LUT3_I0_1.t_frag  (
    .TBS(1'h1),
    .XA1(\x_LUT2_I1.XAB ),
    .XA2(\x_LUT2_I1.XAB ),
    .XAB(q1),
    .XB1(1'h0),
    .XB2(\x_LUT2_I1.XAB ),
    .XSL(q2),
    .XZ(d1_dff_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:7.9-7.43|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:736.3-747.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) y_dff_Q (
    .CONST0(1'h0),
    .CONST1(1'h1),
    .QCK(y_dff_Q_CLK),
    .QD(y_dff_Q_D),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(1'h0),
    .QZ(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/srinivaas/vaman/vaman_exp/fsm/fsm.v:19.1-23.4|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:6.9-6.34|/home/srinivaas/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:372.10-377.4" *)
  F_FRAG \y_dff_Q_CLK_inv_Q.f_frag  (
    .F1(1'h1),
    .F2(1'h0),
    .FS(mclk),
    .FZ(y_dff_Q_CLK)
  );
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XSL  = \delay(19) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XAB  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XA1  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TSL  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TA2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BA2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BB2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XA1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XB2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TSL  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BSL  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TAB  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BAB  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TBS  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TA2  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TB1  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.TB2  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BB1  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1_LUT4_O.BB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XSL  = \delay(25) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XAB  = \mclk_dffe_Q_EN_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2.XB2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XSL  = \delay(23) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O.XB2  = \delay(24) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XSL  = \delay(23) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XA1  = \delay(24) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XA2  = \delay(24) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB1  = \delay(24) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_I2.XB2  = \delay(24) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL  = \delay(19) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL  = \delay(22) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB  = \delay(21) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XA1  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XAB  = \delay(23) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XSL  = \delay(21) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XA1  = \delay(22) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XA2  = \delay(22) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XB1  = \delay(22) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XB2  = \delay(22) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.XSL  = \delay(24) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XSL  = \delay(21) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TSL  = \delay(19) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BSL  = \delay(19) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TAB  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BAB  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.BB2  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BB1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XSL  = \delay(19) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XA1  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XA2  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XB1  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XB2  = \delay(20) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TB2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XSL  = \delay(19) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XSL  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TB1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TA1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XSL  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XA1  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XA2  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XB1  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XB2  = \delay(18) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XSL  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TBS  = mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XSL  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XA1  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XA2  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XB1  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT3_O.XB2  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BSL  = \delay(25) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.TSL  = \delay(25) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TSL  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BSL  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA1  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TA2  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB1  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TB2  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA1  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BA2  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB1  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BB2  = \delay(16) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XSL  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XAB  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TSL  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BSL  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TAB  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BAB  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TBS  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TA1  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TA2  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB1  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.TB2  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BA1  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BA2  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BB1  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1_LUT4_O.BB2  = \delay(15) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XSL  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XA1  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XA2  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB1  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1_LUT3_O.XB2  = \delay(14) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XSL  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1.XB2  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TSL  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BSL  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TBS  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TA1  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TA2  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TB1  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.TB2  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BA1  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BA2  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BB1  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BB2  = \delay(13) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XSL  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XAB  = \delay(11) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XSL  = \delay(23) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XSL  = \delay(11) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XA1  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XA2  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB1  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1_LUT3_O.XB2  = \delay(12) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_D_LUT1_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XSL  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XA1  = \delay(11) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XA2  = \delay(11) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XB1  = \delay(11) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XB2  = \delay(11) ;
  assign \mclk_dffe_Q_D_LUT1_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XSL  = \delay(10) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_3.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TSL  = \delay(8) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BSL  = \delay(8) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TAB  = \delay(7) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BAB  = \delay(7) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TBS  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.TB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3.BB2  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB  = \delay(27) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XSL  = \delay(8) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XA1  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XA2  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XB1  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XB2  = \delay(9) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL  = \delay(28) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XSL  = \delay(8) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XSL  = \delay(7) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB2  = \delay(26) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XSL  = \delay(7) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TSL  = \delay(5) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BSL  = \delay(5) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TAB  = \delay(4) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BAB  = \delay(4) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.BB2  = \delay(6) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XSL  = \delay(5) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XA1  = \delay(6) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XA2  = \delay(6) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XB1  = \delay(6) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XB2  = \delay(6) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XSL  = \delay(25) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XSL  = \delay(5) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XSL  = \delay(4) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2_LUT2_O.XB2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XSL  = \delay(4) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TSL  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BSL  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TAB  = \delay(1) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BAB  = \delay(1) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TBS  = \delay(0) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.TB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2_LUT4_O.BB2  = \delay(3) ;
  assign \mclk_dffe_Q_EN_LUT3_O.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XSL  = \delay(3) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XSL  = \delay(1) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XAB  = \delay(0) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2_LUT3_O.XB2  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XSL  = \delay(1) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XAB  = \delay(0) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XA1  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XA2  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XB1  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1_LUT3_O.XB2  = \delay(2) ;
  assign \mclk_dffe_Q_EN_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XSL  = \delay(1) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XAB  = \delay(0) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XA2  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB1  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_9.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.I3  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TSL  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XSL  = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XAB  = \delay(0) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XA1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XA2  = 1'h1;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_14.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ;
  assign \y_dff_Q_CLK_inv_Q.A  = 1'h0;
  assign \y_dff_Q_CLK_inv_Q.Q  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XSL  = \delay(27) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XAB  = \delay(26) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA1  = \delay(28) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XB1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0_LUT3_O.XB2  = 1'h0;
  assign \d1_dff_Q_CLK_inv_Q.A  = 1'h0;
  assign \d1_dff_Q_CLK_inv_Q.Q  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BAB  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TA1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TA2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  assign \d2_dff_Q_CLK_inv_Q.A  = 1'h0;
  assign \d2_dff_Q_CLK_inv_Q.Q  = 1'h0;
  assign \x_LUT3_I0_1.XB2  = \x_LUT2_I1.XAB ;
  assign \x_LUT3_I0_1.XB1  = 1'h0;
  assign \x_LUT3_I0_1.XA2  = \x_LUT2_I1.XAB ;
  assign \x_LUT3_I0_1.XA1  = \x_LUT2_I1.XAB ;
  assign \x_LUT3_I0_1.XAB  = q1;
  assign \x_LUT3_I0_1.XSL  = q2;
  assign \x_LUT3_I0_1.I2  = 1'h0;
  assign \x_LUT3_I0_1.I1  = 1'h0;
  assign \x_LUT3_I0_1.I0  = 1'h0;
  assign \x_LUT3_I0_1.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TB1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BB1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BB2  = 1'h0;
  assign \x_LUT3_I0.XB2  = \x_LUT2_I1.XAB ;
  assign \x_LUT3_I0.XB1  = \x_LUT2_I1.XAB ;
  assign \x_LUT3_I0.XA2  = \x_LUT2_I1.XAB ;
  assign \x_LUT3_I0.XA1  = 1'h0;
  assign \x_LUT3_I0.XAB  = q1;
  assign \x_LUT3_I0.XSL  = q2;
  assign \x_LUT3_I0.I2  = 1'h0;
  assign \x_LUT3_I0.I1  = 1'h0;
  assign \x_LUT3_I0.I0  = 1'h0;
  assign \x_LUT3_I0.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I0  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I1  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.I2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XSL  = \delay(17) ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XAB  = \delay(16) ;
  assign \x_LUT2_I1.XB2  = 1'h1;
  assign \x_LUT2_I1.XB1  = 1'h0;
  assign \x_LUT2_I1.XA2  = 1'h0;
  assign \x_LUT2_I1.XA1  = 1'h0;
  assign \x_LUT2_I1.XSL  = q2;
  assign \x_LUT2_I1.I1  = 1'h0;
  assign \x_LUT2_I1.I0  = 1'h0;
  assign \x_LUT2_I1.O  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA2  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XB1  = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XB2  = 1'h0;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign mclk_dffe_Q_EN_LUT3_O_I1 = \mclk_dffe_Q_EN_LUT3_O.XSL ;
  assign mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O.XAB ;
  assign \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O(26)  = 1'h0;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_13.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BSL ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O_I0 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_I1_LUT3_O.XA1 ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I0 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BA1 ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3.BAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2_O_LUT4_I3_O = \mclk_dffe_Q_EN_LUT3_O.XA1 ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0_O = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.TBS ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.BAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_6_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BSL ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_7_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.TBS ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0.XSL ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT3_I0_O = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_I0.BAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O.BAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_8_I1_LUT4_O_I2_LUT3_I1_O = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_5_I1_LUT4_O.TBS ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_9.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_1_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_2_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_2_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_11_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_4_I2_LUT2_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_I3_O = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_10_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_6_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_12_I1_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_7_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_5_I2_LUT4_O.TBS ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_8.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O.XAB ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_4_I1_LUT4_I2.BA1 ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT3_O_1_I2_LUT4_O.TBS ;
  assign mclk_dffe_Q_EN_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 = \mclk_dffe_Q_EN_LUT3_O_I2_LUT3_I2_O_LUT2_O_3_I1_LUT3_O_I2_LUT2_O.XAB ;
endmodule
