$date
	Wed Aug 27 17:39:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_8bitsimple $end
$var wire 8 ! Q [7:0] $end
$var reg 8 " D [7:0] $end
$var reg 1 # clk $end
$scope module register $end
$var wire 8 $ D [7:0] $end
$var wire 1 # clk $end
$var reg 8 % Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
1#
b0 "
b0 !
$end
#2000
0#
#4000
1#
#6000
0#
#8000
1#
#10000
0#
b11111111 "
b11111111 $
#12000
b11111111 !
b11111111 %
1#
#14000
0#
#15000
b0 "
b0 $
#16000
b0 !
b0 %
1#
#18000
0#
#20000
b11111111 !
b11111111 %
1#
b11111111 "
b11111111 $
#22000
0#
#24000
1#
#25000
