
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.30000000000000000000;
2.30000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:52  245817.2      1.35     558.3   31559.3                          
    0:00:52  245817.2      1.35     558.3   31559.3                          
    0:00:52  246152.4      1.35     558.3   31559.3                          
    0:00:53  246479.6      1.35     558.3   31559.3                          
    0:00:53  246806.8      1.35     558.3   31559.3                          
    0:00:53  247133.9      1.35     558.3   31559.3                          
    0:00:53  247461.1      1.35     558.3   31559.3                          
    0:00:53  247788.3      1.35     558.3   31559.3                          
    0:00:53  248438.9      1.35     556.2   28212.3                          
    0:01:31  247484.5      0.65     183.6    1318.5                          
    0:01:31  247484.5      0.65     183.6    1318.5                          
    0:01:31  247484.5      0.65     183.6    1318.5                          
    0:01:32  247484.8      0.65     183.5    1318.5                          
    0:01:33  247484.8      0.65     183.5    1318.5                          
    0:01:59  198563.9      0.67     129.4     236.4                          
    0:02:03  198498.8      0.66     127.7     201.5                          
    0:02:08  198505.4      0.64     126.2     191.5                          
    0:02:10  198512.1      0.62     124.9     182.2                          
    0:02:14  198520.6      0.62     123.0     170.6                          
    0:02:15  198534.9      0.61     121.8     158.5                          
    0:02:17  198537.9      0.59     120.4     144.9                          
    0:02:18  198542.4      0.58     119.0     133.8                          
    0:02:19  198551.2      0.58     117.6     120.6                          
    0:02:20  198557.3      0.58     116.1     110.2                          
    0:02:21  198562.6      0.56     113.7     102.0                          
    0:02:22  198573.3      0.55     111.8      95.9                          
    0:02:23  198582.8      0.53     110.4      92.5                          
    0:02:24  198592.4      0.53     109.7      90.9                          
    0:02:24  198599.3      0.52     109.0      85.9                          
    0:02:25  198386.3      0.52     109.0      85.9                          
    0:02:25  198386.3      0.52     109.0      85.9                          
    0:02:26  198388.6      0.52     108.8      40.5                          
    0:02:27  198388.6      0.52     108.4       1.6                          
    0:02:28  198388.9      0.52     108.4       0.0                          
    0:02:28  198388.9      0.52     108.4       0.0                          
    0:02:28  198388.9      0.52     108.4       0.0                          
    0:02:28  198388.9      0.52     108.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28  198388.9      0.52     108.4       0.0                          
    0:02:28  198415.8      0.51     107.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:29  198455.7      0.48     104.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:29  198482.8      0.46     103.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:29  198507.3      0.46     102.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:29  198531.8      0.46     100.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:29  198563.7      0.46      98.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  198592.9      0.46      96.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  198623.0      0.46      93.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  198658.4      0.46      91.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  198680.5      0.45      90.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198699.3      0.45      89.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  198717.7      0.45      87.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198739.2      0.45      87.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198760.0      0.44      86.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198765.6      0.44      86.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198789.8      0.43      85.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198804.1      0.43      85.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:30  198816.4      0.43      85.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:31  198847.2      0.42      84.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:31  198861.3      0.42      83.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:31  198869.6      0.42      82.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  198887.9      0.42      81.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  198906.3      0.42      80.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  198923.0      0.42      79.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:31  198946.2      0.41      78.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  198959.5      0.41      78.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:31  198978.9      0.41      77.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199000.4      0.41      76.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  199024.7      0.41      75.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199035.0      0.40      75.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199054.2      0.40      75.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:32  199060.6      0.40      74.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199080.5      0.40      74.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199090.1      0.39      74.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:32  199098.1      0.39      74.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199111.1      0.39      74.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199118.6      0.39      74.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:33  199137.4      0.39      73.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199143.3      0.39      73.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199152.6      0.39      73.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199160.0      0.38      73.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199173.1      0.38      72.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:33  199194.1      0.38      72.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199204.2      0.38      72.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199208.5      0.38      72.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199217.8      0.38      72.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199231.6      0.38      71.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199240.1      0.38      71.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:34  199257.1      0.38      70.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  199280.8      0.38      68.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  199290.7      0.38      68.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199297.0      0.38      68.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:34  199305.0      0.38      68.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:35  199310.6      0.38      68.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:35  199319.9      0.37      67.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  199338.0      0.37      67.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:35  199356.9      0.37      66.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:35  199373.6      0.37      66.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:35  199390.9      0.37      65.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  199409.8      0.37      64.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  199416.2      0.37      64.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:35  199429.0      0.37      63.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:35  199442.0      0.37      63.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:36  199457.7      0.37      62.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  199471.0      0.37      62.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:36  199482.7      0.37      61.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  199499.2      0.36      60.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  199508.5      0.35      59.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:36  199527.4      0.35      58.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  199539.4      0.35      58.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:36  199551.6      0.35      57.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:36  199575.8      0.34      56.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  199591.8      0.34      56.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  199613.0      0.34      55.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:37  199629.8      0.34      54.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  199644.4      0.34      54.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:37  199662.8      0.34      53.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:37  199680.1      0.33      53.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  199700.6      0.33      52.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  199708.8      0.33      52.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:37  199727.2      0.32      51.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:37  199742.9      0.32      51.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:38  199752.2      0.32      51.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:38  199771.1      0.32      51.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:38  199786.2      0.32      50.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:38  199797.4      0.32      50.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:38  199809.1      0.32      49.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  199832.0      0.32      48.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  199846.3      0.31      48.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:38  199848.2      0.31      47.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:38  199862.6      0.31      47.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:38  199874.0      0.31      47.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:38  199885.7      0.31      47.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:39  199898.7      0.30      47.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:39  199911.2      0.30      46.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:39  199928.3      0.30      46.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:39  199940.0      0.30      46.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:39  199949.3      0.30      46.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:39  199967.6      0.30      45.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  199979.1      0.30      44.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  199990.2      0.30      44.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200010.5      0.30      43.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200023.8      0.29      43.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200036.0      0.29      42.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200050.6      0.29      42.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200066.3      0.29      42.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200073.5      0.29      41.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  200084.7      0.29      41.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  200101.4      0.29      41.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:40  200115.8      0.28      40.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:41  200129.4      0.28      39.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200137.9      0.28      39.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200153.8      0.28      38.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200166.1      0.28      38.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200173.0      0.27      38.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200192.7      0.27      37.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200197.2      0.27      37.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200204.4      0.27      37.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:41  200210.0      0.27      37.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  200216.6      0.26      37.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200225.9      0.26      37.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:42  200241.3      0.26      36.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200241.3      0.26      36.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200256.5      0.26      36.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200257.0      0.26      36.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200272.7      0.26      35.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200285.2      0.26      35.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  200288.7      0.26      35.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200304.1      0.25      35.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  200307.8      0.25      35.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200311.0      0.25      35.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200316.9      0.25      35.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200320.9      0.25      34.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200333.1      0.25      34.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:43  200347.2      0.25      34.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200361.8      0.25      33.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200370.9      0.25      33.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200382.3      0.25      33.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:43  200394.3      0.25      32.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:43  200405.7      0.25      32.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:44  200415.3      0.25      31.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:44  200431.5      0.25      31.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200436.8      0.24      31.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200452.8      0.24      30.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:44  200457.6      0.24      30.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:44  200465.8      0.24      30.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  200469.8      0.24      30.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:44  200477.5      0.24      30.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:44  200489.3      0.24      29.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  200491.9      0.23      29.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200499.9      0.23      29.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200503.9      0.23      29.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200519.6      0.23      29.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:45  200529.9      0.23      28.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200540.6      0.23      28.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  200542.5      0.23      28.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200551.8      0.23      27.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:45  200558.9      0.23      27.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:45  200562.9      0.23      27.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200574.9      0.23      27.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200580.2      0.22      27.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:46  200594.3      0.22      26.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200604.7      0.22      26.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200610.8      0.22      26.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:46  200623.8      0.22      25.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200631.3      0.22      25.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:46  200641.7      0.22      25.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  200645.4      0.22      25.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:46  200652.3      0.21      25.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  200657.9      0.21      25.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200666.9      0.21      25.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200672.3      0.21      25.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200678.4      0.21      25.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200685.3      0.21      24.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:47  200693.3      0.21      24.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200698.6      0.21      24.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200703.1      0.21      24.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200705.2      0.21      24.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:47  200709.2      0.20      24.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200711.9      0.20      24.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200713.2      0.20      24.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200714.8      0.20      24.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:48  200718.0      0.20      24.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200726.3      0.20      24.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200728.9      0.20      24.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200736.9      0.20      24.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200744.9      0.20      23.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:48  200759.0      0.20      23.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  200768.3      0.20      23.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  200775.7      0.20      22.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:49  200776.0      0.20      22.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  200776.8      0.20      22.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:49  200777.1      0.20      22.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200785.0      0.20      22.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200794.9      0.19      22.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:49  200800.5      0.19      22.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:49  200806.6      0.19      22.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  200816.4      0.19      22.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:50  200819.9      0.19      21.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:50  200828.4      0.19      21.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:50  200838.5      0.19      21.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:50  200848.4      0.19      21.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:50  200856.6      0.19      21.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:50  200876.5      0.18      20.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  200882.1      0.18      20.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:51  200892.0      0.18      20.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  200894.6      0.18      20.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:51  200903.7      0.18      20.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:51  200910.9      0.18      20.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  200922.0      0.18      19.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:51  200932.4      0.18      19.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:51  200936.1      0.18      19.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  200940.1      0.18      19.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  200952.1      0.18      19.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  200956.3      0.18      19.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:52  200963.5      0.18      19.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  200970.7      0.17      19.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  200970.7      0.17      19.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:52  200972.8      0.17      19.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:52  200983.2      0.17      19.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:52  200988.8      0.17      18.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:52  200995.4      0.17      18.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201001.6      0.17      18.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201011.4      0.16      18.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201018.1      0.16      18.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201022.0      0.16      18.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:53  201029.8      0.16      17.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201036.1      0.16      17.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201047.9      0.16      17.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  201056.1      0.16      17.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201060.4      0.16      17.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201067.3      0.16      17.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:53  201073.7      0.16      17.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:54  201078.7      0.15      17.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201087.2      0.15      16.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201092.3      0.15      16.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201096.8      0.15      16.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201102.9      0.15      16.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201108.8      0.15      16.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201115.7      0.15      16.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201121.8      0.15      16.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201125.0      0.15      15.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201132.4      0.15      15.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201134.0      0.15      15.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  201141.2      0.15      15.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201150.0      0.14      15.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201154.8      0.14      15.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201159.6      0.14      15.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201172.9      0.14      15.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201174.5      0.14      15.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201182.7      0.14      15.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201188.0      0.14      15.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:55  201191.2      0.14      15.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201196.8      0.14      15.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:56  201200.0      0.14      14.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201207.7      0.14      14.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201210.1      0.14      14.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201213.8      0.14      14.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201215.4      0.14      14.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201221.5      0.14      14.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201227.4      0.14      14.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201229.3      0.14      14.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:56  201230.3      0.14      14.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201232.5      0.14      14.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:56  201236.2      0.14      14.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201242.6      0.14      14.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201248.1      0.14      14.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  201250.8      0.13      14.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201255.6      0.13      14.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201255.9      0.13      14.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201260.7      0.13      13.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201267.8      0.13      13.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201271.8      0.13      13.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201278.7      0.13      13.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201288.0      0.13      13.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:57  201290.4      0.13      13.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:57  201291.8      0.13      13.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201298.7      0.13      13.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  201306.1      0.13      13.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201308.3      0.13      13.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  201310.7      0.13      13.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201313.1      0.13      13.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201316.2      0.13      12.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201322.9      0.13      12.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201327.2      0.13      12.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  201329.8      0.13      12.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201335.4      0.13      12.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:58  201339.9      0.13      12.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201343.4      0.12      12.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201346.0      0.12      12.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201349.2      0.12      12.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201353.8      0.12      12.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201356.7      0.12      12.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201360.9      0.12      12.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201366.0      0.12      12.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201373.2      0.12      12.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:59  201380.9      0.12      11.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  201387.3      0.12      11.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201390.5      0.12      11.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:59  201393.1      0.12      11.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201397.1      0.12      11.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201404.0      0.12      11.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201409.1      0.12      11.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201414.9      0.12      11.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:00  201422.1      0.12      11.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201429.6      0.12      11.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201433.6      0.12      11.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201437.0      0.11      11.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:00  201441.0      0.11      11.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  201445.3      0.11      11.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201449.5      0.11      11.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201454.8      0.11      10.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:01  201463.1      0.11      10.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201471.6      0.11      10.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201474.0      0.11      10.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201482.2      0.11      10.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201489.4      0.11      10.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201497.7      0.11      10.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201503.8      0.11      10.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:01  201508.8      0.11      10.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  201514.7      0.11      10.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:01  201515.2      0.11      10.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201520.0      0.11      10.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201524.3      0.11      10.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201529.3      0.10      10.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201535.7      0.10       9.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201539.4      0.10       9.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201545.0      0.10       9.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201550.3      0.10       9.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201555.4      0.10       9.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201562.8      0.10       9.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:02  201571.3      0.10       9.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  201573.2      0.10       9.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201576.1      0.10       9.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:02  201579.1      0.10       9.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:03  201582.8      0.10       9.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201583.6      0.10       9.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201589.2      0.10       9.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201594.5      0.10       9.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201600.1      0.10       9.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201607.5      0.10       9.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  201610.7      0.10       9.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:03  201615.5      0.10       9.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:03  201620.8      0.10       9.0       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:03  201626.4      0.10       8.9       2.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  201632.0      0.09       8.9       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:03  201637.0      0.09       8.8       2.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:04  201642.4      0.09       8.7       2.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:04  201648.2      0.09       8.7       2.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201655.9      0.09       8.6       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201658.9      0.09       8.6       2.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201661.5      0.09       8.6       2.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201666.3      0.09       8.5       2.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201670.6      0.09       8.5       2.1 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:04  201672.7      0.09       8.5       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  201677.7      0.09       8.5       2.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  201684.1      0.09       8.4       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:04  201686.5      0.09       8.4       2.1 path/path/path/genblk1.add_in_reg[39]/D
    0:03:04  201691.6      0.09       8.3       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:04  201696.9      0.09       8.3       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201701.4      0.09       8.2       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201705.1      0.09       8.2       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201707.3      0.09       8.2       2.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201713.1      0.09       8.1       2.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201716.0      0.09       8.1       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:05  201722.2      0.09       8.0       2.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201728.0      0.09       8.0       2.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201736.8      0.09       7.9       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:05  201742.6      0.09       7.9       2.1 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:05  201750.4      0.09       7.8       2.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201758.6      0.09       7.7       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:05  201763.1      0.08       7.7       2.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201767.6      0.08       7.7       2.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  201770.6      0.08       7.6       2.1 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201774.0      0.08       7.6       2.1 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201776.2      0.08       7.6       2.1 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201778.6      0.08       7.6       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201782.5      0.08       7.5       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201784.9      0.08       7.5       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201790.8      0.08       7.5       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201795.0      0.08       7.5       2.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  201798.0      0.08       7.5       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201802.8      0.08       7.4       2.1 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:06  201811.8      0.08       7.4       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201820.3      0.08       7.3       2.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  201824.3      0.08       7.2       2.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:06  201827.0      0.08       7.2       2.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:07  201831.8      0.08       7.2       2.1 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:07  201836.0      0.08       7.2       2.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  201841.3      0.08       7.2       2.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  201849.6      0.08       7.1       2.1 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:07  201852.5      0.08       7.1       2.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  201855.2      0.08       7.1       2.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:07  201860.2      0.08       7.1       2.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  201864.7      0.08       7.0       2.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:07  201871.7      0.08       7.0       2.1 path/path/path/genblk1.add_in_reg[39]/D
    0:03:07  201877.2      0.08       6.9       2.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:07  201889.7      0.08       6.9      26.3 path/path/path/genblk1.add_in_reg[39]/D
    0:03:07  201895.3      0.08       6.8      26.3 path/path/path/genblk1.add_in_reg[39]/D
    0:03:07  201898.5      0.07       6.9      26.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:07  201904.9      0.07       6.8      26.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:08  201906.5      0.07       6.8      26.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:08  201907.3      0.07       6.8      26.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:08  201910.0      0.07       6.7      26.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:08  201916.3      0.07       6.6      26.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:08  201917.9      0.07       6.5      26.3 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:08  201922.2      0.07       6.5      26.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:09  201924.9      0.07       6.5      26.3                          
    0:03:20  196811.8      0.07       6.5      26.3                          
    0:03:21  196750.6      0.07       6.5      26.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:21  196750.6      0.07       6.5      26.3                          
    0:03:21  196749.8      0.07       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196754.6      0.07       6.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196759.7      0.07       6.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:21  196763.4      0.07       6.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:21  196763.1      0.07       6.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:21  196769.5      0.07       6.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196772.2      0.07       6.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:22  196773.2      0.07       6.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196774.3      0.07       6.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196773.8      0.07       6.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196776.4      0.07       6.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196776.7      0.07       6.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196783.1      0.07       6.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196783.9      0.07       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196788.7      0.07       6.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:22  196803.0      0.07       5.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196804.1      0.07       5.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:22  196811.3      0.07       5.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  196811.3      0.07       5.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196819.8      0.07       5.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:23  196830.2      0.07       5.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196841.9      0.07       5.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196849.0      0.07       5.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196852.8      0.07       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:23  196855.2      0.07       5.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:23  196861.8      0.07       5.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:23  196863.4      0.07       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:23  196869.8      0.07       5.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196872.2      0.07       5.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196881.0      0.07       5.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  196881.2      0.07       5.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:24  196883.6      0.07       5.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196891.3      0.07       4.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:24  196893.2      0.07       4.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:24  196897.2      0.07       4.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:24  196902.5      0.07       4.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196913.7      0.07       4.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:24  196915.0      0.07       4.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196918.7      0.06       4.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196924.1      0.06       4.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:24  196931.0      0.06       4.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:24  196942.9      0.06       4.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196950.7      0.06       4.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196961.3      0.06       4.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196962.6      0.06       4.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:25  196964.5      0.06       4.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196967.9      0.06       4.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196975.7      0.06       4.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196977.5      0.06       4.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196982.6      0.06       4.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  196985.5      0.06       4.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:25  196986.6      0.06       4.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196988.4      0.06       4.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:26  196992.4      0.06       4.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:26  196996.7      0.06       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196999.1      0.06       4.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:26  196999.1      0.06       4.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:26  197001.2      0.06       4.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:26  197006.0      0.06       4.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197011.3      0.06       4.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:03:27  197017.7      0.06       4.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:27  197019.8      0.06       4.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:27  197026.2      0.06       4.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:27  197032.0      0.06       4.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  197036.8      0.06       4.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:27  197039.5      0.06       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197039.5      0.06       4.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197043.2      0.06       4.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197045.6      0.06       4.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:28  197047.2      0.06       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197053.3      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197056.8      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197063.4      0.06       3.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:28  197064.5      0.06       3.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:28  197072.2      0.06       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:29  197074.1      0.06       3.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197076.5      0.06       3.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:29  197077.5      0.05       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197079.7      0.05       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197084.7      0.05       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:29  197090.6      0.05       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:29  197098.3      0.05       3.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197105.5      0.05       3.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197109.5      0.05       3.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197110.8      0.05       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197118.0      0.05       3.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:30  197122.0      0.05       3.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197122.0      0.05       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:30  197122.0      0.05       3.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197131.8      0.05       3.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197141.4      0.05       3.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:31  197142.7      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197145.4      0.05       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197147.2      0.05       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197148.0      0.05       3.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:31  197154.1      0.05       3.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:31  197160.8      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:32  197166.1      0.05       3.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197165.8      0.05       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:32  197165.8      0.05       3.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:32  197171.7      0.05       3.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  197179.1      0.05       3.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:32  197184.5      0.05       3.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:03:32  197186.6      0.05       3.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197193.5      0.05       3.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197201.2      0.05       3.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:33  197202.0      0.05       3.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:33  197203.1      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:33  197204.4      0.05       3.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:33  197204.4      0.05       3.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:33  197205.2      0.05       3.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:34  197209.5      0.05       3.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  197211.6      0.05       3.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:34  197218.8      0.05       3.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  197227.3      0.05       2.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:34  197231.8      0.05       2.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:34  197235.3      0.04       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:35  197241.4      0.04       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:03:35  197245.1      0.04       2.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  197245.4      0.04       2.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:35  197246.4      0.04       2.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:35  197246.7      0.04       2.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:35  197253.9      0.04       2.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  197252.0      0.04       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:35  197252.3      0.04       2.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:36  197256.0      0.04       2.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:36  197257.1      0.04       2.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:36  197259.5      0.04       2.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:36  197261.1      0.04       2.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:36  197262.4      0.04       2.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:03:36  197265.3      0.04       2.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:36  197271.2      0.04       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:37  197273.0      0.04       2.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:37  197272.8      0.04       2.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  197277.6      0.04       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:37  197286.6      0.04       2.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  197290.9      0.04       2.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:03:37  197297.0      0.04       2.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  197302.0      0.04       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:37  197302.0      0.04       2.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  197305.2      0.04       2.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:37  197311.3      0.04       2.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:38  197312.7      0.04       2.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:03:38  197325.7      0.04       2.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  197326.5      0.04       2.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  197329.7      0.04       2.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:38  197341.1      0.04       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:38  197352.0      0.04       2.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  197356.8      0.04       2.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:38  197358.7      0.04       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:03:38  197361.4      0.04       2.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:38  197367.5      0.04       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:38  197372.3      0.04       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:38  197379.4      0.04       1.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:39  197382.4      0.04       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197384.8      0.03       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197388.0      0.03       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197390.4      0.03       1.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197391.4      0.03       1.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197392.5      0.03       1.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197397.3      0.03       1.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197400.5      0.03       1.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197400.5      0.03       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197403.7      0.03       1.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197404.7      0.03       1.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:39  197409.5      0.03       1.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  197413.0      0.03       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:40  197415.4      0.03       1.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  197420.1      0.03       1.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  197420.1      0.03       1.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  197425.2      0.03       1.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197426.5      0.03       1.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197432.1      0.03       1.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:40  197432.9      0.03       1.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197440.9      0.03       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197446.5      0.03       1.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197447.5      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197454.5      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:40  197457.6      0.03       1.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  197459.2      0.03       1.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  197460.8      0.03       1.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:41  197462.4      0.03       1.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:41  197468.6      0.03       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:41  197478.1      0.03       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:41  197481.1      0.03       1.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  197485.3      0.03       1.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  197490.9      0.03       1.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:41  197503.9      0.03       1.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  197506.6      0.03       1.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  197514.6      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:41  197514.3      0.03       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197516.4      0.03       1.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  197519.1      0.03       1.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197519.1      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197520.4      0.03       1.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197526.3      0.03       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197528.4      0.03       1.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  197536.7      0.03       1.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:42  197536.4      0.03       1.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197536.4      0.03       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:42  197539.3      0.02       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:43  197541.7      0.02       1.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:43  197541.7      0.02       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  197545.4      0.02       1.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  197548.4      0.02       1.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:43  197552.9      0.02       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:43  197552.3      0.02       1.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:43  197553.7      0.02       1.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:43  197557.7      0.02       1.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:43  197557.7      0.02       1.2       0.0                          
    0:03:44  197557.7      0.02       1.2       0.0                          
    0:03:50  194990.5      0.02       1.1       0.0                          
    0:03:53  193037.8      0.02       1.1       0.0                          
    0:03:54  192779.0      0.03       1.1       0.0                          
    0:03:55  192542.5      0.03       1.1       0.0                          
    0:03:57  192286.3      0.03       1.1       0.0                          
    0:03:58  192093.8      0.03       1.1       0.0                          
    0:03:58  191901.2      0.03       1.1       0.0                          
    0:03:59  191708.6      0.03       1.1       0.0                          
    0:04:00  191516.5      0.03       1.1       0.0                          
    0:04:00  191324.5      0.03       1.1       0.0                          
    0:04:01  191132.4      0.03       1.1       0.0                          
    0:04:02  190877.6      0.03       1.1       0.0                          
    0:04:03  190724.4      0.03       1.1       0.0                          
    0:04:04  190597.2      0.03       1.1       0.0                          
    0:04:05  190492.4      0.03       1.1       0.0                          
    0:04:06  190409.4      0.03       1.1       0.0                          
    0:04:06  190409.4      0.03       1.1       0.0                          
    0:04:06  190412.1      0.02       1.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  190437.1      0.02       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:08  190449.1      0.02       1.0       0.0                          
    0:04:10  190233.6      0.09       1.6       0.0                          
    0:04:10  190216.3      0.09       1.6       0.0                          
    0:04:10  190216.3      0.09       1.6       0.0                          
    0:04:10  190216.3      0.09       1.6       0.0                          
    0:04:10  190216.3      0.09       1.6       0.0                          
    0:04:10  190216.3      0.09       1.6       0.0                          
    0:04:10  190216.3      0.09       1.6       0.0                          
    0:04:11  190228.6      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:11  190235.0      0.02       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:11  190235.7      0.02       1.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:11  190238.4      0.02       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:11  190238.7      0.02       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190240.3      0.02       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190250.1      0.02       1.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190257.0      0.02       0.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  190258.4      0.02       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190260.2      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190260.0      0.02       0.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190260.0      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:12  190261.6      0.02       0.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  190265.8      0.02       0.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  190265.8      0.02       0.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  190266.1      0.02       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:13  190266.9      0.02       0.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  190271.7      0.02       0.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:13  190279.9      0.02       0.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  190282.3      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:13  190284.4      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:13  190295.6      0.02       0.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  190301.5      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:13  190304.1      0.02       0.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  190304.1      0.02       0.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  190305.7      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:14  190309.4      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:14  190314.0      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:14  190314.0      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:14  190314.5      0.02       0.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  190314.5      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:14  190314.5      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:14  190327.3      0.02       0.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190331.0      0.02       0.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:15  190331.8      0.01       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190333.1      0.01       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:15  190341.4      0.01       0.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190342.1      0.01       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190344.0      0.01       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:15  190344.8      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  190349.1      0.01       0.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190350.4      0.01       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190356.5      0.01       0.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  190364.5      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:15  190373.0      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:15  190374.9      0.01       0.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  190374.1      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:16  190381.5      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  190381.5      0.01       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  190387.4      0.01       0.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  190391.1      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:16  190392.7      0.01       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:16  190394.8      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:16  190395.3      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:17  190396.9      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:17  190399.6      0.01       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  190402.0      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:17  190402.5      0.01       0.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:17  190404.7      0.01       0.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  190406.0      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:17  190410.8      0.01       0.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  190414.2      0.01       0.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:17  190421.7      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  190421.4      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190422.7      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190422.7      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190423.3      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190425.7      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190427.5      0.01       0.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190427.8      0.01       0.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:18  190429.4      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190433.7      0.01       0.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  190433.7      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190437.6      0.01       0.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190440.8      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:19  190441.9      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190444.3      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  190446.2      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:19  190450.1      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  190452.5      0.01       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190454.4      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190458.1      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:19  190459.2      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190463.7      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190465.3      0.01       0.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190473.0      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  190474.4      0.01       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  190475.1      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190475.9      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190477.8      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190480.5      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:20  190481.8      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  190483.7      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:21  190485.5      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:21  190489.0      0.00       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:21  190489.2      0.00       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  190494.6      0.00       0.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:21  190498.0      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:04:21  190499.1      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:21  190502.3      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:21  190504.1      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:21  190505.7      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:21  190505.7      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:22  190508.9      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:22  190508.7      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:22  190508.9      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:22  190514.0      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:22  190516.1      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:22  190520.4      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  190526.8      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:22  190530.5      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190533.1      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190533.7      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190534.7      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190537.1      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:23  190539.3      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190540.3      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190540.3      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:23  190543.5      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:24  190543.2      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:24  190541.9      0.00       0.0       0.0                          
    0:04:24  190491.6      0.00       0.0       0.0                          
    0:04:25  190453.1      0.00       0.0       0.0                          
    0:04:25  190406.5      0.00       0.0       0.0                          
    0:04:25  190338.7      0.00       0.0       0.0                          
    0:04:25  190299.9      0.00       0.0       0.0                          
    0:04:25  190256.8      0.00       0.0       0.0                          
    0:04:26  190210.2      0.00       0.0       0.0                          
    0:04:26  190136.3      0.00       0.0       0.0                          
    0:04:26  190096.6      0.00       0.0       0.0                          
    0:04:26  190054.6      0.00       0.0       0.0                          
    0:04:29  189948.7      0.00       0.0       0.0                          
    0:04:29  189896.6      0.00       0.0       0.0                          
    0:04:29  189850.6      0.00       0.0       0.0                          
    0:04:30  189804.3      0.00       0.0       0.0                          
    0:04:30  189739.4      0.00       0.0       0.0                          
    0:04:30  189699.0      0.00       0.0       0.0                          
    0:04:30  189589.9      0.00       0.0       0.0                          
    0:04:31  189437.5      0.00       0.0       0.0                          
    0:04:31  189284.3      0.00       0.0       0.0                          
    0:04:32  189131.8      0.00       0.0       0.0                          
    0:04:32  188979.4      0.00       0.0       0.0                          
    0:04:33  188826.2      0.00       0.0       0.0                          
    0:04:33  188673.8      0.00       0.0       0.0                          
    0:04:33  188521.4      0.00       0.0       0.0                          
    0:04:34  188368.2      0.00       0.0       0.0                          
    0:04:34  188238.9      0.00       0.0       0.0                          
    0:04:35  188102.2      0.00       0.0       0.0                          
    0:04:35  187965.2      0.00       0.0       0.0                          
    0:04:36  187830.6      0.00       0.0       0.0                          
    0:04:37  187696.2      0.00       0.0       0.0                          
    0:04:37  187550.2      0.00       0.0       0.0                          
    0:04:37  187476.8      0.00       0.0       0.0                          
    0:04:37  187463.2      0.00       0.0       0.0                          
    0:04:38  187388.2      0.00       0.0       0.0                          
    0:04:38  187334.2      0.00       0.0       0.0                          
    0:04:38  187313.2      0.00       0.0       0.0                          
    0:04:39  187211.9      0.00       0.0       0.0                          
    0:04:40  187133.7      0.00       0.0       0.0                          
    0:04:40  187131.3      0.00       0.0       0.0                          
    0:04:40  187127.0      0.00       0.0       0.0                          
    0:04:41  187125.1      0.00       0.0       0.0                          
    0:04:41  187123.3      0.00       0.0       0.0                          
    0:04:41  187120.9      0.00       0.0       0.0                          
    0:04:41  187117.2      0.00       0.0       0.0                          
    0:04:41  187108.7      0.00       0.0       0.0                          
    0:04:41  187106.3      0.00       0.0       0.0                          
    0:04:41  187102.0      0.00       0.0       0.0                          
    0:04:42  187095.6      0.00       0.0       0.0                          
    0:04:45  187090.0      0.00       0.0       0.0                          
    0:04:45  187001.5      0.09       1.1       0.0                          
    0:04:45  186998.3      0.09       1.1       0.0                          
    0:04:46  186998.3      0.09       1.1       0.0                          
    0:04:46  186998.3      0.09       1.1       0.0                          
    0:04:46  186998.3      0.09       1.1       0.0                          
    0:04:46  186998.3      0.09       1.1       0.0                          
    0:04:46  186998.3      0.09       1.1       0.0                          
    0:04:46  187024.9      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187034.2      0.01       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187035.2      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:47  187036.0      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187036.3      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187037.4      0.01       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187038.4      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187041.6      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187042.4      0.00       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187043.2      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:47  187047.5      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187051.2      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187053.1      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187053.9      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187054.7      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187056.5      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187056.5      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187060.0      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187062.1      0.00       0.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187062.6      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:48  187062.6      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:49  187065.0      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:50  187065.8      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Mat_a_Mem/Mem/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:04:34 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83749.302613
Buf/Inv area:                     4602.332005
Noncombinational area:          103316.524423
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187065.827036
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:04:43 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  52.3061 mW   (93%)
  Net Switching Power  =   3.9634 mW    (7%)
                         ---------
Total Dynamic Power    =  56.2695 mW  (100%)

Cell Leakage Power     =   3.9367 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       5.0712e+04          518.0167        1.7427e+06        5.2975e+04  (  87.99%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5908e+03        3.4453e+03        2.1940e+06        7.2303e+03  (  12.01%)
--------------------------------------------------------------------------------------------------
Total          5.2303e+04 uW     3.9633e+03 uW     3.9367e+06 nW     6.0205e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 10:04:44 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[8].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out_tri[9]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[8].path/Mat_a_Mem/Mem/data_out[9] (memory_b20_SIZE20_LOGSIZE5_24)
                                                          0.00       0.22 f
  path/genblk1[8].path/Mat_a_Mem/data_out[9] (seqMemory_b20_SIZE20_24)
                                                          0.00       0.22 f
  path/genblk1[8].path/path/in0[9] (mac_b20_g1_12)        0.00       0.22 f
  path/genblk1[8].path/path/mult_21/a[9] (mac_b20_g1_12_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[8].path/path/mult_21/U1221/ZN (XNOR2_X1)
                                                          0.09       0.30 f
  path/genblk1[8].path/path/mult_21/U1029/ZN (AND2_X1)
                                                          0.05       0.35 f
  path/genblk1[8].path/path/mult_21/U983/ZN (INV_X1)      0.05       0.40 r
  path/genblk1[8].path/path/mult_21/U1740/ZN (OAI22_X1)
                                                          0.05       0.45 f
  path/genblk1[8].path/path/mult_21/U999/Z (XOR2_X1)      0.08       0.53 f
  path/genblk1[8].path/path/mult_21/U1000/Z (XOR2_X1)     0.08       0.61 f
  path/genblk1[8].path/path/mult_21/U422/CO (FA_X1)       0.11       0.72 f
  path/genblk1[8].path/path/mult_21/U1026/ZN (XNOR2_X1)
                                                          0.06       0.78 f
  path/genblk1[8].path/path/mult_21/U1025/ZN (XNOR2_X1)
                                                          0.06       0.84 f
  path/genblk1[8].path/path/mult_21/U1297/ZN (NAND2_X1)
                                                          0.04       0.88 r
  path/genblk1[8].path/path/mult_21/U1287/ZN (INV_X1)     0.03       0.91 f
  path/genblk1[8].path/path/mult_21/U1583/ZN (AOI21_X1)
                                                          0.04       0.95 r
  path/genblk1[8].path/path/mult_21/U1658/ZN (OAI21_X1)
                                                          0.04       0.99 f
  path/genblk1[8].path/path/mult_21/U1633/ZN (AOI21_X1)
                                                          0.04       1.03 r
  path/genblk1[8].path/path/mult_21/U1807/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[8].path/path/mult_21/U1253/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[8].path/path/mult_21/U1753/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[8].path/path/mult_21/U1752/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[8].path/path/mult_21/U1853/ZN (OAI21_X1)
                                                          0.03       1.21 f
  path/genblk1[8].path/path/mult_21/U1147/ZN (AOI21_X1)
                                                          0.04       1.25 r
  path/genblk1[8].path/path/mult_21/U1779/ZN (OAI21_X1)
                                                          0.03       1.29 f
  path/genblk1[8].path/path/mult_21/U1234/ZN (AOI21_X1)
                                                          0.04       1.33 r
  path/genblk1[8].path/path/mult_21/U1705/ZN (OAI21_X1)
                                                          0.03       1.36 f
  path/genblk1[8].path/path/mult_21/U1806/ZN (AOI21_X1)
                                                          0.04       1.40 r
  path/genblk1[8].path/path/mult_21/U1805/ZN (OAI21_X1)
                                                          0.03       1.44 f
  path/genblk1[8].path/path/mult_21/U1219/ZN (AOI21_X1)
                                                          0.04       1.48 r
  path/genblk1[8].path/path/mult_21/U1852/ZN (OAI21_X1)
                                                          0.04       1.52 f
  path/genblk1[8].path/path/mult_21/U1115/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[8].path/path/mult_21/U1096/ZN (NAND3_X1)
                                                          0.04       1.60 f
  path/genblk1[8].path/path/mult_21/U1142/ZN (NAND2_X1)
                                                          0.04       1.63 r
  path/genblk1[8].path/path/mult_21/U1145/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[8].path/path/mult_21/U1163/ZN (NAND2_X1)
                                                          0.03       1.70 r
  path/genblk1[8].path/path/mult_21/U1088/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[8].path/path/mult_21/U1191/ZN (NAND2_X1)
                                                          0.04       1.77 r
  path/genblk1[8].path/path/mult_21/U1087/ZN (NAND3_X1)
                                                          0.04       1.81 f
  path/genblk1[8].path/path/mult_21/U1150/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[8].path/path/mult_21/U1153/ZN (NAND3_X1)
                                                          0.04       1.88 f
  path/genblk1[8].path/path/mult_21/U1169/ZN (NAND2_X1)
                                                          0.04       1.92 r
  path/genblk1[8].path/path/mult_21/U1171/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[8].path/path/mult_21/U1199/ZN (NAND2_X1)
                                                          0.04       1.99 r
  path/genblk1[8].path/path/mult_21/U1200/ZN (NAND3_X1)
                                                          0.04       2.03 f
  path/genblk1[8].path/path/mult_21/U1205/ZN (NAND2_X1)
                                                          0.04       2.07 r
  path/genblk1[8].path/path/mult_21/U1206/ZN (NAND3_X1)
                                                          0.04       2.11 f
  path/genblk1[8].path/path/mult_21/U1134/ZN (NAND2_X1)
                                                          0.04       2.15 r
  path/genblk1[8].path/path/mult_21/U1098/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[8].path/path/mult_21/U1138/ZN (NAND2_X1)
                                                          0.03       2.21 r
  path/genblk1[8].path/path/mult_21/U1080/ZN (AND3_X1)
                                                          0.05       2.26 r
  path/genblk1[8].path/path/mult_21/product[39] (mac_b20_g1_12_DW_mult_tc_1)
                                                          0.00       2.26 r
  path/genblk1[8].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   2.30       2.30
  clock network delay (ideal)                             0.00       2.30
  path/genblk1[8].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.30 r
  library setup time                                     -0.03       2.27
  data required time                                                 2.27
  --------------------------------------------------------------------------
  data required time                                                 2.27
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
