10-prep 0h0m3s218ms
11-opensta 0h0m2s493ms
11-yosys 0h0m12s246ms
13-verilog2def_openroad 0h0m1s973ms
14-ioPlacer 0h0m1s576ms
15-tapcell 0h0m1s586ms
17-pdn 0h0m2s598ms
18-replace 0h0m8s254ms
18-resizer_design_optimization 0h0m6s627ms
19-write_verilog 0h0m1s612ms
19-resizer_design_optimization_sta 0h0m2s606ms
21-opendp 0h0m2s627ms
22-cts 0h0m42s264ms
23-write_verilog 0h0m1s569ms
23-resizer_timing_optimization 0h0m3s562ms
24-write_verilog 0h0m1s574ms
24-resizer_timing_optimization_sta 0h0m2s699ms
25-resizer_timing_optimization 0h0m5s826ms
26-write_verilog 0h0m1s580ms
26-resizer_timing_optimization_sta 0h0m2s740ms
28-opendp 0h0m1s821ms
29-fastroute 0h0m7s815ms
30-addspacers 0h0m1s693ms
31-write_verilog 0h0m1s667ms
32-tritonRoute 0h8m56s503ms
33-spef_extraction 0h0m5s499ms
33-spef_extraction_sta 0h0m5s841ms
36-write_verilog 0h0m2s24ms
40-magic_gen 0h0m19s595ms
41-klayout 0h0m2s535ms
43-klayout_xor 0h0m42s753ms
44-magic_ext_spice 0h0m15s706ms
45-lvs 0h0m2s256ms
46-magic_drc 0h1m35s494ms
48-or_antenna 0h0m3s561ms
49-cvc 0h0m0s743ms