Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  9 17:11:18 2020
| Host         : LAPTOP-4SNJPT7S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tlcpg236-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'inst_mem_rom_IP'

1. Summary
----------

SUCCESS in the conversion of inst_mem_rom_IP (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  9 17:11:17 2020
| Host         : LAPTOP-4SNJPT7S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a35tlcpg236-2L
------------------------------------------------------------------------------------

Upgrade Log for IP 'data_mem_d_IP'

1. Summary
----------

SUCCESS in the conversion of data_mem_d_IP (xilinx.com:ip:dist_mem_gen:8.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  9 12:31:06 2020
| Host         : LAPTOP-4SNJPT7S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7vx485tffg1157-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'inst_mem_rom_IP'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of inst_mem_rom_IP (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 13) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'inst_mem_rom_IP'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 7

-Upgraded port 'spo' width 16 differs from original width 32

-Upgrade has added port 'clk'

-Upgrade has added port 'd'

-Upgrade has added port 'we'


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'inst_mem_rom_IP'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name inst_mem_rom_IP
set_property -dict "\
  CONFIG.Component_Name {inst_mem_rom_IP} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../../order1.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {32} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {2} \
  CONFIG.depth {128} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {rom} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips inst_mem_rom_IP]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Aug  9 12:31:05 2020
| Host         : LAPTOP-4SNJPT7S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7vx485tffg1157-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'data_mem_d_IP'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of data_mem_d_IP (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 13) to (Rev. 12)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Warnings
-----------

WARNING: The upgraded user parameter set contained parameters that could not be mapped on to the upgraded IP. When checking the upgrade script, note that parameter names are case sensitive.


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'data_mem_d_IP'. These changes may impact your design.


-Upgraded port 'a' width 6 differs from original width 7

-Upgraded port 'd' width 16 differs from original width 32

-Upgraded port 'spo' width 16 differs from original width 32


4. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Customization errors found on 'data_mem_d_IP'. Restoring to previous valid configuration.


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 -user_name data_mem_d_IP
set_property -dict "\
  CONFIG.Component_Name {data_mem_d_IP} \
  CONFIG.Pipeline_Stages {0} \
  CONFIG.ce_overrides {ce_overrides_sync_controls} \
  CONFIG.coefficient_file {../../../../../bubble_all_space_32.coe} \
  CONFIG.common_output_ce {false} \
  CONFIG.common_output_clk {false} \
  CONFIG.data_width {32} \
  CONFIG.default_data {0} \
  CONFIG.default_data_radix {16} \
  CONFIG.depth {128} \
  CONFIG.dual_port_address {non_registered} \
  CONFIG.dual_port_output_clock_enable {false} \
  CONFIG.input_clock_enable {false} \
  CONFIG.input_options {non_registered} \
  CONFIG.memory_type {single_port_ram} \
  CONFIG.output_options {non_registered} \
  CONFIG.qualify_we_with_i_ce {false} \
  CONFIG.reset_qdpo {false} \
  CONFIG.reset_qsdpo {false} \
  CONFIG.reset_qspo {false} \
  CONFIG.simple_dual_port_address {non_registered} \
  CONFIG.simple_dual_port_output_clock_enable {false} \
  CONFIG.single_port_output_clock_enable {false} \
  CONFIG.sync_reset_qdpo {false} \
  CONFIG.sync_reset_qsdpo {false} \
  CONFIG.sync_reset_qspo {false} " [get_ips data_mem_d_IP]


