# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do t_ff_beh_st_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/t_ff_beh_st {C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:28 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/t_ff_beh_st" C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st.v 
# -- Compiling module t_ff_beh_st
# 
# Top level modules:
# 	t_ff_beh_st
# End time: 18:19:28 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:28 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_ff_beh.v 
# -- Compiling module d_ff_beh
# 
# Top level modules:
# 	d_ff_beh
# End time: 18:19:28 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:40 on Oct 15,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v 
# -- Compiling module t_ff_beh_st_tb
# 
# Top level modules:
# 	t_ff_beh_st_tb
# End time: 18:19:40 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.t_ff_beh_st_tb
# vsim work.t_ff_beh_st_tb 
# Start time: 18:20:35 on Oct 15,2019
# Loading work.t_ff_beh_st_tb
# Loading work.t_ff_beh_st
# Loading work.d_ff_beh
add wave -position insertpoint  \
sim:/t_ff_beh_st_tb/rstn \
sim:/t_ff_beh_st_tb/clk \
sim:/t_ff_beh_st_tb/T \
sim:/t_ff_beh_st_tb/Q
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v(20)
#    Time: 300 ps  Iteration: 0  Instance: /t_ff_beh_st_tb
# 1
# Break in Module t_ff_beh_st_tb at C:/Users/home/Documents/Fpga_proj/t_ff_beh_st/t_ff_beh_st_tb.v line 20
# End time: 18:21:04 on Oct 15,2019, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
