Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Sep  3 19:56:42 2025
| Host         : DESKTOP-MNCON82 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display_inst/clk_divider_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.957ns  (logic 5.940ns (35.029%)  route 11.017ns (64.971%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.204     7.035    display_inst/sw[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.159 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.850     9.010    display_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I3_O)        0.152     9.162 r  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.145    10.306    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I2_O)        0.354    10.660 r  display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.565    13.225    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.957 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.957    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.939ns  (logic 5.691ns (33.598%)  route 11.248ns (66.402%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.204     7.035    display_inst/sw[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.159 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.850     9.010    display_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I3_O)        0.152     9.162 r  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           1.145    10.306    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y17         LUT5 (Prop_lut5_I2_O)        0.326    10.632 r  display_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.796    13.428    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.939 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.939    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.536ns  (logic 5.700ns (34.472%)  route 10.836ns (65.528%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.238     5.693    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.152     5.845 f  display_inst/led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.746     6.590    display_inst/sw[7]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.326     6.916 r  display_inst/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.825     7.741    display_inst/led_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.124     7.865 r  display_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           2.387    10.252    display_inst/led_OBUF[0]
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.124    10.376 r  display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.641    13.017    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.536 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.536    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.494ns  (logic 5.716ns (34.653%)  route 10.778ns (65.347%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.238     5.693    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.152     5.845 f  display_inst/led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.746     6.590    display_inst/sw[7]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.326     6.916 r  display_inst/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.825     7.741    display_inst/led_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.124     7.865 f  display_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           2.394    10.259    display_inst/led_OBUF[0]
    SLICE_X44Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.383 r  display_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.576    12.959    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.494 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.494    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.419ns  (logic 5.712ns (34.789%)  route 10.707ns (65.211%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.204     7.035    display_inst/sw[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.159 f  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.850     9.010    display_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I3_O)        0.152     9.162 f  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.846    10.007    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y15         LUT5 (Prop_lut5_I4_O)        0.326    10.333 r  display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.554    12.887    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.419 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.419    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.414ns  (logic 5.716ns (34.824%)  route 10.698ns (65.176%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.204     7.035    display_inst/sw[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.159 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.850     9.010    display_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I3_O)        0.152     9.162 r  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.825     9.987    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y16         LUT5 (Prop_lut5_I2_O)        0.326    10.313 r  display_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.566    12.879    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.414 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.414    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.231ns  (logic 5.685ns (35.025%)  route 10.546ns (64.975%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.204     7.035    display_inst/sw[5]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.124     7.159 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=3, routed)           1.850     9.010    display_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y15         LUT5 (Prop_lut5_I3_O)        0.152     9.162 r  display_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=6, routed)           0.832     9.994    display_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I2_O)        0.326    10.320 r  display_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.407    12.726    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.231 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.231    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.549ns  (logic 5.579ns (41.179%)  route 7.970ns (58.821%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.195     7.027    display_inst_n_11
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.151 r  led_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.670     7.821    led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I2_O)        0.152     7.973 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     9.824    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.725    13.549 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.549    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.322ns  (logic 5.336ns (40.049%)  route 7.987ns (59.951%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.253     5.708    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     5.832 r  display_inst/led_OBUF[1]_inst_i_4/O
                         net (fo=8, routed)           1.195     7.027    display_inst_n_11
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.151 r  led_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.670     7.821    led_OBUF[3]_inst_i_3_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.124     7.945 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.813    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    13.322 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.322    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.305ns  (logic 5.561ns (41.799%)  route 7.744ns (58.201%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=13, routed)          4.238     5.693    display_inst/led_OBUF[3]_inst_i_3[0]
    SLICE_X3Y13          LUT4 (Prop_lut4_I2_O)        0.152     5.845 f  display_inst/led_OBUF[1]_inst_i_2/O
                         net (fo=6, routed)           0.746     6.590    display_inst/sw[7]
    SLICE_X3Y15          LUT6 (Prop_lut6_I4_O)        0.326     6.916 r  display_inst/led_OBUF[0]_inst_i_2/O
                         net (fo=4, routed)           0.825     7.741    display_inst/led_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.124     7.865 r  display_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           1.935     9.800    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.305 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.305    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_inst/clk_divider_inst/clk_div_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/clk_divider_inst/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDCE                         0.000     0.000 r  display_inst/clk_divider_inst/clk_div_reg/C
    SLICE_X0Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_inst/clk_divider_inst/clk_div_reg/Q
                         net (fo=2, routed)           0.185     0.326    display_inst/clk_divider_inst/clk_div
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  display_inst/clk_divider_inst/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.371    display_inst/clk_divider_inst/clk_div_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  display_inst/clk_divider_inst/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/clk_divider_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/clk_divider_inst/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.304%)  route 0.264ns (58.696%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE                         0.000     0.000 r  display_inst/clk_divider_inst/counter_reg[0]/C
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display_inst/clk_divider_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.109     0.250    display_inst/clk_divider_inst/counter[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.045     0.295 r  display_inst/clk_divider_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.155     0.450    display_inst/clk_divider_inst/counter_0[0]
    SLICE_X1Y13          FDCE                                         r  display_inst/clk_divider_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/clk_divider_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/clk_divider_inst/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.231ns (40.408%)  route 0.341ns (59.592%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  display_inst/clk_divider_inst/counter_reg[6]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display_inst/clk_divider_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    display_inst/clk_divider_inst/counter[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  display_inst/clk_divider_inst/counter[16]_i_2/O
                         net (fo=17, routed)          0.214     0.527    display_inst/clk_divider_inst/counter[16]_i_2_n_0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.572 r  display_inst/clk_divider_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.572    display_inst/clk_divider_inst/counter_0[2]
    SLICE_X0Y12          FDCE                                         r  display_inst/clk_divider_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/clk_divider_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/clk_divider_inst/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.231ns (40.338%)  route 0.342ns (59.662%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  display_inst/clk_divider_inst/counter_reg[6]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display_inst/clk_divider_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    display_inst/clk_divider_inst/counter[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  display_inst/clk_divider_inst/counter[16]_i_2/O
                         net (fo=17, routed)          0.215     0.528    display_inst/clk_divider_inst/counter[16]_i_2_n_0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.045     0.573 r  display_inst/clk_divider_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.573    display_inst/clk_divider_inst/counter_0[4]
    SLICE_X0Y12          FDCE                                         r  display_inst/clk_divider_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/clk_divider_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/clk_divider_inst/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.234ns (40.720%)  route 0.341ns (59.280%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  display_inst/clk_divider_inst/counter_reg[6]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display_inst/clk_divider_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    display_inst/clk_divider_inst/counter[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  display_inst/clk_divider_inst/counter[16]_i_2/O
                         net (fo=17, routed)          0.214     0.527    display_inst/clk_divider_inst/counter[16]_i_2_n_0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.048     0.575 r  display_inst/clk_divider_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.575    display_inst/clk_divider_inst/counter_0[3]
    SLICE_X0Y12          FDCE                                         r  display_inst/clk_divider_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/clk_divider_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_inst/clk_divider_inst/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.235ns (40.752%)  route 0.342ns (59.248%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDCE                         0.000     0.000 r  display_inst/clk_divider_inst/counter_reg[6]/C
    SLICE_X0Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  display_inst/clk_divider_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.126     0.267    display_inst/clk_divider_inst/counter[6]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.312 r  display_inst/clk_divider_inst/counter[16]_i_2/O
                         net (fo=17, routed)          0.215     0.528    display_inst/clk_divider_inst/counter[16]_i_2_n_0
    SLICE_X0Y12          LUT2 (Prop_lut2_I0_O)        0.049     0.577 r  display_inst/clk_divider_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.577    display_inst/clk_divider_inst/counter_0[5]
    SLICE_X0Y12          FDCE                                         r  display_inst/clk_divider_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/clk_divider_inst/counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.210ns (35.524%)  route 0.380ns (64.476%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.380     0.590    display_inst/clk_divider_inst/AR[0]
    SLICE_X1Y13          FDCE                                         f  display_inst/clk_divider_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/clk_divider_inst/counter_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.385     0.594    display_inst/clk_divider_inst/AR[0]
    SLICE_X0Y13          FDCE                                         f  display_inst/clk_divider_inst/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/clk_divider_inst/counter_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.385     0.594    display_inst/clk_divider_inst/AR[0]
    SLICE_X0Y13          FDCE                                         f  display_inst/clk_divider_inst/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display_inst/clk_divider_inst/counter_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.210ns (35.264%)  route 0.385ns (64.736%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=19, routed)          0.385     0.594    display_inst/clk_divider_inst/AR[0]
    SLICE_X0Y13          FDCE                                         f  display_inst/clk_divider_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





