var dma__stm32_8h =
[
    [ "STM32_DMA_CHANNEL_CONFIG", "dma__stm32_8h.html#ac9830f1d3c46089010a8354fc344b68e", null ],
    [ "STM32_DMA_CONFIG_DIRECTION", "dma__stm32_8h.html#aed17fb68ee78831fbce6628cc97ef4d0", null ],
    [ "STM32_DMA_CONFIG_MEMORY_ADDR_INC", "dma__stm32_8h.html#ad4bb23a652c15f856431d13048ac639f", null ],
    [ "STM32_DMA_CONFIG_MEMORY_DATA_SIZE", "dma__stm32_8h.html#ae2664884f88d4df0be45c189ecdabf1d", null ],
    [ "STM32_DMA_CONFIG_PERIPHERAL_ADDR_INC", "dma__stm32_8h.html#a1b97fe65f90e0b73f1450e5a763cc5cb", null ],
    [ "STM32_DMA_CONFIG_PERIPHERAL_DATA_SIZE", "dma__stm32_8h.html#a208ec04cc0c0e8e41012c6c07bd10e3e", null ],
    [ "STM32_DMA_CONFIG_PERIPHERAL_INC_FIXED", "dma__stm32_8h.html#ac1e469f441e34af9a62fc4ab697a0275", null ],
    [ "STM32_DMA_CONFIG_PRIORITY", "dma__stm32_8h.html#af20462bb4d9f9a38dec07add57de4795", null ],
    [ "STM32_DMA_CTLR", "dma__stm32_8h.html#a65697918b25bd6e316a2141289a3bba4", null ],
    [ "STM32_DMA_FEATURES", "dma__stm32_8h.html#aa1aa5181a6387f56cc914c755d4dcb69", null ],
    [ "STM32_DMA_FEATURES_FIFO_THRESHOLD", "dma__stm32_8h.html#abf490559310376a854ae1e8ee18209ce", null ],
    [ "STM32_DMA_HAL_OVERRIDE", "dma__stm32_8h.html#a00fdf498cabe4214e28add6ef55681bc", null ],
    [ "STM32_DMA_SLOT", "dma__stm32_8h.html#ad2f2b0a1e77f5f829bb2833a31486ff8", null ]
];