;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	MOV -7, <-20
	ADD 3, @120
	JMN 0, <-102
	SUB @127, 106
	MOV -1, <-20
	SUB <0, @2
	SPL 0, <-12
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @3, 0
	ADD -130, 9
	ADD -130, 9
	ADD -130, 9
	SUB @121, 106
	MOV -7, <-20
	SUB @121, 106
	SUB @121, 106
	ADD -130, 9
	SUB @121, 106
	SUB @121, 106
	ADD -130, 9
	ADD #130, 9
	ADD 30, 9
	SUB @121, 106
	ADD 30, 9
	ADD 30, 9
	MOV -1, <-20
	SUB @121, 103
	SLT #130, 9
	DJN -1, @-20
	SLT @3, 0
	DJN -1, @-20
	CMP #0, -40
	SPL 0, <-102
	SPL 0, <-102
	SPL 0, <-102
	ADD -130, 9
	MOV -7, <-20
	DJN -1, @-20
	ADD -130, 9
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
