[{"DBLP title": "Low cost dynamic error detection in linearity testing of SAR ADCs.", "DBLP authors": ["Nimit Jain", "Nitin Agarwal", "Rajavelu Thinakaran", "Rubin A. Parekhji"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242030", "OA papers": [{"PaperId": "https://openalex.org/W2782385765", "PaperTitle": "Low cost dynamic error detection in linearity testing of SAR ADCs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Madras": 1.0, "Texas Instruments (India)": 3.0}, "Authors": ["Nimit Jain", "Nitin Agarwal", "Rajavelu Thinakaran", "Rubin A. Parekhji"]}]}, {"DBLP title": "Concurrent built in test and tuning of beamforming MIMO systems using learning assisted performance optimization.", "DBLP authors": ["Sabyasachi Deyati", "Barry J. Muldrey", "Byunghoo Jung", "Abhijit Chatterjee"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242031", "OA papers": [{"PaperId": "https://openalex.org/W2781865878", "PaperTitle": "Concurrent built in test and tuning of beamforming MIMO systems using learning assisted performance optimization", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Georgia Institute of Technology": 3.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Sabyasachi Deyati", "Barry J. Muldrey", "Byunghoo Jung", "Abhijit Chatterjee"]}]}, {"DBLP title": "An on-chip ADC BIST solution and the BIST enabled calibration scheme.", "DBLP authors": ["Xiankun Jin", "Tao Chen", "Mayank Jain", "Arun Kumar Barman", "David Kramer", "Doug Garrity", "Randall L. Geiger", "Degang Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242032", "OA papers": [{"PaperId": "https://openalex.org/W2781664087", "PaperTitle": "An on-chip ADC BIST solution and the BIST enabled calibration scheme", "Year": 2017, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"NXP (Germany)": 5.0, "Iowa State University": 3.0}, "Authors": ["Xiankun Jin", "Tao Chen", "Mayank Jain", "Arun Kumar Barman", "David Kramer", "Doug Garrity", "Randall L. Geiger", "Degang Chen"]}]}, {"DBLP title": "Built-in self-test for stability measurement of low dropout regulator.", "DBLP authors": ["Jae Woong Jeong", "Ender Yilmaz", "LeRoy Winemberg", "Sule Ozev"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242033", "OA papers": [{"PaperId": "https://openalex.org/W2781709338", "PaperTitle": "Built-in self-test for stability measurement of low dropout regulator", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"School of Electrical, Computer, and Energy Engineering, NXP Semiconductors, Austin, TX": 3.0, "Arizona State University": 1.0}, "Authors": ["Jae-Woong Jeong", "Ender Yilmaz", "LeRoy Winemberg", "Sule Ozev"]}]}, {"DBLP title": "Increasing IJTAG bandwidth and managing security through parallel locking-SIBs.", "DBLP authors": ["Saurabh Gupta", "Al Crouch", "Jennifer Dworak", "Daniel Engels"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242034", "OA papers": [{"PaperId": "https://openalex.org/W2781852892", "PaperTitle": "Increasing IJTAG bandwidth and managing security through parallel locking-SIBs", "Year": 2017, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Southern Methodist University": 3.0, "Amida Technology Solutions, Inc, Austin, Texas, USA": 1.0}, "Authors": ["Saurabh Gupta", "Al Crouch", "Jennifer Dworak", "Daniel W. Engels"]}]}, {"DBLP title": "Advancing test compression to the physical dimension.", "DBLP authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Paul Cunningham", "Brian Foutz", "Dale Meehl", "Louis Milano", "Christos Papameletis", "David Scott", "Steev Wilcox"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242035", "OA papers": [{"PaperId": "https://openalex.org/W2781558509", "PaperTitle": "Advancing test compression to the physical dimension", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Cadence Design Systems (United States)": 9.0}, "Authors": ["Krishna Chakravadhanula", "Vivek Chickermane", "Paul Cunningham", "B. E. Foutz", "Dale Meehl", "Louis Christopher Milano", "Christos Papameletis", "David Scott", "Steev Wilcox"]}]}, {"DBLP title": "Full-scan LBIST with capture-per-cycle hybrid test points.", "DBLP authors": ["Sylwester Milewski", "Nilanjan Mukherjee", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Justyna Zawada"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242036", "OA papers": [{"PaperId": "https://openalex.org/W2781764167", "PaperTitle": "Full-scan LBIST with capture-per-cycle hybrid test points", "Year": 2017, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Mentor Technologies": 3.0, "Pozna\u0144 University of Technology": 3.0}, "Authors": ["Sylwester Milewski", "Nilanjan Mukherjee", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer", "Justyna Zawada"]}]}, {"DBLP title": "Software-based online self-testing of network-on-chip using bounded model checking.", "DBLP authors": ["Ying Zhang", "Krishnendu Chakrabarty", "Huawei Li", "Jianhui Jiang"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242037", "OA papers": [{"PaperId": "https://openalex.org/W2781937213", "PaperTitle": "Software-based online self-testing of network-on-chip using bounded model checking", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tongji University": 1.0, "Software (Spain)": 1.0, "Duke University": 1.0, "Institute of Computing Technology": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Ying Zhang", "Krishnendu Chakrabarty", "Huawei Li", "Jian-Hui Jiang"]}]}, {"DBLP title": "RTL functional test generation using factored concolic execution.", "DBLP authors": ["Sonal Pinto", "Michael S. Hsiao"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242038", "OA papers": [{"PaperId": "https://openalex.org/W2736817226", "PaperTitle": "RTL functional test generation using factored concolic execution", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Sonal Pinto", "Michael Hsiao"]}]}, {"DBLP title": "Modeling trans-threshold correlations for reducing functional test time in ultra-low power systems.", "DBLP authors": ["Christopher J. Lukas", "Farah B. Yahya", "Benton H. Calhoun"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242039", "OA papers": [{"PaperId": "https://openalex.org/W2781716934", "PaperTitle": "Modeling trans-threshold correlations for reducing functional test time in ultra-low power systems", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Christopher J. Lukas", "Farah B. Yahya", "Benton H. Calhoun"]}]}, {"DBLP title": "Automated die inking: A pattern recognition-based approach.", "DBLP authors": ["Constantinos Xanthopoulos", "Peter Sarson", "Heinz Reiter", "Yiorgos Makris"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242040", "OA papers": [{"PaperId": "https://openalex.org/W2781490043", "PaperTitle": "Automated die inking: A pattern recognition-based approach", "Year": 2017, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Dallas": 2.0, "AMS (Austria)": 2.0}, "Authors": ["Constantinos Xanthopoulos", "Peter Sarson", "Heinz Reiter", "Yiorgos Makris"]}]}, {"DBLP title": "Front-end layout reflection for test chip design.", "DBLP authors": ["Zeye Liu", "Phillip Fynan", "Ronald D. Blanton"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242041", "OA papers": [{"PaperId": "https://openalex.org/W2782120976", "PaperTitle": "Front-end layout reflection for test chip design", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 3.0}, "Authors": ["Zeye Liu", "Phillip Fynan", "R.D. Blanton"]}]}, {"DBLP title": "Cognitive approach to support dynamic aging compensation.", "DBLP authors": ["Souhir Mhira", "Vincent Huard", "Ahmed Benhassain", "Florian Cacho", "David Meyer", "Sylvie Naudet", "Abhishek Jain", "C. R. Parthasarathy", "Alain Bravaix"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242042", "OA papers": [{"PaperId": "https://openalex.org/W2782190170", "PaperTitle": "Cognitive approach to support dynamic aging compensation", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["S. Mhira", "Vincent Huard", "A. Benhassain", "Florian Cacho", "David A. Meyer", "S. Naudet", "Anil K. Jain", "Chittoor Parthasarathy", "Alain Bravaix"]}]}, {"DBLP title": "Changepoint-based anomaly detection in a core router system.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242043", "OA papers": [{"PaperId": "https://openalex.org/W2782273298", "PaperTitle": "Changepoint-based anomaly detection in a core router system", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Duke University": 2.0, "Huawei Technologies Co. Ltd, San Jose, CA": 2.0}, "Authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Symbol-based health-status analysis in a core router system.", "DBLP authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242044", "OA papers": [{"PaperId": "https://openalex.org/W2782029916", "PaperTitle": "Symbol-based health-status analysis in a core router system", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Duke University": 2.0, "Huawei Technologies Co. Ltd, San Jose, CA": 2.0}, "Authors": ["Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"]}]}, {"DBLP title": "Safety analysis for integrated circuits in the context of hybrid systems.", "DBLP authors": ["V. Prasanth", "Rubin A. Parekhji", "Bharadwaj Amrutur"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242045", "OA papers": [{"PaperId": "https://openalex.org/W2782084805", "PaperTitle": "Safety analysis for integrated circuits in the context of hybrid systems", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Texas Instruments (India)": 2.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["V Prasanth", "Rubin A. Parekhji", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Advanced functional safety mechanisms for embedded memories and IPs in automotive SoCs.", "DBLP authors": ["Tal Kogan", "Yehonatan Abotbol", "Gabriele Boschi", "Gurgen Harutyunyan", "I. Kroul", "Hanna Shaheen", "Yervant Zorian"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242046", "OA papers": [{"PaperId": "https://openalex.org/W2782069098", "PaperTitle": "Advanced functional safety mechanisms for embedded memories and IPs in automotive SoCs", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Intel (Israel)": 3.0, "Inomize, Israel": 1.0, "Intel, Italy": 1.0, "Synopsys, Armenia": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["T. Kogan", "Y. Abotbol", "Boschi G", "G. Harutyunyan", "I. Kroul", "H. Shaheen", "Yervant Zorian"]}]}, {"DBLP title": "Some considerations on choosing an outlier method for automotive product lines.", "DBLP authors": ["Li-C. Wang", "Sebastian Siatkowski", "Chuanhe Jay Shan", "Matthew Nero", "Nikolas Sumikawa", "LeRoy Winemberg"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242047", "OA papers": [{"PaperId": "https://openalex.org/W2782277753", "PaperTitle": "Some considerations on choosing an outlier method for automotive product lines", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Santa Barbara": 4.0, "NXP (Germany)": 2.0}, "Authors": ["Li-C. Wang", "Sebastian Siatkowski", "Chuanhe Jay Shan", "Matthew Nero", "Nik Sumikawa", "LeRoy Winemberg"]}]}, {"DBLP title": "Diagnosing multiple faulty chains with low pin convolution compressor using compressed production test set.", "DBLP authors": ["Subhadip Kundu", "Kuldip Kumar", "Rishi Kumar", "Rohit Kapur"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242048", "OA papers": [{"PaperId": "https://openalex.org/W2782520394", "PaperTitle": "Diagnosing multiple faulty chains with low pin convolution compressor using compressed production test set", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Synopsys India pvt ltd,Bangalore,India": 3.0, "Synopsys (United States)": 1.0}, "Authors": ["Subhadip Kundu", "Kuldip Kumar", "Rishi Kumar", "Rohit Kapur"]}]}, {"DBLP title": "Test reordering for improved scan chain diagnosis using an enhanced defect diagnosis procedure.", "DBLP authors": ["Srikanth Venkataraman", "Irith Pomeranz", "Shraddha Bodhe", "M. Enamul Amyeen"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242049", "OA papers": [{"PaperId": "https://openalex.org/W2782519681", "PaperTitle": "Test reordering for improved scan chain diagnosis using an enhanced defect diagnosis procedure", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 2.0, "School of Electrical and Computer Engineering, Purdue University, Indiana": 2.0}, "Authors": ["Srikanth Venkataraman", "Irith Pomeranz", "Shraddha Bodhe", "M. Enamul Amyeen"]}]}, {"DBLP title": "Systematic defect detection methodology for volume diagnosis: A data mining perspective.", "DBLP authors": ["Chuanhe Jay Shan", "Pietro Babighian", "Yan Pan", "John M. Carulli", "Li-C. Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242050", "OA papers": [{"PaperId": "https://openalex.org/W2782393944", "PaperTitle": "Systematic defect detection methodology for volume diagnosis: A data mining perspective", "Year": 2017, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of California, Santa Barbara": 2.0, "GlobalFoundries (United States)": 3.0}, "Authors": ["Chuanhe Jay Shan", "Pietro Babighian", "Yan Pan", "John P. Carulli", "Li-C. Wang"]}]}, {"DBLP title": "High throughput multiple device diagnosis system.", "DBLP authors": ["Sameer Chillarige", "Anil Malik", "Sharjinder Singh", "Joe Swenton", "Krishna Chakravadhanula"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242051", "OA papers": [{"PaperId": "https://openalex.org/W2781756121", "PaperTitle": "High throughput multiple device diagnosis system", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Cadence Design Systems (India)": 3.0, "Cadence Design Systems (United States)": 2.0}, "Authors": ["Sameer Chillarige", "Anil K. Malik", "Sharjinder Singh", "Joe Swenton", "Krishna Chakravadhanula"]}]}, {"DBLP title": "Frequency scaled segmented (FSS) scan architecture for optimized scan-shift power and faster test application time.", "DBLP authors": ["W. Pradeep", "P. Narayanan", "R. Mittal", "N. Maheshwari", "N. Naresh"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242052", "OA papers": [{"PaperId": "https://openalex.org/W2782250263", "PaperTitle": "Frequency scaled segmented (FSS) scan architecture for optimized scan-shift power and faster test application time", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Texas Instruments (India)": 5.0}, "Authors": ["Wilson Pradeep", "P R Narayanan", "Ranjan Mittal", "N. Maheshwari", "N. Naresh"]}]}, {"DBLP title": "Maximizing scan pin and bandwidth utilization with a scan routing fabric.", "DBLP authors": ["Yan Dong", "Grady Giles", "GuoLiang Li", "Jeff Rearick", "John Schulze", "James Wingfield", "Tim Wood"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242053", "OA papers": [{"PaperId": "https://openalex.org/W2782462789", "PaperTitle": "Maximizing scan pin and bandwidth utilization with a scan routing fabric", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Sunnyvale, CA, USA": 1.0, "Advanced Micro Devices (United States)": 4.0, "Shanghai, China": 1.0, "Fort Collins, CO, USA": 1.0}, "Authors": ["Yan Dong", "Grady Giles", "Guoliang Li", "Jeff Rearick", "John Schulze", "J. Wingfield", "Tim Wood"]}]}, {"DBLP title": "On applying scan based structural test for designs with dual-edge triggered flip-flops.", "DBLP authors": ["Xijiang Lin"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242054", "OA papers": [{"PaperId": "https://openalex.org/W2781792336", "PaperTitle": "On applying scan based structural test for designs with dual-edge triggered flip-flops", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Siemens (United States)": 1.0}, "Authors": ["Xijiang Lin"]}]}, {"DBLP title": "Analysis and mitigation or IR-Drop induced scan shift-errors.", "DBLP authors": ["Stefan Holst", "Eric Schneider", "Koshi Kawagoe", "Michael A. Kochte", "Kohei Miyase", "Hans-Joachim Wunderlich", "Seiji Kajihara", "Xiaoqing Wen"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242055", "OA papers": [{"PaperId": "https://openalex.org/W2781925293", "PaperTitle": "Analysis and mitigation or IR-Drop induced scan shift-errors", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Kyushu Institute of Technology": 5.0, "University of Stuttgart": 3.0}, "Authors": ["Stefan Holst", "Eric C. Schneider", "Kiyotomo Kawagoe", "Michael A. Kochte", "Kohei Miyase", "Hans-Joachim Wunderlich", "Seiji Kajihara", "Xiaoqing Wen"]}]}, {"DBLP title": "Non-intrusive detection of defects in mixed-signal integrated circuits using light activation.", "DBLP authors": ["Baris Esen", "Anthony Coyette", "Nektar Xama", "Wim Dobbelaere", "Ronny Vanhooren", "Georges G. E. Gielen"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242056", "OA papers": [{"PaperId": "https://openalex.org/W2781952488", "PaperTitle": "Non-intrusive detection of defects in mixed-signal integrated circuits using light activation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KU Leuven": 4.0, "ON Semiconductor (Belgium)": 2.0}, "Authors": ["Baris Esen", "Anthony Coyette", "Nektar Xama", "Wim Dobbelaere", "Ronny Vanhooren", "Georges Gielen"]}]}, {"DBLP title": "Accurate ADC testing with significantly relaxed instrumentation including large cumulative jitter.", "DBLP authors": ["Li Xu", "Yuming Zhuang", "Rajavelu Thinakaran", "Kenneth M. Butler", "Degang Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242057", "OA papers": [{"PaperId": "https://openalex.org/W2781485675", "PaperTitle": "Accurate ADC testing with significantly relaxed instrumentation including large cumulative jitter", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 3.0, "Texas Instruments (United States)": 2.0}, "Authors": ["Li Xu", "Yuming Zhuang", "Rajavelu Thinakaran", "Kenneth M. Butler", "Degang Chen"]}]}, {"DBLP title": "A jitter separation and BER estimation method for asymmetric total jitter distributions.", "DBLP authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242058", "OA papers": [{"PaperId": "https://openalex.org/W2781505583", "PaperTitle": "A jitter separation and BER estimation method for asymmetric total jitter distributions", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Advantest (Japan)": 2.0}, "Authors": ["Masahiro Ishida", "Kiyotaka Ichiyama"]}]}, {"DBLP title": "DFM-aware fault model and ATPG for intra-cell and inter-cell defects.", "DBLP authors": ["Arani Sinha", "Sujay Pandey", "Ayush Singhal", "Alodeep Sanyal", "Alan Schmaltz"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242059", "OA papers": [{"PaperId": "https://openalex.org/W2782177023", "PaperTitle": "DFM-aware fault model and ATPG for intra-cell and inter-cell defects", "Year": 2017, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Intel (United States)": 5.0}, "Authors": ["Arani Sinha", "Sujay Pandey", "Ayush Singhal", "Alodeep Sanyal", "Alan Schmaltz"]}]}, {"DBLP title": "Layout-aware 2-step window-based pattern reordering for fast bridge/open test generation.", "DBLP authors": ["Masayuki Arai", "Shingo Inuyama", "Kazuhiko Iwasaki"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242060", "OA papers": [{"PaperId": "https://openalex.org/W2781692898", "PaperTitle": "Layout-aware 2-step window-based pattern reordering for fast bridge/open test generation", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"College of Industrial Technology": 0.5, "Nihon University": 0.5, "Tokyo Metropolitan University": 2.0}, "Authors": ["Masayuki Arai", "Shingo Inuyama", "Kazuhiko Iwasaki"]}]}, {"DBLP title": "Selecting target bridging faults for uniform circuit coverage.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242061", "OA papers": [{"PaperId": "https://openalex.org/W2781984181", "PaperTitle": "Selecting target bridging faults for uniform circuit coverage", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Hardware trojan detection through information flow security verification.", "DBLP authors": ["Adib Nahiyan", "Mehdi Sadi", "Rahul Vittal", "Gustavo K. Contreras", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242062", "OA papers": [{"PaperId": "https://openalex.org/W2782017703", "PaperTitle": "Hardware trojan detection through information flow security verification", "Year": 2018, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Florida": 6.0}, "Authors": ["Adib Nahiyan", "Mehdi Sadi", "Rahul Vittal", "Gustavo F. Contreras", "Domenic Forte", "Mark Tehranipoor"]}]}, {"DBLP title": "Run-time hardware trojan detection using performance counters.", "DBLP authors": ["Rana Elnaggar", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242063", "OA papers": [{"PaperId": "https://openalex.org/W2781484049", "PaperTitle": "Run-time hardware trojan detection using performance counters", "Year": 2017, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Duke University": 2.0, "Karlsruhe Institute of Technology": 1.0}, "Authors": ["Rana Elnaggar", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Thwarting analog IC piracy via combinational locking.", "DBLP authors": ["Jiafan Wang", "Congyin Shi", "Adriana C. Sanabria-Borbon", "Edgar S\u00e1nchez-Sinencio", "Jiang Hu"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242064", "OA papers": [{"PaperId": "https://openalex.org/W2782164439", "PaperTitle": "Thwarting analog IC piracy via combinational locking", "Year": 2017, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Texas A&M University": 5.0}, "Authors": ["Jiafan Wang", "Congyin Shi", "Adriana C. Sanabria-Borbon", "Edgar Sanchez-Sinencio", "Jiang Hu"]}]}, {"DBLP title": "Cross-layer refresh mitigation for efficient and reliable DRAM systems: A comparative study.", "DBLP authors": ["Xiaoan Ding", "Xi Liang", "Yanjing Li"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242065", "OA papers": [{"PaperId": "https://openalex.org/W2782055018", "PaperTitle": "Cross-layer refresh mitigation for efficient and reliable DRAM systems: A comparative study", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Chicago": 3.0}, "Authors": ["Xiaoan Ding", "Xi Liang", "Yanjing Li"]}]}, {"DBLP title": "Improvement of the tolerated raw bit error rate in NAND flash-based SSDs with the help of embedded statistics.", "DBLP authors": ["Valentin Gherman", "Emna Farjallah", "Jean-Marc Armani", "Marcelino Seif", "Luigi Dilillo"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242066", "OA papers": [{"PaperId": "https://openalex.org/W2780154696", "PaperTitle": "Improvement of the tolerated raw bit error rate in NAND flash-based SSDs with the help of embedded statistics", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"CEA, LIST, Laboratoire Fiabilit\u00e9 et Int\u00e9gration Capteurs, PC 172, 91191 Gif sur Yvette, France": 4.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Valentin Gherman", "Emna Farjallah", "Jean-Marc Armani", "M. Seif", "Luigi Dilillo"]}]}, {"DBLP title": "Analytical test of 3D integrated circuits.", "DBLP authors": ["Raphael Robertazzi", "Micheal Scheurman", "Matt Wordeman", "Shurong Tian", "Christy Tyberg"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242067", "OA papers": [{"PaperId": "https://openalex.org/W2782135728", "PaperTitle": "Analytical test of 3D integrated circuits", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"IBM (United States)": 5.0}, "Authors": ["R. P. Robertazzi", "Micheal Scheurman", "M. Wordeman", "Shurong Tian", "Christy S. Tyberg"]}]}, {"DBLP title": "Use models for extending IEEE 1687 to analog test.", "DBLP authors": ["Peter Sarson", "Jeff Rearick"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242068", "OA papers": [{"PaperId": "https://openalex.org/W2782049248", "PaperTitle": "Use models for extending IEEE 1687 to analog test", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"AMS (Austria)": 1.0, "AMD, Fort Collins, Colorado, USA": 1.0}, "Authors": ["Peter Sarson", "Jeff Rearick"]}]}, {"DBLP title": "Single-pin test control for Big A, little D devices.", "DBLP authors": ["Michael Laisne", "Hans Martin von Staudt", "Sourabh Bhalerao", "Mark Eason"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242069", "OA papers": [{"PaperId": "https://openalex.org/W2781504564", "PaperTitle": "Single-pin test control for Big A, little D devices", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Dialog Semiconductor (United Kingdom)": 3.0, "Dialog Semiconductor (Germany)": 1.0}, "Authors": ["Michael Laisne", "Hans Martin von Staudt", "Sourabh Bhalerao", "Mark Eason"]}]}, {"DBLP title": "Marginal PCB assembly defect detection on DDR3/4 memory bus.", "DBLP authors": ["Sergei Odintsov", "Artur Jutman", "Sergei Devadze"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242070", "OA papers": [{"PaperId": "https://openalex.org/W2781720365", "PaperTitle": "Marginal PCB assembly defect detection on DDR3/4 memory bus", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tallinn University of Technology": 1.0, "Testonica Lab, Tallinn, Estonia": 2.0}, "Authors": ["Sergei D. Odintsov", "Artur Jutman", "Sergei Devadze"]}]}, {"DBLP title": "Kernel based clustering for quality improvement and excursion detection.", "DBLP authors": ["Nik Sumikawa", "Matt Nero", "Li-C. Wang"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242071", "OA papers": [{"PaperId": "https://openalex.org/W2781517074", "PaperTitle": "Kernel based clustering for quality improvement and excursion detection", "Year": 2017, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"NXP (Germany)": 1.0, "University of California, Santa Barbara": 2.0}, "Authors": ["Nik Sumikawa", "Matt Nero", "Li-C. Wang"]}]}, {"DBLP title": "Exploiting path delay test generation to develop better TDF tests for small delay defects.", "DBLP authors": ["Ankush Srivastava", "Adit D. Singh", "Virendra Singh", "Kewal K. Saluja"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242072", "OA papers": [{"PaperId": "https://openalex.org/W2781990833", "PaperTitle": "Exploiting path delay test generation to develop better TDF tests for small delay defects", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"NXP Semiconductor India Pvt Ltd, Noida, India": 1.0, "Auburn University": 1.0, "Indian Institute of Technology Bombay": 1.0, "University of Wisconsin\u2013Madison": 1.0}, "Authors": ["Ankush Srivastava", "Adit D. Singh", "Virendra Singh", "Kewal K. Saluja"]}]}, {"DBLP title": "POSTT: Path-oriented static test compaction for transition faults in scan circuits.", "DBLP authors": ["Irith Pomeranz"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242073", "OA papers": [{"PaperId": "https://openalex.org/W2781997936", "PaperTitle": "POSTT: Path-oriented static test compaction for transition faults in scan circuits", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Demystifying automotive safety and security for semiconductor developer.", "DBLP authors": ["V. Prasanth", "David Foley", "Srivaths Ravi"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242074", "OA papers": [{"PaperId": "https://openalex.org/W2782185887", "PaperTitle": "Demystifying automotive safety and security for semiconductor developer", "Year": 2017, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas Instruments (United States)": 3.0}, "Authors": ["V Prasanth", "David P. Foley", "Srivaths Ravi"]}]}, {"DBLP title": "An effective functional safety solution for automotive systems-on-chip.", "DBLP authors": ["Grigor Tshagharyan", "Gurgen Harutyunyan", "Yervant Zorian"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242075", "OA papers": [{"PaperId": "https://openalex.org/W2781952442", "PaperTitle": "An effective functional safety solution for automotive systems-on-chip", "Year": 2017, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Synopsys (Switzerland)": 3.0}, "Authors": ["G. Tshagharyan", "G. Harutyunyan", "Yervant Zorian"]}]}, {"DBLP title": "Highly reliable and low-cost symbiotic IOT devices and systems.", "DBLP authors": ["Bing-Yang Lin", "Hsin-Wei Hung", "Shu-Mei Tseng", "Chi Chen", "Cheng-Wen Wu"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242076", "OA papers": [{"PaperId": "https://openalex.org/W2782130263", "PaperTitle": "Highly reliable and low-cost symbiotic IOT devices and systems", "Year": 2017, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Bing-Yang Lin", "Hsin-Wei Hung", "Shu-Mei Tseng", "Walter C. Low", "Cheng-Wen Wu"]}]}, {"DBLP title": "A run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems.", "DBLP authors": ["Shuo-Lian Hong", "Kuen-Jong Lee"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242077", "OA papers": [{"PaperId": "https://openalex.org/W2782427524", "PaperTitle": "A run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems", "Year": 2017, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Shuo-Lian Hong", "Kuen-Jong Lee"]}]}, {"DBLP title": "Fault simulation acceleration for TRAX dictionary construction using GPUs.", "DBLP authors": ["Matthew Beckler", "Ronald D. Blanton"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242078", "OA papers": [{"PaperId": "https://openalex.org/W2782051895", "PaperTitle": "Fault simulation acceleration for TRAX dictionary construction using GPUs", "Year": 2017, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Carnegie Mellon University": 2.0}, "Authors": ["Matthew Beckler", "R.D. Blanton"]}]}, {"DBLP title": "A/MS benchmark circuits for comparing fault simulation, DFT, and test generation methods.", "DBLP authors": ["Stephen Sunter", "Peter Sarson"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242079", "OA papers": [{"PaperId": "https://openalex.org/W2782226720", "PaperTitle": "A/MS benchmark circuits for comparing fault simulation, DFT, and test generation methods", "Year": 2017, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"[Mentor Graphics, Ottawa, Canada]": 1.0, "AMS (Austria)": 1.0}, "Authors": ["Stephen Sunter", "Peter Sarson"]}]}, {"DBLP title": "Fault tolerant electronic system design.", "DBLP authors": ["Boyang Du", "Luca Sterpone"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242080", "OA papers": [{"PaperId": "https://openalex.org/W2421082941", "PaperTitle": "Fault tolerant electronic system design", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Boyang Du", "Luca Sterpone"]}]}, {"DBLP title": "Accurate and robust spectral testing with relaxed instrumentation requirements.", "DBLP authors": ["Yuming Zhuang", "Degang Chen"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242081", "OA papers": [{"PaperId": "https://openalex.org/W2782494701", "PaperTitle": "Accurate and robust spectral testing with relaxed instrumentation requirements", "Year": 2017, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Iowa State University": 2.0}, "Authors": ["Yuming Zhuang", "Degang Chen"]}]}, {"DBLP title": "Design-for-test and test time optimization for 3D SOCs.", "DBLP authors": ["Surajit Kumar Roy", "Chandan Giri"], "year": 2017, "doi": "https://doi.org/10.1109/TEST.2017.8242082", "OA papers": [{"PaperId": "https://openalex.org/W2782109235", "PaperTitle": "Design-for-test and test time optimization for 3D SOCs", "Year": 2017, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0}, "Authors": ["Surajit Kumar Roy", "Chandan Giri"]}]}]