// Seed: 4136607289
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output reg id_2;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_5
  );
  output wire id_1;
  always id_2 <= -1;
  struct packed {logic id_11;} id_12;
  wire id_13;
  integer [~  1 : 1] id_14;
  assign id_6 = -1;
endmodule
