// Seed: 2844711093
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_2();
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = id_2;
  reg id_3;
  function id_4(inout id_5);
    id_3 <= 1;
  endfunction
  wire id_6;
  assign id_5 = id_3;
  assign id_6 = id_2;
  module_0(
      id_2
  );
  assign id_6 = 1;
  wire id_7;
endmodule
module module_2 ();
  id_1(
      .id_0(1)
  );
endmodule
module module_3 (
    input wor id_0,
    input tri id_1
);
  id_3 :
  assert property (@(1 or id_0) id_0)
  else;
  module_2();
endmodule
