
5. EXTI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000028ec  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  080029f8  080029f8  000129f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ab0  08002ab0  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002ab0  08002ab0  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ab0  08002ab0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ab0  08002ab0  00012ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ab4  08002ab4  00012ab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002ab8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000094  20000070  08002b28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000104  08002b28  00020104  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c41  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001aa9  00000000  00000000  00028cda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002a788  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002b1c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017d81  00000000  00000000  0002bb20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b002  00000000  00000000  000438a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000886e5  00000000  00000000  0004e8a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d6f88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d1c  00000000  00000000  000d6fd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080029e0 	.word	0x080029e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080029e0 	.word	0x080029e0

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <CLCD_Pin_Set_Exec>:
static void CLCD_Read_Busy_Flag_And_Address(void);
static void CLCD_Write_Data_To_CG_OR_DDRAM(uint16_t data);
static void CLCD_Read_Data_From_CG_OR_DDRAM(void);

static void CLCD_Pin_Set_Exec(CLCD_PIN_S clcd_pin)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	80fb      	strh	r3, [r7, #6]
#if CLCD_I_FS_D_L == 1
	CLCD_GPIO_Set(clcd_pin);
	CLCD_Inst_Exec();
#else
	CLCD_PIN_S tmp_pin;
	CLCD_GPIO_Set(clcd_pin);
 8000166:	88fb      	ldrh	r3, [r7, #6]
 8000168:	4618      	mov	r0, r3
 800016a:	f000 f819 	bl	80001a0 <CLCD_GPIO_Set>
	CLCD_Inst_Exec();
 800016e:	f000 f897 	bl	80002a0 <CLCD_Inst_Exec>

	tmp_pin = (clcd_pin & 0x00f) << 4;
 8000172:	88fb      	ldrh	r3, [r7, #6]
 8000174:	011b      	lsls	r3, r3, #4
 8000176:	b29b      	uxth	r3, r3
 8000178:	b2db      	uxtb	r3, r3
 800017a:	81fb      	strh	r3, [r7, #14]
	clcd_pin &= 0x600;
 800017c:	88fb      	ldrh	r3, [r7, #6]
 800017e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000182:	80fb      	strh	r3, [r7, #6]
	clcd_pin |= tmp_pin;
 8000184:	88fa      	ldrh	r2, [r7, #6]
 8000186:	89fb      	ldrh	r3, [r7, #14]
 8000188:	4313      	orrs	r3, r2
 800018a:	80fb      	strh	r3, [r7, #6]
	CLCD_GPIO_Set(clcd_pin);
 800018c:	88fb      	ldrh	r3, [r7, #6]
 800018e:	4618      	mov	r0, r3
 8000190:	f000 f806 	bl	80001a0 <CLCD_GPIO_Set>
	CLCD_Inst_Exec();
 8000194:	f000 f884 	bl	80002a0 <CLCD_Inst_Exec>
#endif
}
 8000198:	bf00      	nop
 800019a:	3710      	adds	r7, #16
 800019c:	46bd      	mov	sp, r7
 800019e:	bd80      	pop	{r7, pc}

080001a0 <CLCD_GPIO_Set>:

static void CLCD_GPIO_Set(CLCD_PIN_S select_pin)
{
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b084      	sub	sp, #16
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	4603      	mov	r3, r0
 80001a8:	80fb      	strh	r3, [r7, #6]
	int16_t i;
#if CLCD_I_FS_D_L == 1
	for(i = 10; i >= 0; i--)
#else
	select_pin = select_pin >> 4;
 80001aa:	88fb      	ldrh	r3, [r7, #6]
 80001ac:	091b      	lsrs	r3, r3, #4
 80001ae:	80fb      	strh	r3, [r7, #6]
	for(i = 6; i >= 0; i--)
 80001b0:	2306      	movs	r3, #6
 80001b2:	81fb      	strh	r3, [r7, #14]
 80001b4:	e033      	b.n	800021e <CLCD_GPIO_Set+0x7e>
#endif
	{
		if((select_pin >> i) & 0x001)
 80001b6:	88fa      	ldrh	r2, [r7, #6]
 80001b8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80001bc:	fa42 f303 	asr.w	r3, r2, r3
 80001c0:	f003 0301 	and.w	r3, r3, #1
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	d012      	beq.n	80001ee <CLCD_GPIO_Set+0x4e>
			HAL_GPIO_WritePin(clcd_pin[i].lcd_gpio_type, clcd_pin[i].pin_num, GPIO_PIN_SET);
 80001c8:	4b19      	ldr	r3, [pc, #100]	; (8000230 <CLCD_GPIO_Set+0x90>)
 80001ca:	681a      	ldr	r2, [r3, #0]
 80001cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80001d0:	00db      	lsls	r3, r3, #3
 80001d2:	4413      	add	r3, r2
 80001d4:	6818      	ldr	r0, [r3, #0]
 80001d6:	4b16      	ldr	r3, [pc, #88]	; (8000230 <CLCD_GPIO_Set+0x90>)
 80001d8:	681a      	ldr	r2, [r3, #0]
 80001da:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80001de:	00db      	lsls	r3, r3, #3
 80001e0:	4413      	add	r3, r2
 80001e2:	889b      	ldrh	r3, [r3, #4]
 80001e4:	2201      	movs	r2, #1
 80001e6:	4619      	mov	r1, r3
 80001e8:	f000 ff3c 	bl	8001064 <HAL_GPIO_WritePin>
 80001ec:	e011      	b.n	8000212 <CLCD_GPIO_Set+0x72>
		else
			HAL_GPIO_WritePin(clcd_pin[i].lcd_gpio_type, clcd_pin[i].pin_num, GPIO_PIN_RESET);
 80001ee:	4b10      	ldr	r3, [pc, #64]	; (8000230 <CLCD_GPIO_Set+0x90>)
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80001f6:	00db      	lsls	r3, r3, #3
 80001f8:	4413      	add	r3, r2
 80001fa:	6818      	ldr	r0, [r3, #0]
 80001fc:	4b0c      	ldr	r3, [pc, #48]	; (8000230 <CLCD_GPIO_Set+0x90>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000204:	00db      	lsls	r3, r3, #3
 8000206:	4413      	add	r3, r2
 8000208:	889b      	ldrh	r3, [r3, #4]
 800020a:	2200      	movs	r2, #0
 800020c:	4619      	mov	r1, r3
 800020e:	f000 ff29 	bl	8001064 <HAL_GPIO_WritePin>
	for(i = 6; i >= 0; i--)
 8000212:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000216:	b29b      	uxth	r3, r3
 8000218:	3b01      	subs	r3, #1
 800021a:	b29b      	uxth	r3, r3
 800021c:	81fb      	strh	r3, [r7, #14]
 800021e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000222:	2b00      	cmp	r3, #0
 8000224:	dac7      	bge.n	80001b6 <CLCD_GPIO_Set+0x16>
	}
}
 8000226:	bf00      	nop
 8000228:	bf00      	nop
 800022a:	3710      	adds	r7, #16
 800022c:	46bd      	mov	sp, r7
 800022e:	bd80      	pop	{r7, pc}
 8000230:	20000098 	.word	0x20000098

08000234 <CLCD_Config_Init>:

static void CLCD_Config_Init()
{
 8000234:	b480      	push	{r7}
 8000236:	af00      	add	r7, sp, #0
		{ CLCD_PIN_E_TYPE , CLCD_PIN_E_NUM  },  // idx =  8, 4
		{ CLCD_PIN_RW_TYPE, CLCD_PIN_RW_NUM },	// idx =  9, 5
		{ CLCD_PIN_RS_TYPE, CLCD_PIN_RS_NUM },  // idx = 10, 6
	};

	clcd_pin = clcd_pin_sc;
 8000238:	4b14      	ldr	r3, [pc, #80]	; (800028c <CLCD_Config_Init+0x58>)
 800023a:	4a15      	ldr	r2, [pc, #84]	; (8000290 <CLCD_Config_Init+0x5c>)
 800023c:	601a      	str	r2, [r3, #0]

	ems_ctrl.i_d = CLCD_I_EMS_I_D;
 800023e:	4a15      	ldr	r2, [pc, #84]	; (8000294 <CLCD_Config_Init+0x60>)
 8000240:	7813      	ldrb	r3, [r2, #0]
 8000242:	f043 0301 	orr.w	r3, r3, #1
 8000246:	7013      	strb	r3, [r2, #0]
	ems_ctrl.s = CLCD_I_EMS_S;
 8000248:	4a12      	ldr	r2, [pc, #72]	; (8000294 <CLCD_Config_Init+0x60>)
 800024a:	7813      	ldrb	r3, [r2, #0]
 800024c:	f36f 0341 	bfc	r3, #1, #1
 8000250:	7013      	strb	r3, [r2, #0]

	doc_ctrl.d = CLCD_I_DOC_D;
 8000252:	4a11      	ldr	r2, [pc, #68]	; (8000298 <CLCD_Config_Init+0x64>)
 8000254:	7813      	ldrb	r3, [r2, #0]
 8000256:	f043 0301 	orr.w	r3, r3, #1
 800025a:	7013      	strb	r3, [r2, #0]
	doc_ctrl.c = CLCD_I_DOC_C;
 800025c:	4a0e      	ldr	r2, [pc, #56]	; (8000298 <CLCD_Config_Init+0x64>)
 800025e:	7813      	ldrb	r3, [r2, #0]
 8000260:	f043 0302 	orr.w	r3, r3, #2
 8000264:	7013      	strb	r3, [r2, #0]
	doc_ctrl.b = CLCD_I_DOC_B;
 8000266:	4a0c      	ldr	r2, [pc, #48]	; (8000298 <CLCD_Config_Init+0x64>)
 8000268:	7813      	ldrb	r3, [r2, #0]
 800026a:	f36f 0382 	bfc	r3, #2, #1
 800026e:	7013      	strb	r3, [r2, #0]

	cods_ctrl.s_c = CLCD_I_CODS_S_C;
 8000270:	4a0a      	ldr	r2, [pc, #40]	; (800029c <CLCD_Config_Init+0x68>)
 8000272:	7813      	ldrb	r3, [r2, #0]
 8000274:	f36f 0300 	bfc	r3, #0, #1
 8000278:	7013      	strb	r3, [r2, #0]
	cods_ctrl.r_l = CLCD_I_CODS_R_L;
 800027a:	4a08      	ldr	r2, [pc, #32]	; (800029c <CLCD_Config_Init+0x68>)
 800027c:	7813      	ldrb	r3, [r2, #0]
 800027e:	f36f 0341 	bfc	r3, #1, #1
 8000282:	7013      	strb	r3, [r2, #0]
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	bc80      	pop	{r7}
 800028a:	4770      	bx	lr
 800028c:	20000098 	.word	0x20000098
 8000290:	08002a34 	.word	0x08002a34
 8000294:	2000008c 	.word	0x2000008c
 8000298:	20000090 	.word	0x20000090
 800029c:	20000094 	.word	0x20000094

080002a0 <CLCD_Inst_Exec>:

static void CLCD_Inst_Exec(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(CLCD_PIN_E_TYPE, CLCD_PIN_E_NUM, GPIO_PIN_SET);
 80002a4:	2201      	movs	r2, #1
 80002a6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002aa:	4808      	ldr	r0, [pc, #32]	; (80002cc <CLCD_Inst_Exec+0x2c>)
 80002ac:	f000 feda 	bl	8001064 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80002b0:	2001      	movs	r0, #1
 80002b2:	f000 fc21 	bl	8000af8 <HAL_Delay>
	HAL_GPIO_WritePin(CLCD_PIN_E_TYPE, CLCD_PIN_E_NUM, GPIO_PIN_RESET);
 80002b6:	2200      	movs	r2, #0
 80002b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80002bc:	4803      	ldr	r0, [pc, #12]	; (80002cc <CLCD_Inst_Exec+0x2c>)
 80002be:	f000 fed1 	bl	8001064 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80002c2:	2001      	movs	r0, #1
 80002c4:	f000 fc18 	bl	8000af8 <HAL_Delay>
}
 80002c8:	bf00      	nop
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40010800 	.word	0x40010800

080002d0 <CLCD_Init>:

void CLCD_Init(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
	CLCD_Config_Init();
 80002d4:	f7ff ffae 	bl	8000234 <CLCD_Config_Init>
	HAL_Delay(40);
 80002d8:	2028      	movs	r0, #40	; 0x28
 80002da:	f000 fc0d 	bl	8000af8 <HAL_Delay>
	CLCD_Pin_Set_Exec(CLCD_PIN_S_DB5 | CLCD_PIN_S_DB4);
 80002de:	2030      	movs	r0, #48	; 0x30
 80002e0:	f7ff ff3c 	bl	800015c <CLCD_Pin_Set_Exec>
	HAL_Delay(5);
 80002e4:	2005      	movs	r0, #5
 80002e6:	f000 fc07 	bl	8000af8 <HAL_Delay>
	CLCD_Pin_Set_Exec(CLCD_PIN_S_DB5 | CLCD_PIN_S_DB4);
 80002ea:	2030      	movs	r0, #48	; 0x30
 80002ec:	f7ff ff36 	bl	800015c <CLCD_Pin_Set_Exec>
	HAL_Delay(1);
 80002f0:	2001      	movs	r0, #1
 80002f2:	f000 fc01 	bl	8000af8 <HAL_Delay>
	CLCD_Pin_Set_Exec(CLCD_PIN_S_DB5 | CLCD_PIN_S_DB4);
 80002f6:	2030      	movs	r0, #48	; 0x30
 80002f8:	f7ff ff30 	bl	800015c <CLCD_Pin_Set_Exec>
#if CLCD_I_FS_D_L == 0
	CLCD_GPIO_Set(CLCD_PIN_S_DB5);
 80002fc:	2020      	movs	r0, #32
 80002fe:	f7ff ff4f 	bl	80001a0 <CLCD_GPIO_Set>
	CLCD_Inst_Exec();
 8000302:	f7ff ffcd 	bl	80002a0 <CLCD_Inst_Exec>
#endif
	CLCD_Function_Set();
 8000306:	f000 f87d 	bl	8000404 <CLCD_Function_Set>
	CLCD_Display_ON_OFF_Control(CLCD_DOC_E_NONE);
 800030a:	2000      	movs	r0, #0
 800030c:	f000 f840 	bl	8000390 <CLCD_Display_ON_OFF_Control>
	CLCD_Clear_Display();
 8000310:	f000 f808 	bl	8000324 <CLCD_Clear_Display>
	CLCD_Entry_Mode_Set(CLCD_EMS_E_INIT);
 8000314:	2001      	movs	r0, #1
 8000316:	f000 f80d 	bl	8000334 <CLCD_Entry_Mode_Set>
	// Initialization Ends

	CLCD_Display_ON_OFF_Control(CLCD_DOC_E_INIT);
 800031a:	2003      	movs	r0, #3
 800031c:	f000 f838 	bl	8000390 <CLCD_Display_ON_OFF_Control>
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}

08000324 <CLCD_Clear_Display>:

void CLCD_Clear_Display(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	CLCD_Pin_Set_Exec(CLCD_PIN_S_DB0);
 8000328:	2001      	movs	r0, #1
 800032a:	f7ff ff17 	bl	800015c <CLCD_Pin_Set_Exec>
}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
	...

08000334 <CLCD_Entry_Mode_Set>:
	CLCD_Pin_Set_Exec(CLCD_PIN_S_DB1);
	HAL_Delay(1);
}

void CLCD_Entry_Mode_Set(CLCD_EMS_E select)
{
 8000334:	b580      	push	{r7, lr}
 8000336:	b084      	sub	sp, #16
 8000338:	af00      	add	r7, sp, #0
 800033a:	4603      	mov	r3, r0
 800033c:	71fb      	strb	r3, [r7, #7]
	CLCD_EMS_E clcd_pin = CLCD_PIN_S_DB2;
 800033e:	2304      	movs	r3, #4
 8000340:	73fb      	strb	r3, [r7, #15]

	ems_ctrl.bits = select;
 8000342:	4a12      	ldr	r2, [pc, #72]	; (800038c <CLCD_Entry_Mode_Set+0x58>)
 8000344:	79fb      	ldrb	r3, [r7, #7]
 8000346:	7013      	strb	r3, [r2, #0]
	clcd_pin |= (ems_ctrl.i_d ? CLCD_PIN_S_DB1 : 0);
 8000348:	4b10      	ldr	r3, [pc, #64]	; (800038c <CLCD_Entry_Mode_Set+0x58>)
 800034a:	781b      	ldrb	r3, [r3, #0]
 800034c:	005b      	lsls	r3, r3, #1
 800034e:	b25b      	sxtb	r3, r3
 8000350:	f003 0302 	and.w	r3, r3, #2
 8000354:	b25a      	sxtb	r2, r3
 8000356:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800035a:	4313      	orrs	r3, r2
 800035c:	b25b      	sxtb	r3, r3
 800035e:	73fb      	strb	r3, [r7, #15]
	clcd_pin |= (ems_ctrl.s ? CLCD_PIN_S_DB0 : 0);
 8000360:	4b0a      	ldr	r3, [pc, #40]	; (800038c <CLCD_Entry_Mode_Set+0x58>)
 8000362:	781b      	ldrb	r3, [r3, #0]
 8000364:	085b      	lsrs	r3, r3, #1
 8000366:	b2db      	uxtb	r3, r3
 8000368:	b25b      	sxtb	r3, r3
 800036a:	f003 0301 	and.w	r3, r3, #1
 800036e:	b25a      	sxtb	r2, r3
 8000370:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000374:	4313      	orrs	r3, r2
 8000376:	b25b      	sxtb	r3, r3
 8000378:	73fb      	strb	r3, [r7, #15]

	CLCD_Pin_Set_Exec(clcd_pin);
 800037a:	7bfb      	ldrb	r3, [r7, #15]
 800037c:	b29b      	uxth	r3, r3
 800037e:	4618      	mov	r0, r3
 8000380:	f7ff feec 	bl	800015c <CLCD_Pin_Set_Exec>
}
 8000384:	bf00      	nop
 8000386:	3710      	adds	r7, #16
 8000388:	46bd      	mov	sp, r7
 800038a:	bd80      	pop	{r7, pc}
 800038c:	2000008c 	.word	0x2000008c

08000390 <CLCD_Display_ON_OFF_Control>:

static void CLCD_Display_ON_OFF_Control(CLCD_DOC_E select)
{
 8000390:	b580      	push	{r7, lr}
 8000392:	b084      	sub	sp, #16
 8000394:	af00      	add	r7, sp, #0
 8000396:	4603      	mov	r3, r0
 8000398:	71fb      	strb	r3, [r7, #7]
	CLCD_DOC_E clcd_pin = CLCD_PIN_S_DB3;
 800039a:	2308      	movs	r3, #8
 800039c:	73fb      	strb	r3, [r7, #15]

	doc_ctrl.bits = select;
 800039e:	4a18      	ldr	r2, [pc, #96]	; (8000400 <CLCD_Display_ON_OFF_Control+0x70>)
 80003a0:	79fb      	ldrb	r3, [r7, #7]
 80003a2:	7013      	strb	r3, [r2, #0]
	clcd_pin |= (doc_ctrl.d ? CLCD_PIN_S_DB2 : 0);
 80003a4:	4b16      	ldr	r3, [pc, #88]	; (8000400 <CLCD_Display_ON_OFF_Control+0x70>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	009b      	lsls	r3, r3, #2
 80003aa:	b25b      	sxtb	r3, r3
 80003ac:	f003 0304 	and.w	r3, r3, #4
 80003b0:	b25a      	sxtb	r2, r3
 80003b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003b6:	4313      	orrs	r3, r2
 80003b8:	b25b      	sxtb	r3, r3
 80003ba:	73fb      	strb	r3, [r7, #15]
	clcd_pin |= (doc_ctrl.c ? CLCD_PIN_S_DB1 : 0);
 80003bc:	4b10      	ldr	r3, [pc, #64]	; (8000400 <CLCD_Display_ON_OFF_Control+0x70>)
 80003be:	781b      	ldrb	r3, [r3, #0]
 80003c0:	b25b      	sxtb	r3, r3
 80003c2:	f003 0302 	and.w	r3, r3, #2
 80003c6:	b25a      	sxtb	r2, r3
 80003c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003cc:	4313      	orrs	r3, r2
 80003ce:	b25b      	sxtb	r3, r3
 80003d0:	73fb      	strb	r3, [r7, #15]
	clcd_pin |= (doc_ctrl.b ? CLCD_PIN_S_DB0 : 0);
 80003d2:	4b0b      	ldr	r3, [pc, #44]	; (8000400 <CLCD_Display_ON_OFF_Control+0x70>)
 80003d4:	781b      	ldrb	r3, [r3, #0]
 80003d6:	089b      	lsrs	r3, r3, #2
 80003d8:	b2db      	uxtb	r3, r3
 80003da:	b25b      	sxtb	r3, r3
 80003dc:	f003 0301 	and.w	r3, r3, #1
 80003e0:	b25a      	sxtb	r2, r3
 80003e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003e6:	4313      	orrs	r3, r2
 80003e8:	b25b      	sxtb	r3, r3
 80003ea:	73fb      	strb	r3, [r7, #15]

	CLCD_Pin_Set_Exec(clcd_pin);
 80003ec:	7bfb      	ldrb	r3, [r7, #15]
 80003ee:	b29b      	uxth	r3, r3
 80003f0:	4618      	mov	r0, r3
 80003f2:	f7ff feb3 	bl	800015c <CLCD_Pin_Set_Exec>
}
 80003f6:	bf00      	nop
 80003f8:	3710      	adds	r7, #16
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000090 	.word	0x20000090

08000404 <CLCD_Function_Set>:

	CLCD_Pin_Set_Exec(clcd_pin);
}

static void CLCD_Function_Set(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b082      	sub	sp, #8
 8000408:	af00      	add	r7, sp, #0
	uint16_t clcd_pin = CLCD_PIN_S_DB5;
 800040a:	2320      	movs	r3, #32
 800040c:	80fb      	strh	r3, [r7, #6]

	clcd_pin |= (CLCD_I_FS_D_L ? CLCD_PIN_S_DB4 : 0);
	clcd_pin |= (CLCD_I_FS_N ? CLCD_PIN_S_DB3 : 0);
 800040e:	88fb      	ldrh	r3, [r7, #6]
 8000410:	f043 0308 	orr.w	r3, r3, #8
 8000414:	80fb      	strh	r3, [r7, #6]
	clcd_pin |= (CLCD_I_FS_F ? CLCD_PIN_S_DB2 : 0);

	CLCD_Pin_Set_Exec(clcd_pin);
 8000416:	88fb      	ldrh	r3, [r7, #6]
 8000418:	4618      	mov	r0, r3
 800041a:	f7ff fe9f 	bl	800015c <CLCD_Pin_Set_Exec>
}
 800041e:	bf00      	nop
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}

08000426 <CLCD_Set_DDRAM_address>:
{

}

static void CLCD_Set_DDRAM_address(uint16_t row, uint16_t col)
{
 8000426:	b580      	push	{r7, lr}
 8000428:	b084      	sub	sp, #16
 800042a:	af00      	add	r7, sp, #0
 800042c:	4603      	mov	r3, r0
 800042e:	460a      	mov	r2, r1
 8000430:	80fb      	strh	r3, [r7, #6]
 8000432:	4613      	mov	r3, r2
 8000434:	80bb      	strh	r3, [r7, #4]
	uint16_t pin_s = CLCD_PIN_S_DB7;
 8000436:	2380      	movs	r3, #128	; 0x80
 8000438:	81fb      	strh	r3, [r7, #14]

#if CLCD_I_FS_N == 1
	if(row)
 800043a:	88fb      	ldrh	r3, [r7, #6]
 800043c:	2b00      	cmp	r3, #0
 800043e:	d001      	beq.n	8000444 <CLCD_Set_DDRAM_address+0x1e>
		row = 0x40;
 8000440:	2340      	movs	r3, #64	; 0x40
 8000442:	80fb      	strh	r3, [r7, #6]
	pin_s |= (row | col);
 8000444:	88fa      	ldrh	r2, [r7, #6]
 8000446:	88bb      	ldrh	r3, [r7, #4]
 8000448:	4313      	orrs	r3, r2
 800044a:	b29a      	uxth	r2, r3
 800044c:	89fb      	ldrh	r3, [r7, #14]
 800044e:	4313      	orrs	r3, r2
 8000450:	81fb      	strh	r3, [r7, #14]
		return;
	else
		pin_s |= col;
	}
#endif
	CLCD_Pin_Set_Exec(pin_s);
 8000452:	89fb      	ldrh	r3, [r7, #14]
 8000454:	4618      	mov	r0, r3
 8000456:	f7ff fe81 	bl	800015c <CLCD_Pin_Set_Exec>
}
 800045a:	bf00      	nop
 800045c:	3710      	adds	r7, #16
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}

08000462 <CLCD_Write_Data_To_CG_OR_DDRAM>:
{

}

static void CLCD_Write_Data_To_CG_OR_DDRAM(uint16_t data)
{
 8000462:	b580      	push	{r7, lr}
 8000464:	b084      	sub	sp, #16
 8000466:	af00      	add	r7, sp, #0
 8000468:	4603      	mov	r3, r0
 800046a:	80fb      	strh	r3, [r7, #6]
	uint16_t pin_s = CLCD_PIN_S_RS;
 800046c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000470:	81fb      	strh	r3, [r7, #14]
	pin_s |= data;
 8000472:	89fa      	ldrh	r2, [r7, #14]
 8000474:	88fb      	ldrh	r3, [r7, #6]
 8000476:	4313      	orrs	r3, r2
 8000478:	81fb      	strh	r3, [r7, #14]
	CLCD_Pin_Set_Exec(pin_s);
 800047a:	89fb      	ldrh	r3, [r7, #14]
 800047c:	4618      	mov	r0, r3
 800047e:	f7ff fe6d 	bl	800015c <CLCD_Pin_Set_Exec>
}
 8000482:	bf00      	nop
 8000484:	3710      	adds	r7, #16
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <CLCD_Write>:
{

}

void CLCD_Write(CLCD_ADDR_SET_BOOL addr_set, uint16_t row, uint16_t col, const char* str)
{
 800048a:	b580      	push	{r7, lr}
 800048c:	b086      	sub	sp, #24
 800048e:	af00      	add	r7, sp, #0
 8000490:	607b      	str	r3, [r7, #4]
 8000492:	4603      	mov	r3, r0
 8000494:	73fb      	strb	r3, [r7, #15]
 8000496:	460b      	mov	r3, r1
 8000498:	81bb      	strh	r3, [r7, #12]
 800049a:	4613      	mov	r3, r2
 800049c:	817b      	strh	r3, [r7, #10]
	int16_t i;
	int32_t str_size;
	str_size = strlen(str);
 800049e:	6878      	ldr	r0, [r7, #4]
 80004a0:	f7ff fe54 	bl	800014c <strlen>
 80004a4:	4603      	mov	r3, r0
 80004a6:	613b      	str	r3, [r7, #16]

	if(str_size > 16)
 80004a8:	693b      	ldr	r3, [r7, #16]
 80004aa:	2b10      	cmp	r3, #16
 80004ac:	dd01      	ble.n	80004b2 <CLCD_Write+0x28>
		str_size = 16;
 80004ae:	2310      	movs	r3, #16
 80004b0:	613b      	str	r3, [r7, #16]

	if(addr_set)
 80004b2:	7bfb      	ldrb	r3, [r7, #15]
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d005      	beq.n	80004c4 <CLCD_Write+0x3a>
		CLCD_Set_DDRAM_address(row, col);
 80004b8:	897a      	ldrh	r2, [r7, #10]
 80004ba:	89bb      	ldrh	r3, [r7, #12]
 80004bc:	4611      	mov	r1, r2
 80004be:	4618      	mov	r0, r3
 80004c0:	f7ff ffb1 	bl	8000426 <CLCD_Set_DDRAM_address>

	for(i = 0; i < str_size; i++)
 80004c4:	2300      	movs	r3, #0
 80004c6:	82fb      	strh	r3, [r7, #22]
 80004c8:	e00e      	b.n	80004e8 <CLCD_Write+0x5e>
		CLCD_Write_Data_To_CG_OR_DDRAM(str[i]);
 80004ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	4413      	add	r3, r2
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	b29b      	uxth	r3, r3
 80004d6:	4618      	mov	r0, r3
 80004d8:	f7ff ffc3 	bl	8000462 <CLCD_Write_Data_To_CG_OR_DDRAM>
	for(i = 0; i < str_size; i++)
 80004dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004e0:	b29b      	uxth	r3, r3
 80004e2:	3301      	adds	r3, #1
 80004e4:	b29b      	uxth	r3, r3
 80004e6:	82fb      	strh	r3, [r7, #22]
 80004e8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80004ec:	693a      	ldr	r2, [r7, #16]
 80004ee:	429a      	cmp	r2, r3
 80004f0:	dceb      	bgt.n	80004ca <CLCD_Write+0x40>
}
 80004f2:	bf00      	nop
 80004f4:	bf00      	nop
 80004f6:	3718      	adds	r7, #24
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b088      	sub	sp, #32
 8000500:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000502:	f107 0310 	add.w	r3, r7, #16
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
 800050e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000510:	4b2d      	ldr	r3, [pc, #180]	; (80005c8 <MX_GPIO_Init+0xcc>)
 8000512:	699b      	ldr	r3, [r3, #24]
 8000514:	4a2c      	ldr	r2, [pc, #176]	; (80005c8 <MX_GPIO_Init+0xcc>)
 8000516:	f043 0320 	orr.w	r3, r3, #32
 800051a:	6193      	str	r3, [r2, #24]
 800051c:	4b2a      	ldr	r3, [pc, #168]	; (80005c8 <MX_GPIO_Init+0xcc>)
 800051e:	699b      	ldr	r3, [r3, #24]
 8000520:	f003 0320 	and.w	r3, r3, #32
 8000524:	60fb      	str	r3, [r7, #12]
 8000526:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000528:	4b27      	ldr	r3, [pc, #156]	; (80005c8 <MX_GPIO_Init+0xcc>)
 800052a:	699b      	ldr	r3, [r3, #24]
 800052c:	4a26      	ldr	r2, [pc, #152]	; (80005c8 <MX_GPIO_Init+0xcc>)
 800052e:	f043 0304 	orr.w	r3, r3, #4
 8000532:	6193      	str	r3, [r2, #24]
 8000534:	4b24      	ldr	r3, [pc, #144]	; (80005c8 <MX_GPIO_Init+0xcc>)
 8000536:	699b      	ldr	r3, [r3, #24]
 8000538:	f003 0304 	and.w	r3, r3, #4
 800053c:	60bb      	str	r3, [r7, #8]
 800053e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000540:	4b21      	ldr	r3, [pc, #132]	; (80005c8 <MX_GPIO_Init+0xcc>)
 8000542:	699b      	ldr	r3, [r3, #24]
 8000544:	4a20      	ldr	r2, [pc, #128]	; (80005c8 <MX_GPIO_Init+0xcc>)
 8000546:	f043 0308 	orr.w	r3, r3, #8
 800054a:	6193      	str	r3, [r2, #24]
 800054c:	4b1e      	ldr	r3, [pc, #120]	; (80005c8 <MX_GPIO_Init+0xcc>)
 800054e:	699b      	ldr	r3, [r3, #24]
 8000550:	f003 0308 	and.w	r3, r3, #8
 8000554:	607b      	str	r3, [r7, #4]
 8000556:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000558:	2200      	movs	r2, #0
 800055a:	211b      	movs	r1, #27
 800055c:	481b      	ldr	r0, [pc, #108]	; (80005cc <MX_GPIO_Init+0xd0>)
 800055e:	f000 fd81 	bl	8001064 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8000568:	4819      	ldr	r0, [pc, #100]	; (80005d0 <MX_GPIO_Init+0xd4>)
 800056a:	f000 fd7b 	bl	8001064 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800056e:	2306      	movs	r3, #6
 8000570:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000572:	4b18      	ldr	r3, [pc, #96]	; (80005d4 <MX_GPIO_Init+0xd8>)
 8000574:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000576:	2300      	movs	r3, #0
 8000578:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800057a:	f107 0310 	add.w	r3, r7, #16
 800057e:	4619      	mov	r1, r3
 8000580:	4813      	ldr	r0, [pc, #76]	; (80005d0 <MX_GPIO_Init+0xd4>)
 8000582:	f000 fbeb 	bl	8000d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4;
 8000586:	231b      	movs	r3, #27
 8000588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800058a:	2301      	movs	r3, #1
 800058c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800058e:	2300      	movs	r3, #0
 8000590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000592:	2302      	movs	r3, #2
 8000594:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000596:	f107 0310 	add.w	r3, r7, #16
 800059a:	4619      	mov	r1, r3
 800059c:	480b      	ldr	r0, [pc, #44]	; (80005cc <MX_GPIO_Init+0xd0>)
 800059e:	f000 fbdd 	bl	8000d5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80005a2:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80005a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005a8:	2301      	movs	r3, #1
 80005aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ac:	2300      	movs	r3, #0
 80005ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005b0:	2302      	movs	r3, #2
 80005b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b4:	f107 0310 	add.w	r3, r7, #16
 80005b8:	4619      	mov	r1, r3
 80005ba:	4805      	ldr	r0, [pc, #20]	; (80005d0 <MX_GPIO_Init+0xd4>)
 80005bc:	f000 fbce 	bl	8000d5c <HAL_GPIO_Init>

}
 80005c0:	bf00      	nop
 80005c2:	3720      	adds	r7, #32
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40021000 	.word	0x40021000
 80005cc:	40010c00 	.word	0x40010c00
 80005d0:	40010800 	.word	0x40010800
 80005d4:	10210000 	.word	0x10210000

080005d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005dc:	f000 fa2a 	bl	8000a34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e0:	f000 f816 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e4:	f7ff ff8a 	bl	80004fc <MX_GPIO_Init>
  MX_TIM2_Init();
 80005e8:	f000 f994 	bl	8000914 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80005ec:	f000 f855 	bl	800069a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  CLCD_Init();
 80005f0:	f7ff fe6e 	bl	80002d0 <CLCD_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 80005f4:	4804      	ldr	r0, [pc, #16]	; (8000608 <main+0x30>)
 80005f6:	f001 f99d 	bl	8001934 <HAL_TIM_Base_Start_IT>
  CLCD_Write(CLCD_ADDR_SET, 0, 0, "Hello World!!");
 80005fa:	4b04      	ldr	r3, [pc, #16]	; (800060c <main+0x34>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	2100      	movs	r1, #0
 8000600:	2001      	movs	r0, #1
 8000602:	f7ff ff42 	bl	800048a <CLCD_Write>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000606:	e7fe      	b.n	8000606 <main+0x2e>
 8000608:	200000a8 	.word	0x200000a8
 800060c:	080029f8 	.word	0x080029f8

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b090      	sub	sp, #64	; 0x40
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0318 	add.w	r3, r7, #24
 800061a:	2228      	movs	r2, #40	; 0x28
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f001 fd5c 	bl	80020dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	1d3b      	adds	r3, r7, #4
 8000626:	2200      	movs	r2, #0
 8000628:	601a      	str	r2, [r3, #0]
 800062a:	605a      	str	r2, [r3, #4]
 800062c:	609a      	str	r2, [r3, #8]
 800062e:	60da      	str	r2, [r3, #12]
 8000630:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000632:	2301      	movs	r3, #1
 8000634:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000636:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800063a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800063c:	2300      	movs	r3, #0
 800063e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000644:	2302      	movs	r3, #2
 8000646:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000648:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800064c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800064e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000652:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000654:	f107 0318 	add.w	r3, r7, #24
 8000658:	4618      	mov	r0, r3
 800065a:	f000 fd33 	bl	80010c4 <HAL_RCC_OscConfig>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000664:	f000 f8a2 	bl	80007ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000668:	230f      	movs	r3, #15
 800066a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066c:	2302      	movs	r3, #2
 800066e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000670:	2300      	movs	r3, #0
 8000672:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000678:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	2102      	movs	r1, #2
 8000682:	4618      	mov	r0, r3
 8000684:	f000 ffa0 	bl	80015c8 <HAL_RCC_ClockConfig>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800068e:	f000 f88d 	bl	80007ac <Error_Handler>
  }
}
 8000692:	bf00      	nop
 8000694:	3740      	adds	r7, #64	; 0x40
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}

0800069a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 14, 0);
 800069e:	2200      	movs	r2, #0
 80006a0:	210e      	movs	r1, #14
 80006a2:	201c      	movs	r0, #28
 80006a4:	f000 fb23 	bl	8000cee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80006a8:	201c      	movs	r0, #28
 80006aa:	f000 fb3c 	bl	8000d26 <HAL_NVIC_EnableIRQ>
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 80006ae:	2200      	movs	r2, #0
 80006b0:	210f      	movs	r1, #15
 80006b2:	2007      	movs	r0, #7
 80006b4:	f000 fb1b 	bl	8000cee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80006b8:	2007      	movs	r0, #7
 80006ba:	f000 fb34 	bl	8000d26 <HAL_NVIC_EnableIRQ>
  /* EXTI2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI2_IRQn, 15, 0);
 80006be:	2200      	movs	r2, #0
 80006c0:	210f      	movs	r1, #15
 80006c2:	2008      	movs	r0, #8
 80006c4:	f000 fb13 	bl	8000cee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80006c8:	2008      	movs	r0, #8
 80006ca:	f000 fb2c 	bl	8000d26 <HAL_NVIC_EnableIRQ>
}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}
	...

080006d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b086      	sub	sp, #24
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	static uint16_t cnt;
	char str[16];

	if(htim->Instance == TIM2)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006e4:	d115      	bne.n	8000712 <HAL_TIM_PeriodElapsedCallback+0x3e>
	{
		sprintf(str, "cnt = %d", cnt);
 80006e6:	4b0d      	ldr	r3, [pc, #52]	; (800071c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80006e8:	881b      	ldrh	r3, [r3, #0]
 80006ea:	461a      	mov	r2, r3
 80006ec:	f107 0308 	add.w	r3, r7, #8
 80006f0:	490b      	ldr	r1, [pc, #44]	; (8000720 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80006f2:	4618      	mov	r0, r3
 80006f4:	f001 fcfa 	bl	80020ec <siprintf>
		CLCD_Write(CLCD_ADDR_SET, 1, 0, str);
 80006f8:	f107 0308 	add.w	r3, r7, #8
 80006fc:	2200      	movs	r2, #0
 80006fe:	2101      	movs	r1, #1
 8000700:	2001      	movs	r0, #1
 8000702:	f7ff fec2 	bl	800048a <CLCD_Write>
		cnt++;
 8000706:	4b05      	ldr	r3, [pc, #20]	; (800071c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000708:	881b      	ldrh	r3, [r3, #0]
 800070a:	3301      	adds	r3, #1
 800070c:	b29a      	uxth	r2, r3
 800070e:	4b03      	ldr	r3, [pc, #12]	; (800071c <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000710:	801a      	strh	r2, [r3, #0]
	}
}
 8000712:	bf00      	nop
 8000714:	3718      	adds	r7, #24
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	2000009c 	.word	0x2000009c
 8000720:	08002a08 	.word	0x08002a08

08000724 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	80fb      	strh	r3, [r7, #6]
	static uint16_t cnt1;
	static uint16_t cnt2;
	char str[16];

	if(GPIO_Pin == GPIO_PIN_1)
 800072e:	88fb      	ldrh	r3, [r7, #6]
 8000730:	2b02      	cmp	r3, #2
 8000732:	d115      	bne.n	8000760 <HAL_GPIO_EXTI_Callback+0x3c>
	{
		sprintf(str, "1 : %d", cnt1);
 8000734:	4b19      	ldr	r3, [pc, #100]	; (800079c <HAL_GPIO_EXTI_Callback+0x78>)
 8000736:	881b      	ldrh	r3, [r3, #0]
 8000738:	461a      	mov	r2, r3
 800073a:	f107 0308 	add.w	r3, r7, #8
 800073e:	4918      	ldr	r1, [pc, #96]	; (80007a0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000740:	4618      	mov	r0, r3
 8000742:	f001 fcd3 	bl	80020ec <siprintf>
		CLCD_Write(CLCD_ADDR_SET, 0, 0, str);
 8000746:	f107 0308 	add.w	r3, r7, #8
 800074a:	2200      	movs	r2, #0
 800074c:	2100      	movs	r1, #0
 800074e:	2001      	movs	r0, #1
 8000750:	f7ff fe9b 	bl	800048a <CLCD_Write>
		cnt1++;
 8000754:	4b11      	ldr	r3, [pc, #68]	; (800079c <HAL_GPIO_EXTI_Callback+0x78>)
 8000756:	881b      	ldrh	r3, [r3, #0]
 8000758:	3301      	adds	r3, #1
 800075a:	b29a      	uxth	r2, r3
 800075c:	4b0f      	ldr	r3, [pc, #60]	; (800079c <HAL_GPIO_EXTI_Callback+0x78>)
 800075e:	801a      	strh	r2, [r3, #0]
	}
	if(GPIO_Pin == GPIO_PIN_2)
 8000760:	88fb      	ldrh	r3, [r7, #6]
 8000762:	2b04      	cmp	r3, #4
 8000764:	d115      	bne.n	8000792 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		sprintf(str, "2 = %d", cnt2);
 8000766:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <HAL_GPIO_EXTI_Callback+0x80>)
 8000768:	881b      	ldrh	r3, [r3, #0]
 800076a:	461a      	mov	r2, r3
 800076c:	f107 0308 	add.w	r3, r7, #8
 8000770:	490d      	ldr	r1, [pc, #52]	; (80007a8 <HAL_GPIO_EXTI_Callback+0x84>)
 8000772:	4618      	mov	r0, r3
 8000774:	f001 fcba 	bl	80020ec <siprintf>
		CLCD_Write(CLCD_ADDR_SET, 0, 8, str);
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	2208      	movs	r2, #8
 800077e:	2100      	movs	r1, #0
 8000780:	2001      	movs	r0, #1
 8000782:	f7ff fe82 	bl	800048a <CLCD_Write>
		cnt2++;
 8000786:	4b07      	ldr	r3, [pc, #28]	; (80007a4 <HAL_GPIO_EXTI_Callback+0x80>)
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	3301      	adds	r3, #1
 800078c:	b29a      	uxth	r2, r3
 800078e:	4b05      	ldr	r3, [pc, #20]	; (80007a4 <HAL_GPIO_EXTI_Callback+0x80>)
 8000790:	801a      	strh	r2, [r3, #0]
	}
}
 8000792:	bf00      	nop
 8000794:	3718      	adds	r7, #24
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	2000009e 	.word	0x2000009e
 80007a0:	08002a14 	.word	0x08002a14
 80007a4:	200000a0 	.word	0x200000a0
 80007a8:	08002a1c 	.word	0x08002a1c

080007ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b0:	b672      	cpsid	i
}
 80007b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b4:	e7fe      	b.n	80007b4 <Error_Handler+0x8>
	...

080007b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	b085      	sub	sp, #20
 80007bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <HAL_MspInit+0x5c>)
 80007c0:	699b      	ldr	r3, [r3, #24]
 80007c2:	4a14      	ldr	r2, [pc, #80]	; (8000814 <HAL_MspInit+0x5c>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6193      	str	r3, [r2, #24]
 80007ca:	4b12      	ldr	r3, [pc, #72]	; (8000814 <HAL_MspInit+0x5c>)
 80007cc:	699b      	ldr	r3, [r3, #24]
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	60bb      	str	r3, [r7, #8]
 80007d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d6:	4b0f      	ldr	r3, [pc, #60]	; (8000814 <HAL_MspInit+0x5c>)
 80007d8:	69db      	ldr	r3, [r3, #28]
 80007da:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <HAL_MspInit+0x5c>)
 80007dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e0:	61d3      	str	r3, [r2, #28]
 80007e2:	4b0c      	ldr	r3, [pc, #48]	; (8000814 <HAL_MspInit+0x5c>)
 80007e4:	69db      	ldr	r3, [r3, #28]
 80007e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80007ee:	4b0a      	ldr	r3, [pc, #40]	; (8000818 <HAL_MspInit+0x60>)
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	60fb      	str	r3, [r7, #12]
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000802:	60fb      	str	r3, [r7, #12]
 8000804:	4a04      	ldr	r2, [pc, #16]	; (8000818 <HAL_MspInit+0x60>)
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800080a:	bf00      	nop
 800080c:	3714      	adds	r7, #20
 800080e:	46bd      	mov	sp, r7
 8000810:	bc80      	pop	{r7}
 8000812:	4770      	bx	lr
 8000814:	40021000 	.word	0x40021000
 8000818:	40010000 	.word	0x40010000

0800081c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000820:	e7fe      	b.n	8000820 <NMI_Handler+0x4>

08000822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000826:	e7fe      	b.n	8000826 <HardFault_Handler+0x4>

08000828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800082c:	e7fe      	b.n	800082c <MemManage_Handler+0x4>

0800082e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000832:	e7fe      	b.n	8000832 <BusFault_Handler+0x4>

08000834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000838:	e7fe      	b.n	8000838 <UsageFault_Handler+0x4>

0800083a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr

08000852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr

0800085e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000862:	f000 f92d 	bl	8000ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000866:	bf00      	nop
 8000868:	bd80      	pop	{r7, pc}

0800086a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800086e:	2002      	movs	r0, #2
 8000870:	f000 fc10 	bl	8001094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}

08000878 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800087c:	2004      	movs	r0, #4
 800087e:	f000 fc09 	bl	8001094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
	...

08000888 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800088c:	4802      	ldr	r0, [pc, #8]	; (8000898 <TIM2_IRQHandler+0x10>)
 800088e:	f001 f8a3 	bl	80019d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000a8 	.word	0x200000a8

0800089c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008a4:	4a14      	ldr	r2, [pc, #80]	; (80008f8 <_sbrk+0x5c>)
 80008a6:	4b15      	ldr	r3, [pc, #84]	; (80008fc <_sbrk+0x60>)
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b0:	4b13      	ldr	r3, [pc, #76]	; (8000900 <_sbrk+0x64>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d102      	bne.n	80008be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008b8:	4b11      	ldr	r3, [pc, #68]	; (8000900 <_sbrk+0x64>)
 80008ba:	4a12      	ldr	r2, [pc, #72]	; (8000904 <_sbrk+0x68>)
 80008bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008be:	4b10      	ldr	r3, [pc, #64]	; (8000900 <_sbrk+0x64>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4413      	add	r3, r2
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d207      	bcs.n	80008dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008cc:	f001 fbdc 	bl	8002088 <__errno>
 80008d0:	4603      	mov	r3, r0
 80008d2:	220c      	movs	r2, #12
 80008d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295
 80008da:	e009      	b.n	80008f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008dc:	4b08      	ldr	r3, [pc, #32]	; (8000900 <_sbrk+0x64>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008e2:	4b07      	ldr	r3, [pc, #28]	; (8000900 <_sbrk+0x64>)
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4413      	add	r3, r2
 80008ea:	4a05      	ldr	r2, [pc, #20]	; (8000900 <_sbrk+0x64>)
 80008ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008ee:	68fb      	ldr	r3, [r7, #12]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3718      	adds	r7, #24
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20005000 	.word	0x20005000
 80008fc:	00000400 	.word	0x00000400
 8000900:	200000a4 	.word	0x200000a4
 8000904:	20000108 	.word	0x20000108

08000908 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr

08000914 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b086      	sub	sp, #24
 8000918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800091a:	f107 0308 	add.w	r3, r7, #8
 800091e:	2200      	movs	r2, #0
 8000920:	601a      	str	r2, [r3, #0]
 8000922:	605a      	str	r2, [r3, #4]
 8000924:	609a      	str	r2, [r3, #8]
 8000926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000928:	463b      	mov	r3, r7
 800092a:	2200      	movs	r2, #0
 800092c:	601a      	str	r2, [r3, #0]
 800092e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000930:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <MX_TIM2_Init+0x98>)
 8000932:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000936:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10000-1;
 8000938:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <MX_TIM2_Init+0x98>)
 800093a:	f242 720f 	movw	r2, #9999	; 0x270f
 800093e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000940:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <MX_TIM2_Init+0x98>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7200-1;
 8000946:	4b19      	ldr	r3, [pc, #100]	; (80009ac <MX_TIM2_Init+0x98>)
 8000948:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800094c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800094e:	4b17      	ldr	r3, [pc, #92]	; (80009ac <MX_TIM2_Init+0x98>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <MX_TIM2_Init+0x98>)
 8000956:	2200      	movs	r2, #0
 8000958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800095a:	4814      	ldr	r0, [pc, #80]	; (80009ac <MX_TIM2_Init+0x98>)
 800095c:	f000 ff9a 	bl	8001894 <HAL_TIM_Base_Init>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000966:	f7ff ff21 	bl	80007ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800096a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800096e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000970:	f107 0308 	add.w	r3, r7, #8
 8000974:	4619      	mov	r1, r3
 8000976:	480d      	ldr	r0, [pc, #52]	; (80009ac <MX_TIM2_Init+0x98>)
 8000978:	f001 f936 	bl	8001be8 <HAL_TIM_ConfigClockSource>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000982:	f7ff ff13 	bl	80007ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000986:	2300      	movs	r3, #0
 8000988:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800098e:	463b      	mov	r3, r7
 8000990:	4619      	mov	r1, r3
 8000992:	4806      	ldr	r0, [pc, #24]	; (80009ac <MX_TIM2_Init+0x98>)
 8000994:	f001 fb08 	bl	8001fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800099e:	f7ff ff05 	bl	80007ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	200000a8 	.word	0x200000a8

080009b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80009c0:	d10b      	bne.n	80009da <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009c2:	4b08      	ldr	r3, [pc, #32]	; (80009e4 <HAL_TIM_Base_MspInit+0x34>)
 80009c4:	69db      	ldr	r3, [r3, #28]
 80009c6:	4a07      	ldr	r2, [pc, #28]	; (80009e4 <HAL_TIM_Base_MspInit+0x34>)
 80009c8:	f043 0301 	orr.w	r3, r3, #1
 80009cc:	61d3      	str	r3, [r2, #28]
 80009ce:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <HAL_TIM_Base_MspInit+0x34>)
 80009d0:	69db      	ldr	r3, [r3, #28]
 80009d2:	f003 0301 	and.w	r3, r3, #1
 80009d6:	60fb      	str	r3, [r7, #12]
 80009d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80009da:	bf00      	nop
 80009dc:	3714      	adds	r7, #20
 80009de:	46bd      	mov	sp, r7
 80009e0:	bc80      	pop	{r7}
 80009e2:	4770      	bx	lr
 80009e4:	40021000 	.word	0x40021000

080009e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009e8:	480c      	ldr	r0, [pc, #48]	; (8000a1c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80009ea:	490d      	ldr	r1, [pc, #52]	; (8000a20 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80009ec:	4a0d      	ldr	r2, [pc, #52]	; (8000a24 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80009ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009f0:	e002      	b.n	80009f8 <LoopCopyDataInit>

080009f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009f6:	3304      	adds	r3, #4

080009f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009fc:	d3f9      	bcc.n	80009f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009fe:	4a0a      	ldr	r2, [pc, #40]	; (8000a28 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a00:	4c0a      	ldr	r4, [pc, #40]	; (8000a2c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a04:	e001      	b.n	8000a0a <LoopFillZerobss>

08000a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a08:	3204      	adds	r2, #4

08000a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a0c:	d3fb      	bcc.n	8000a06 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a0e:	f7ff ff7b 	bl	8000908 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a12:	f001 fb3f 	bl	8002094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a16:	f7ff fddf 	bl	80005d8 <main>
  bx lr
 8000a1a:	4770      	bx	lr
  ldr r0, =_sdata
 8000a1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a20:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a24:	08002ab8 	.word	0x08002ab8
  ldr r2, =_sbss
 8000a28:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a2c:	20000104 	.word	0x20000104

08000a30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a30:	e7fe      	b.n	8000a30 <ADC1_2_IRQHandler>
	...

08000a34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a38:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <HAL_Init+0x28>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a07      	ldr	r2, [pc, #28]	; (8000a5c <HAL_Init+0x28>)
 8000a3e:	f043 0310 	orr.w	r3, r3, #16
 8000a42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a44:	2003      	movs	r0, #3
 8000a46:	f000 f947 	bl	8000cd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a4a:	200d      	movs	r0, #13
 8000a4c:	f000 f808 	bl	8000a60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a50:	f7ff feb2 	bl	80007b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	40022000 	.word	0x40022000

08000a60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a68:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <HAL_InitTick+0x54>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4b12      	ldr	r3, [pc, #72]	; (8000ab8 <HAL_InitTick+0x58>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	4619      	mov	r1, r3
 8000a72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f000 f95f 	bl	8000d42 <HAL_SYSTICK_Config>
 8000a84:	4603      	mov	r3, r0
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d001      	beq.n	8000a8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	e00e      	b.n	8000aac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	2b0f      	cmp	r3, #15
 8000a92:	d80a      	bhi.n	8000aaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a94:	2200      	movs	r2, #0
 8000a96:	6879      	ldr	r1, [r7, #4]
 8000a98:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9c:	f000 f927 	bl	8000cee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000aa0:	4a06      	ldr	r2, [pc, #24]	; (8000abc <HAL_InitTick+0x5c>)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	e000      	b.n	8000aac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aaa:	2301      	movs	r3, #1
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3708      	adds	r7, #8
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20000000 	.word	0x20000000
 8000ab8:	20000008 	.word	0x20000008
 8000abc:	20000004 	.word	0x20000004

08000ac0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ac4:	4b05      	ldr	r3, [pc, #20]	; (8000adc <HAL_IncTick+0x1c>)
 8000ac6:	781b      	ldrb	r3, [r3, #0]
 8000ac8:	461a      	mov	r2, r3
 8000aca:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <HAL_IncTick+0x20>)
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	4413      	add	r3, r2
 8000ad0:	4a03      	ldr	r2, [pc, #12]	; (8000ae0 <HAL_IncTick+0x20>)
 8000ad2:	6013      	str	r3, [r2, #0]
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr
 8000adc:	20000008 	.word	0x20000008
 8000ae0:	200000f0 	.word	0x200000f0

08000ae4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ae8:	4b02      	ldr	r3, [pc, #8]	; (8000af4 <HAL_GetTick+0x10>)
 8000aea:	681b      	ldr	r3, [r3, #0]
}
 8000aec:	4618      	mov	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bc80      	pop	{r7}
 8000af2:	4770      	bx	lr
 8000af4:	200000f0 	.word	0x200000f0

08000af8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b00:	f7ff fff0 	bl	8000ae4 <HAL_GetTick>
 8000b04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b10:	d005      	beq.n	8000b1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b12:	4b0a      	ldr	r3, [pc, #40]	; (8000b3c <HAL_Delay+0x44>)
 8000b14:	781b      	ldrb	r3, [r3, #0]
 8000b16:	461a      	mov	r2, r3
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	4413      	add	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b1e:	bf00      	nop
 8000b20:	f7ff ffe0 	bl	8000ae4 <HAL_GetTick>
 8000b24:	4602      	mov	r2, r0
 8000b26:	68bb      	ldr	r3, [r7, #8]
 8000b28:	1ad3      	subs	r3, r2, r3
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	429a      	cmp	r2, r3
 8000b2e:	d8f7      	bhi.n	8000b20 <HAL_Delay+0x28>
  {
  }
}
 8000b30:	bf00      	nop
 8000b32:	bf00      	nop
 8000b34:	3710      	adds	r7, #16
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	20000008 	.word	0x20000008

08000b40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b50:	4b0c      	ldr	r3, [pc, #48]	; (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b56:	68ba      	ldr	r2, [r7, #8]
 8000b58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b5c:	4013      	ands	r3, r2
 8000b5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b64:	68bb      	ldr	r3, [r7, #8]
 8000b66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b72:	4a04      	ldr	r2, [pc, #16]	; (8000b84 <__NVIC_SetPriorityGrouping+0x44>)
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	60d3      	str	r3, [r2, #12]
}
 8000b78:	bf00      	nop
 8000b7a:	3714      	adds	r7, #20
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bc80      	pop	{r7}
 8000b80:	4770      	bx	lr
 8000b82:	bf00      	nop
 8000b84:	e000ed00 	.word	0xe000ed00

08000b88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b8c:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <__NVIC_GetPriorityGrouping+0x18>)
 8000b8e:	68db      	ldr	r3, [r3, #12]
 8000b90:	0a1b      	lsrs	r3, r3, #8
 8000b92:	f003 0307 	and.w	r3, r3, #7
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	b083      	sub	sp, #12
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	4603      	mov	r3, r0
 8000bac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	db0b      	blt.n	8000bce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	f003 021f 	and.w	r2, r3, #31
 8000bbc:	4906      	ldr	r1, [pc, #24]	; (8000bd8 <__NVIC_EnableIRQ+0x34>)
 8000bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc2:	095b      	lsrs	r3, r3, #5
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000bca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bce:	bf00      	nop
 8000bd0:	370c      	adds	r7, #12
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bc80      	pop	{r7}
 8000bd6:	4770      	bx	lr
 8000bd8:	e000e100 	.word	0xe000e100

08000bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	4603      	mov	r3, r0
 8000be4:	6039      	str	r1, [r7, #0]
 8000be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	db0a      	blt.n	8000c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	b2da      	uxtb	r2, r3
 8000bf4:	490c      	ldr	r1, [pc, #48]	; (8000c28 <__NVIC_SetPriority+0x4c>)
 8000bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfa:	0112      	lsls	r2, r2, #4
 8000bfc:	b2d2      	uxtb	r2, r2
 8000bfe:	440b      	add	r3, r1
 8000c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c04:	e00a      	b.n	8000c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	b2da      	uxtb	r2, r3
 8000c0a:	4908      	ldr	r1, [pc, #32]	; (8000c2c <__NVIC_SetPriority+0x50>)
 8000c0c:	79fb      	ldrb	r3, [r7, #7]
 8000c0e:	f003 030f 	and.w	r3, r3, #15
 8000c12:	3b04      	subs	r3, #4
 8000c14:	0112      	lsls	r2, r2, #4
 8000c16:	b2d2      	uxtb	r2, r2
 8000c18:	440b      	add	r3, r1
 8000c1a:	761a      	strb	r2, [r3, #24]
}
 8000c1c:	bf00      	nop
 8000c1e:	370c      	adds	r7, #12
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bc80      	pop	{r7}
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b089      	sub	sp, #36	; 0x24
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	60f8      	str	r0, [r7, #12]
 8000c38:	60b9      	str	r1, [r7, #8]
 8000c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c3c:	68fb      	ldr	r3, [r7, #12]
 8000c3e:	f003 0307 	and.w	r3, r3, #7
 8000c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	f1c3 0307 	rsb	r3, r3, #7
 8000c4a:	2b04      	cmp	r3, #4
 8000c4c:	bf28      	it	cs
 8000c4e:	2304      	movcs	r3, #4
 8000c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c52:	69fb      	ldr	r3, [r7, #28]
 8000c54:	3304      	adds	r3, #4
 8000c56:	2b06      	cmp	r3, #6
 8000c58:	d902      	bls.n	8000c60 <NVIC_EncodePriority+0x30>
 8000c5a:	69fb      	ldr	r3, [r7, #28]
 8000c5c:	3b03      	subs	r3, #3
 8000c5e:	e000      	b.n	8000c62 <NVIC_EncodePriority+0x32>
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c64:	f04f 32ff 	mov.w	r2, #4294967295
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6e:	43da      	mvns	r2, r3
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	401a      	ands	r2, r3
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c78:	f04f 31ff 	mov.w	r1, #4294967295
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c82:	43d9      	mvns	r1, r3
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c88:	4313      	orrs	r3, r2
         );
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3724      	adds	r7, #36	; 0x24
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr

08000c94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	3b01      	subs	r3, #1
 8000ca0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ca4:	d301      	bcc.n	8000caa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e00f      	b.n	8000cca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <SysTick_Config+0x40>)
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3b01      	subs	r3, #1
 8000cb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cb2:	210f      	movs	r1, #15
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb8:	f7ff ff90 	bl	8000bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <SysTick_Config+0x40>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cc2:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <SysTick_Config+0x40>)
 8000cc4:	2207      	movs	r2, #7
 8000cc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	e000e010 	.word	0xe000e010

08000cd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ce0:	6878      	ldr	r0, [r7, #4]
 8000ce2:	f7ff ff2d 	bl	8000b40 <__NVIC_SetPriorityGrouping>
}
 8000ce6:	bf00      	nop
 8000ce8:	3708      	adds	r7, #8
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}

08000cee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cee:	b580      	push	{r7, lr}
 8000cf0:	b086      	sub	sp, #24
 8000cf2:	af00      	add	r7, sp, #0
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	60b9      	str	r1, [r7, #8]
 8000cf8:	607a      	str	r2, [r7, #4]
 8000cfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d00:	f7ff ff42 	bl	8000b88 <__NVIC_GetPriorityGrouping>
 8000d04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d06:	687a      	ldr	r2, [r7, #4]
 8000d08:	68b9      	ldr	r1, [r7, #8]
 8000d0a:	6978      	ldr	r0, [r7, #20]
 8000d0c:	f7ff ff90 	bl	8000c30 <NVIC_EncodePriority>
 8000d10:	4602      	mov	r2, r0
 8000d12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d16:	4611      	mov	r1, r2
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff ff5f 	bl	8000bdc <__NVIC_SetPriority>
}
 8000d1e:	bf00      	nop
 8000d20:	3718      	adds	r7, #24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}

08000d26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b082      	sub	sp, #8
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ff35 	bl	8000ba4 <__NVIC_EnableIRQ>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b082      	sub	sp, #8
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d4a:	6878      	ldr	r0, [r7, #4]
 8000d4c:	f7ff ffa2 	bl	8000c94 <SysTick_Config>
 8000d50:	4603      	mov	r3, r0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b08b      	sub	sp, #44	; 0x2c
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d66:	2300      	movs	r3, #0
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d6e:	e169      	b.n	8001044 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d70:	2201      	movs	r2, #1
 8000d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	69fa      	ldr	r2, [r7, #28]
 8000d80:	4013      	ands	r3, r2
 8000d82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d84:	69ba      	ldr	r2, [r7, #24]
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	f040 8158 	bne.w	800103e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	685b      	ldr	r3, [r3, #4]
 8000d92:	4a9a      	ldr	r2, [pc, #616]	; (8000ffc <HAL_GPIO_Init+0x2a0>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d05e      	beq.n	8000e56 <HAL_GPIO_Init+0xfa>
 8000d98:	4a98      	ldr	r2, [pc, #608]	; (8000ffc <HAL_GPIO_Init+0x2a0>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d875      	bhi.n	8000e8a <HAL_GPIO_Init+0x12e>
 8000d9e:	4a98      	ldr	r2, [pc, #608]	; (8001000 <HAL_GPIO_Init+0x2a4>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d058      	beq.n	8000e56 <HAL_GPIO_Init+0xfa>
 8000da4:	4a96      	ldr	r2, [pc, #600]	; (8001000 <HAL_GPIO_Init+0x2a4>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d86f      	bhi.n	8000e8a <HAL_GPIO_Init+0x12e>
 8000daa:	4a96      	ldr	r2, [pc, #600]	; (8001004 <HAL_GPIO_Init+0x2a8>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d052      	beq.n	8000e56 <HAL_GPIO_Init+0xfa>
 8000db0:	4a94      	ldr	r2, [pc, #592]	; (8001004 <HAL_GPIO_Init+0x2a8>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d869      	bhi.n	8000e8a <HAL_GPIO_Init+0x12e>
 8000db6:	4a94      	ldr	r2, [pc, #592]	; (8001008 <HAL_GPIO_Init+0x2ac>)
 8000db8:	4293      	cmp	r3, r2
 8000dba:	d04c      	beq.n	8000e56 <HAL_GPIO_Init+0xfa>
 8000dbc:	4a92      	ldr	r2, [pc, #584]	; (8001008 <HAL_GPIO_Init+0x2ac>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d863      	bhi.n	8000e8a <HAL_GPIO_Init+0x12e>
 8000dc2:	4a92      	ldr	r2, [pc, #584]	; (800100c <HAL_GPIO_Init+0x2b0>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d046      	beq.n	8000e56 <HAL_GPIO_Init+0xfa>
 8000dc8:	4a90      	ldr	r2, [pc, #576]	; (800100c <HAL_GPIO_Init+0x2b0>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d85d      	bhi.n	8000e8a <HAL_GPIO_Init+0x12e>
 8000dce:	2b12      	cmp	r3, #18
 8000dd0:	d82a      	bhi.n	8000e28 <HAL_GPIO_Init+0xcc>
 8000dd2:	2b12      	cmp	r3, #18
 8000dd4:	d859      	bhi.n	8000e8a <HAL_GPIO_Init+0x12e>
 8000dd6:	a201      	add	r2, pc, #4	; (adr r2, 8000ddc <HAL_GPIO_Init+0x80>)
 8000dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ddc:	08000e57 	.word	0x08000e57
 8000de0:	08000e31 	.word	0x08000e31
 8000de4:	08000e43 	.word	0x08000e43
 8000de8:	08000e85 	.word	0x08000e85
 8000dec:	08000e8b 	.word	0x08000e8b
 8000df0:	08000e8b 	.word	0x08000e8b
 8000df4:	08000e8b 	.word	0x08000e8b
 8000df8:	08000e8b 	.word	0x08000e8b
 8000dfc:	08000e8b 	.word	0x08000e8b
 8000e00:	08000e8b 	.word	0x08000e8b
 8000e04:	08000e8b 	.word	0x08000e8b
 8000e08:	08000e8b 	.word	0x08000e8b
 8000e0c:	08000e8b 	.word	0x08000e8b
 8000e10:	08000e8b 	.word	0x08000e8b
 8000e14:	08000e8b 	.word	0x08000e8b
 8000e18:	08000e8b 	.word	0x08000e8b
 8000e1c:	08000e8b 	.word	0x08000e8b
 8000e20:	08000e39 	.word	0x08000e39
 8000e24:	08000e4d 	.word	0x08000e4d
 8000e28:	4a79      	ldr	r2, [pc, #484]	; (8001010 <HAL_GPIO_Init+0x2b4>)
 8000e2a:	4293      	cmp	r3, r2
 8000e2c:	d013      	beq.n	8000e56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e2e:	e02c      	b.n	8000e8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	623b      	str	r3, [r7, #32]
          break;
 8000e36:	e029      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	623b      	str	r3, [r7, #32]
          break;
 8000e40:	e024      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	68db      	ldr	r3, [r3, #12]
 8000e46:	3308      	adds	r3, #8
 8000e48:	623b      	str	r3, [r7, #32]
          break;
 8000e4a:	e01f      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	68db      	ldr	r3, [r3, #12]
 8000e50:	330c      	adds	r3, #12
 8000e52:	623b      	str	r3, [r7, #32]
          break;
 8000e54:	e01a      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d102      	bne.n	8000e64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e5e:	2304      	movs	r3, #4
 8000e60:	623b      	str	r3, [r7, #32]
          break;
 8000e62:	e013      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d105      	bne.n	8000e78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e6c:	2308      	movs	r3, #8
 8000e6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	69fa      	ldr	r2, [r7, #28]
 8000e74:	611a      	str	r2, [r3, #16]
          break;
 8000e76:	e009      	b.n	8000e8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e78:	2308      	movs	r3, #8
 8000e7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	69fa      	ldr	r2, [r7, #28]
 8000e80:	615a      	str	r2, [r3, #20]
          break;
 8000e82:	e003      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e84:	2300      	movs	r3, #0
 8000e86:	623b      	str	r3, [r7, #32]
          break;
 8000e88:	e000      	b.n	8000e8c <HAL_GPIO_Init+0x130>
          break;
 8000e8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e8c:	69bb      	ldr	r3, [r7, #24]
 8000e8e:	2bff      	cmp	r3, #255	; 0xff
 8000e90:	d801      	bhi.n	8000e96 <HAL_GPIO_Init+0x13a>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	e001      	b.n	8000e9a <HAL_GPIO_Init+0x13e>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	3304      	adds	r3, #4
 8000e9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	2bff      	cmp	r3, #255	; 0xff
 8000ea0:	d802      	bhi.n	8000ea8 <HAL_GPIO_Init+0x14c>
 8000ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	e002      	b.n	8000eae <HAL_GPIO_Init+0x152>
 8000ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eaa:	3b08      	subs	r3, #8
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	210f      	movs	r1, #15
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	401a      	ands	r2, r3
 8000ec0:	6a39      	ldr	r1, [r7, #32]
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec8:	431a      	orrs	r2, r3
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	f000 80b1 	beq.w	800103e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000edc:	4b4d      	ldr	r3, [pc, #308]	; (8001014 <HAL_GPIO_Init+0x2b8>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	4a4c      	ldr	r2, [pc, #304]	; (8001014 <HAL_GPIO_Init+0x2b8>)
 8000ee2:	f043 0301 	orr.w	r3, r3, #1
 8000ee6:	6193      	str	r3, [r2, #24]
 8000ee8:	4b4a      	ldr	r3, [pc, #296]	; (8001014 <HAL_GPIO_Init+0x2b8>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ef4:	4a48      	ldr	r2, [pc, #288]	; (8001018 <HAL_GPIO_Init+0x2bc>)
 8000ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ef8:	089b      	lsrs	r3, r3, #2
 8000efa:	3302      	adds	r3, #2
 8000efc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	f003 0303 	and.w	r3, r3, #3
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	220f      	movs	r2, #15
 8000f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f10:	43db      	mvns	r3, r3
 8000f12:	68fa      	ldr	r2, [r7, #12]
 8000f14:	4013      	ands	r3, r2
 8000f16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	4a40      	ldr	r2, [pc, #256]	; (800101c <HAL_GPIO_Init+0x2c0>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	d013      	beq.n	8000f48 <HAL_GPIO_Init+0x1ec>
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	4a3f      	ldr	r2, [pc, #252]	; (8001020 <HAL_GPIO_Init+0x2c4>)
 8000f24:	4293      	cmp	r3, r2
 8000f26:	d00d      	beq.n	8000f44 <HAL_GPIO_Init+0x1e8>
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	4a3e      	ldr	r2, [pc, #248]	; (8001024 <HAL_GPIO_Init+0x2c8>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d007      	beq.n	8000f40 <HAL_GPIO_Init+0x1e4>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a3d      	ldr	r2, [pc, #244]	; (8001028 <HAL_GPIO_Init+0x2cc>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d101      	bne.n	8000f3c <HAL_GPIO_Init+0x1e0>
 8000f38:	2303      	movs	r3, #3
 8000f3a:	e006      	b.n	8000f4a <HAL_GPIO_Init+0x1ee>
 8000f3c:	2304      	movs	r3, #4
 8000f3e:	e004      	b.n	8000f4a <HAL_GPIO_Init+0x1ee>
 8000f40:	2302      	movs	r3, #2
 8000f42:	e002      	b.n	8000f4a <HAL_GPIO_Init+0x1ee>
 8000f44:	2301      	movs	r3, #1
 8000f46:	e000      	b.n	8000f4a <HAL_GPIO_Init+0x1ee>
 8000f48:	2300      	movs	r3, #0
 8000f4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f4c:	f002 0203 	and.w	r2, r2, #3
 8000f50:	0092      	lsls	r2, r2, #2
 8000f52:	4093      	lsls	r3, r2
 8000f54:	68fa      	ldr	r2, [r7, #12]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f5a:	492f      	ldr	r1, [pc, #188]	; (8001018 <HAL_GPIO_Init+0x2bc>)
 8000f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5e:	089b      	lsrs	r3, r3, #2
 8000f60:	3302      	adds	r3, #2
 8000f62:	68fa      	ldr	r2, [r7, #12]
 8000f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d006      	beq.n	8000f82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f74:	4b2d      	ldr	r3, [pc, #180]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	492c      	ldr	r1, [pc, #176]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	600b      	str	r3, [r1, #0]
 8000f80:	e006      	b.n	8000f90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f82:	4b2a      	ldr	r3, [pc, #168]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	4928      	ldr	r1, [pc, #160]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d006      	beq.n	8000faa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f9c:	4b23      	ldr	r3, [pc, #140]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000f9e:	685a      	ldr	r2, [r3, #4]
 8000fa0:	4922      	ldr	r1, [pc, #136]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fa2:	69bb      	ldr	r3, [r7, #24]
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	604b      	str	r3, [r1, #4]
 8000fa8:	e006      	b.n	8000fb8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000faa:	4b20      	ldr	r3, [pc, #128]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	491e      	ldr	r1, [pc, #120]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d006      	beq.n	8000fd2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000fc4:	4b19      	ldr	r3, [pc, #100]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	4918      	ldr	r1, [pc, #96]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	608b      	str	r3, [r1, #8]
 8000fd0:	e006      	b.n	8000fe0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fd2:	4b16      	ldr	r3, [pc, #88]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fd4:	689a      	ldr	r2, [r3, #8]
 8000fd6:	69bb      	ldr	r3, [r7, #24]
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	4914      	ldr	r1, [pc, #80]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fdc:	4013      	ands	r3, r2
 8000fde:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d021      	beq.n	8001030 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000fec:	4b0f      	ldr	r3, [pc, #60]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	490e      	ldr	r1, [pc, #56]	; (800102c <HAL_GPIO_Init+0x2d0>)
 8000ff2:	69bb      	ldr	r3, [r7, #24]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	60cb      	str	r3, [r1, #12]
 8000ff8:	e021      	b.n	800103e <HAL_GPIO_Init+0x2e2>
 8000ffa:	bf00      	nop
 8000ffc:	10320000 	.word	0x10320000
 8001000:	10310000 	.word	0x10310000
 8001004:	10220000 	.word	0x10220000
 8001008:	10210000 	.word	0x10210000
 800100c:	10120000 	.word	0x10120000
 8001010:	10110000 	.word	0x10110000
 8001014:	40021000 	.word	0x40021000
 8001018:	40010000 	.word	0x40010000
 800101c:	40010800 	.word	0x40010800
 8001020:	40010c00 	.word	0x40010c00
 8001024:	40011000 	.word	0x40011000
 8001028:	40011400 	.word	0x40011400
 800102c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001030:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HAL_GPIO_Init+0x304>)
 8001032:	68da      	ldr	r2, [r3, #12]
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	43db      	mvns	r3, r3
 8001038:	4909      	ldr	r1, [pc, #36]	; (8001060 <HAL_GPIO_Init+0x304>)
 800103a:	4013      	ands	r3, r2
 800103c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800103e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001040:	3301      	adds	r3, #1
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	681a      	ldr	r2, [r3, #0]
 8001048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800104a:	fa22 f303 	lsr.w	r3, r2, r3
 800104e:	2b00      	cmp	r3, #0
 8001050:	f47f ae8e 	bne.w	8000d70 <HAL_GPIO_Init+0x14>
  }
}
 8001054:	bf00      	nop
 8001056:	bf00      	nop
 8001058:	372c      	adds	r7, #44	; 0x2c
 800105a:	46bd      	mov	sp, r7
 800105c:	bc80      	pop	{r7}
 800105e:	4770      	bx	lr
 8001060:	40010400 	.word	0x40010400

08001064 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
 800106c:	460b      	mov	r3, r1
 800106e:	807b      	strh	r3, [r7, #2]
 8001070:	4613      	mov	r3, r2
 8001072:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001074:	787b      	ldrb	r3, [r7, #1]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800107a:	887a      	ldrh	r2, [r7, #2]
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001080:	e003      	b.n	800108a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001082:	887b      	ldrh	r3, [r7, #2]
 8001084:	041a      	lsls	r2, r3, #16
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	611a      	str	r2, [r3, #16]
}
 800108a:	bf00      	nop
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	bc80      	pop	{r7}
 8001092:	4770      	bx	lr

08001094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800109e:	4b08      	ldr	r3, [pc, #32]	; (80010c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010a0:	695a      	ldr	r2, [r3, #20]
 80010a2:	88fb      	ldrh	r3, [r7, #6]
 80010a4:	4013      	ands	r3, r2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d006      	beq.n	80010b8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80010aa:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80010ac:	88fb      	ldrh	r3, [r7, #6]
 80010ae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80010b0:	88fb      	ldrh	r3, [r7, #6]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fb36 	bl	8000724 <HAL_GPIO_EXTI_Callback>
  }
}
 80010b8:	bf00      	nop
 80010ba:	3708      	adds	r7, #8
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e272      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 8087 	beq.w	80011f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010e4:	4b92      	ldr	r3, [pc, #584]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 030c 	and.w	r3, r3, #12
 80010ec:	2b04      	cmp	r3, #4
 80010ee:	d00c      	beq.n	800110a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010f0:	4b8f      	ldr	r3, [pc, #572]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f003 030c 	and.w	r3, r3, #12
 80010f8:	2b08      	cmp	r3, #8
 80010fa:	d112      	bne.n	8001122 <HAL_RCC_OscConfig+0x5e>
 80010fc:	4b8c      	ldr	r3, [pc, #560]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001108:	d10b      	bne.n	8001122 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110a:	4b89      	ldr	r3, [pc, #548]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d06c      	beq.n	80011f0 <HAL_RCC_OscConfig+0x12c>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d168      	bne.n	80011f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e24c      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800112a:	d106      	bne.n	800113a <HAL_RCC_OscConfig+0x76>
 800112c:	4b80      	ldr	r3, [pc, #512]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a7f      	ldr	r2, [pc, #508]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	e02e      	b.n	8001198 <HAL_RCC_OscConfig+0xd4>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d10c      	bne.n	800115c <HAL_RCC_OscConfig+0x98>
 8001142:	4b7b      	ldr	r3, [pc, #492]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a7a      	ldr	r2, [pc, #488]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001148:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800114c:	6013      	str	r3, [r2, #0]
 800114e:	4b78      	ldr	r3, [pc, #480]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a77      	ldr	r2, [pc, #476]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001154:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	e01d      	b.n	8001198 <HAL_RCC_OscConfig+0xd4>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001164:	d10c      	bne.n	8001180 <HAL_RCC_OscConfig+0xbc>
 8001166:	4b72      	ldr	r3, [pc, #456]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a71      	ldr	r2, [pc, #452]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800116c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001170:	6013      	str	r3, [r2, #0]
 8001172:	4b6f      	ldr	r3, [pc, #444]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a6e      	ldr	r2, [pc, #440]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001178:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800117c:	6013      	str	r3, [r2, #0]
 800117e:	e00b      	b.n	8001198 <HAL_RCC_OscConfig+0xd4>
 8001180:	4b6b      	ldr	r3, [pc, #428]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a6a      	ldr	r2, [pc, #424]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001186:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b68      	ldr	r3, [pc, #416]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a67      	ldr	r2, [pc, #412]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001192:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001196:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d013      	beq.n	80011c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a0:	f7ff fca0 	bl	8000ae4 <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a8:	f7ff fc9c 	bl	8000ae4 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b64      	cmp	r3, #100	; 0x64
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e200      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ba:	4b5d      	ldr	r3, [pc, #372]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0xe4>
 80011c6:	e014      	b.n	80011f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c8:	f7ff fc8c 	bl	8000ae4 <HAL_GetTick>
 80011cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d0:	f7ff fc88 	bl	8000ae4 <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b64      	cmp	r3, #100	; 0x64
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e1ec      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011e2:	4b53      	ldr	r3, [pc, #332]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1f0      	bne.n	80011d0 <HAL_RCC_OscConfig+0x10c>
 80011ee:	e000      	b.n	80011f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d063      	beq.n	80012c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011fe:	4b4c      	ldr	r3, [pc, #304]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f003 030c 	and.w	r3, r3, #12
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00b      	beq.n	8001222 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800120a:	4b49      	ldr	r3, [pc, #292]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f003 030c 	and.w	r3, r3, #12
 8001212:	2b08      	cmp	r3, #8
 8001214:	d11c      	bne.n	8001250 <HAL_RCC_OscConfig+0x18c>
 8001216:	4b46      	ldr	r3, [pc, #280]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d116      	bne.n	8001250 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001222:	4b43      	ldr	r3, [pc, #268]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d005      	beq.n	800123a <HAL_RCC_OscConfig+0x176>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d001      	beq.n	800123a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e1c0      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800123a:	4b3d      	ldr	r3, [pc, #244]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	4939      	ldr	r1, [pc, #228]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800124a:	4313      	orrs	r3, r2
 800124c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800124e:	e03a      	b.n	80012c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d020      	beq.n	800129a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001258:	4b36      	ldr	r3, [pc, #216]	; (8001334 <HAL_RCC_OscConfig+0x270>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125e:	f7ff fc41 	bl	8000ae4 <HAL_GetTick>
 8001262:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001266:	f7ff fc3d 	bl	8000ae4 <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e1a1      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001278:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d0f0      	beq.n	8001266 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001284:	4b2a      	ldr	r3, [pc, #168]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	4927      	ldr	r1, [pc, #156]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001294:	4313      	orrs	r3, r2
 8001296:	600b      	str	r3, [r1, #0]
 8001298:	e015      	b.n	80012c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800129a:	4b26      	ldr	r3, [pc, #152]	; (8001334 <HAL_RCC_OscConfig+0x270>)
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a0:	f7ff fc20 	bl	8000ae4 <HAL_GetTick>
 80012a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a6:	e008      	b.n	80012ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a8:	f7ff fc1c 	bl	8000ae4 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e180      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ba:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d1f0      	bne.n	80012a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0308 	and.w	r3, r3, #8
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d03a      	beq.n	8001348 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d019      	beq.n	800130e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012da:	4b17      	ldr	r3, [pc, #92]	; (8001338 <HAL_RCC_OscConfig+0x274>)
 80012dc:	2201      	movs	r2, #1
 80012de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e0:	f7ff fc00 	bl	8000ae4 <HAL_GetTick>
 80012e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e6:	e008      	b.n	80012fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e8:	f7ff fbfc 	bl	8000ae4 <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e160      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012fa:	4b0d      	ldr	r3, [pc, #52]	; (8001330 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0f0      	beq.n	80012e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001306:	2001      	movs	r0, #1
 8001308:	f000 faa6 	bl	8001858 <RCC_Delay>
 800130c:	e01c      	b.n	8001348 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800130e:	4b0a      	ldr	r3, [pc, #40]	; (8001338 <HAL_RCC_OscConfig+0x274>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001314:	f7ff fbe6 	bl	8000ae4 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800131a:	e00f      	b.n	800133c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800131c:	f7ff fbe2 	bl	8000ae4 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d908      	bls.n	800133c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e146      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000
 8001334:	42420000 	.word	0x42420000
 8001338:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800133c:	4b92      	ldr	r3, [pc, #584]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1e9      	bne.n	800131c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	f000 80a6 	beq.w	80014a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800135a:	4b8b      	ldr	r3, [pc, #556]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d10d      	bne.n	8001382 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b88      	ldr	r3, [pc, #544]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	4a87      	ldr	r2, [pc, #540]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001370:	61d3      	str	r3, [r2, #28]
 8001372:	4b85      	ldr	r3, [pc, #532]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800137e:	2301      	movs	r3, #1
 8001380:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001382:	4b82      	ldr	r3, [pc, #520]	; (800158c <HAL_RCC_OscConfig+0x4c8>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800138a:	2b00      	cmp	r3, #0
 800138c:	d118      	bne.n	80013c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800138e:	4b7f      	ldr	r3, [pc, #508]	; (800158c <HAL_RCC_OscConfig+0x4c8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a7e      	ldr	r2, [pc, #504]	; (800158c <HAL_RCC_OscConfig+0x4c8>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800139a:	f7ff fba3 	bl	8000ae4 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013a2:	f7ff fb9f 	bl	8000ae4 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b64      	cmp	r3, #100	; 0x64
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e103      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b4:	4b75      	ldr	r3, [pc, #468]	; (800158c <HAL_RCC_OscConfig+0x4c8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d106      	bne.n	80013d6 <HAL_RCC_OscConfig+0x312>
 80013c8:	4b6f      	ldr	r3, [pc, #444]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013ca:	6a1b      	ldr	r3, [r3, #32]
 80013cc:	4a6e      	ldr	r2, [pc, #440]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013ce:	f043 0301 	orr.w	r3, r3, #1
 80013d2:	6213      	str	r3, [r2, #32]
 80013d4:	e02d      	b.n	8001432 <HAL_RCC_OscConfig+0x36e>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x334>
 80013de:	4b6a      	ldr	r3, [pc, #424]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	4a69      	ldr	r2, [pc, #420]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013e4:	f023 0301 	bic.w	r3, r3, #1
 80013e8:	6213      	str	r3, [r2, #32]
 80013ea:	4b67      	ldr	r3, [pc, #412]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013ec:	6a1b      	ldr	r3, [r3, #32]
 80013ee:	4a66      	ldr	r2, [pc, #408]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013f0:	f023 0304 	bic.w	r3, r3, #4
 80013f4:	6213      	str	r3, [r2, #32]
 80013f6:	e01c      	b.n	8001432 <HAL_RCC_OscConfig+0x36e>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	2b05      	cmp	r3, #5
 80013fe:	d10c      	bne.n	800141a <HAL_RCC_OscConfig+0x356>
 8001400:	4b61      	ldr	r3, [pc, #388]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	4a60      	ldr	r2, [pc, #384]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001406:	f043 0304 	orr.w	r3, r3, #4
 800140a:	6213      	str	r3, [r2, #32]
 800140c:	4b5e      	ldr	r3, [pc, #376]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4a5d      	ldr	r2, [pc, #372]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6213      	str	r3, [r2, #32]
 8001418:	e00b      	b.n	8001432 <HAL_RCC_OscConfig+0x36e>
 800141a:	4b5b      	ldr	r3, [pc, #364]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	4a5a      	ldr	r2, [pc, #360]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001420:	f023 0301 	bic.w	r3, r3, #1
 8001424:	6213      	str	r3, [r2, #32]
 8001426:	4b58      	ldr	r3, [pc, #352]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	6a1b      	ldr	r3, [r3, #32]
 800142a:	4a57      	ldr	r2, [pc, #348]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800142c:	f023 0304 	bic.w	r3, r3, #4
 8001430:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d015      	beq.n	8001466 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143a:	f7ff fb53 	bl	8000ae4 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001440:	e00a      	b.n	8001458 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001442:	f7ff fb4f 	bl	8000ae4 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001450:	4293      	cmp	r3, r2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e0b1      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001458:	4b4b      	ldr	r3, [pc, #300]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0ee      	beq.n	8001442 <HAL_RCC_OscConfig+0x37e>
 8001464:	e014      	b.n	8001490 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001466:	f7ff fb3d 	bl	8000ae4 <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800146c:	e00a      	b.n	8001484 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800146e:	f7ff fb39 	bl	8000ae4 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	f241 3288 	movw	r2, #5000	; 0x1388
 800147c:	4293      	cmp	r3, r2
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e09b      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001484:	4b40      	ldr	r3, [pc, #256]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1ee      	bne.n	800146e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001490:	7dfb      	ldrb	r3, [r7, #23]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d105      	bne.n	80014a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001496:	4b3c      	ldr	r3, [pc, #240]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a3b      	ldr	r2, [pc, #236]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800149c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f000 8087 	beq.w	80015ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ac:	4b36      	ldr	r3, [pc, #216]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 030c 	and.w	r3, r3, #12
 80014b4:	2b08      	cmp	r3, #8
 80014b6:	d061      	beq.n	800157c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d146      	bne.n	800154e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c0:	4b33      	ldr	r3, [pc, #204]	; (8001590 <HAL_RCC_OscConfig+0x4cc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c6:	f7ff fb0d 	bl	8000ae4 <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff fb09 	bl	8000ae4 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e06d      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e0:	4b29      	ldr	r3, [pc, #164]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f0      	bne.n	80014ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014f4:	d108      	bne.n	8001508 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014f6:	4b24      	ldr	r3, [pc, #144]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	4921      	ldr	r1, [pc, #132]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001504:	4313      	orrs	r3, r2
 8001506:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001508:	4b1f      	ldr	r3, [pc, #124]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6a19      	ldr	r1, [r3, #32]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001518:	430b      	orrs	r3, r1
 800151a:	491b      	ldr	r1, [pc, #108]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800151c:	4313      	orrs	r3, r2
 800151e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001520:	4b1b      	ldr	r3, [pc, #108]	; (8001590 <HAL_RCC_OscConfig+0x4cc>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff fadd 	bl	8000ae4 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152e:	f7ff fad9 	bl	8000ae4 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e03d      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001540:	4b11      	ldr	r3, [pc, #68]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x46a>
 800154c:	e035      	b.n	80015ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154e:	4b10      	ldr	r3, [pc, #64]	; (8001590 <HAL_RCC_OscConfig+0x4cc>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fac6 	bl	8000ae4 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fac2 	bl	8000ae4 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e026      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800156e:	4b06      	ldr	r3, [pc, #24]	; (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x498>
 800157a:	e01e      	b.n	80015ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69db      	ldr	r3, [r3, #28]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d107      	bne.n	8001594 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e019      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
 8001588:	40021000 	.word	0x40021000
 800158c:	40007000 	.word	0x40007000
 8001590:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001594:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <HAL_RCC_OscConfig+0x500>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d106      	bne.n	80015b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d001      	beq.n	80015ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40021000 	.word	0x40021000

080015c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e0d0      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015dc:	4b6a      	ldr	r3, [pc, #424]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0307 	and.w	r3, r3, #7
 80015e4:	683a      	ldr	r2, [r7, #0]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	d910      	bls.n	800160c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015ea:	4b67      	ldr	r3, [pc, #412]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f023 0207 	bic.w	r2, r3, #7
 80015f2:	4965      	ldr	r1, [pc, #404]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015fa:	4b63      	ldr	r3, [pc, #396]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	683a      	ldr	r2, [r7, #0]
 8001604:	429a      	cmp	r2, r3
 8001606:	d001      	beq.n	800160c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e0b8      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 0302 	and.w	r3, r3, #2
 8001614:	2b00      	cmp	r3, #0
 8001616:	d020      	beq.n	800165a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	d005      	beq.n	8001630 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001624:	4b59      	ldr	r3, [pc, #356]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	4a58      	ldr	r2, [pc, #352]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800162a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800162e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 0308 	and.w	r3, r3, #8
 8001638:	2b00      	cmp	r3, #0
 800163a:	d005      	beq.n	8001648 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800163c:	4b53      	ldr	r3, [pc, #332]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4a52      	ldr	r2, [pc, #328]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001642:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001646:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001648:	4b50      	ldr	r3, [pc, #320]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	494d      	ldr	r1, [pc, #308]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001656:	4313      	orrs	r3, r2
 8001658:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d040      	beq.n	80016e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d107      	bne.n	800167e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800166e:	4b47      	ldr	r3, [pc, #284]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001676:	2b00      	cmp	r3, #0
 8001678:	d115      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e07f      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	2b02      	cmp	r3, #2
 8001684:	d107      	bne.n	8001696 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001686:	4b41      	ldr	r3, [pc, #260]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d109      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e073      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001696:	4b3d      	ldr	r3, [pc, #244]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e06b      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016a6:	4b39      	ldr	r3, [pc, #228]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f023 0203 	bic.w	r2, r3, #3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	4936      	ldr	r1, [pc, #216]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016b4:	4313      	orrs	r3, r2
 80016b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016b8:	f7ff fa14 	bl	8000ae4 <HAL_GetTick>
 80016bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016be:	e00a      	b.n	80016d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016c0:	f7ff fa10 	bl	8000ae4 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e053      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016d6:	4b2d      	ldr	r3, [pc, #180]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 020c 	and.w	r2, r3, #12
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	009b      	lsls	r3, r3, #2
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d1eb      	bne.n	80016c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016e8:	4b27      	ldr	r3, [pc, #156]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d210      	bcs.n	8001718 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f6:	4b24      	ldr	r3, [pc, #144]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f023 0207 	bic.w	r2, r3, #7
 80016fe:	4922      	ldr	r1, [pc, #136]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	4313      	orrs	r3, r2
 8001704:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001706:	4b20      	ldr	r3, [pc, #128]	; (8001788 <HAL_RCC_ClockConfig+0x1c0>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	683a      	ldr	r2, [r7, #0]
 8001710:	429a      	cmp	r2, r3
 8001712:	d001      	beq.n	8001718 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e032      	b.n	800177e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	d008      	beq.n	8001736 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001724:	4b19      	ldr	r3, [pc, #100]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	4916      	ldr	r1, [pc, #88]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001732:	4313      	orrs	r3, r2
 8001734:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0308 	and.w	r3, r3, #8
 800173e:	2b00      	cmp	r3, #0
 8001740:	d009      	beq.n	8001756 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001742:	4b12      	ldr	r3, [pc, #72]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	691b      	ldr	r3, [r3, #16]
 800174e:	00db      	lsls	r3, r3, #3
 8001750:	490e      	ldr	r1, [pc, #56]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001756:	f000 f821 	bl	800179c <HAL_RCC_GetSysClockFreq>
 800175a:	4602      	mov	r2, r0
 800175c:	4b0b      	ldr	r3, [pc, #44]	; (800178c <HAL_RCC_ClockConfig+0x1c4>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	091b      	lsrs	r3, r3, #4
 8001762:	f003 030f 	and.w	r3, r3, #15
 8001766:	490a      	ldr	r1, [pc, #40]	; (8001790 <HAL_RCC_ClockConfig+0x1c8>)
 8001768:	5ccb      	ldrb	r3, [r1, r3]
 800176a:	fa22 f303 	lsr.w	r3, r2, r3
 800176e:	4a09      	ldr	r2, [pc, #36]	; (8001794 <HAL_RCC_ClockConfig+0x1cc>)
 8001770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001772:	4b09      	ldr	r3, [pc, #36]	; (8001798 <HAL_RCC_ClockConfig+0x1d0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff f972 	bl	8000a60 <HAL_InitTick>

  return HAL_OK;
 800177c:	2300      	movs	r3, #0
}
 800177e:	4618      	mov	r0, r3
 8001780:	3710      	adds	r7, #16
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40022000 	.word	0x40022000
 800178c:	40021000 	.word	0x40021000
 8001790:	08002a6c 	.word	0x08002a6c
 8001794:	20000000 	.word	0x20000000
 8001798:	20000004 	.word	0x20000004

0800179c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800179c:	b490      	push	{r4, r7}
 800179e:	b08a      	sub	sp, #40	; 0x28
 80017a0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80017a2:	4b29      	ldr	r3, [pc, #164]	; (8001848 <HAL_RCC_GetSysClockFreq+0xac>)
 80017a4:	1d3c      	adds	r4, r7, #4
 80017a6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80017ac:	f240 2301 	movw	r3, #513	; 0x201
 80017b0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017b2:	2300      	movs	r3, #0
 80017b4:	61fb      	str	r3, [r7, #28]
 80017b6:	2300      	movs	r3, #0
 80017b8:	61bb      	str	r3, [r7, #24]
 80017ba:	2300      	movs	r3, #0
 80017bc:	627b      	str	r3, [r7, #36]	; 0x24
 80017be:	2300      	movs	r3, #0
 80017c0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80017c2:	2300      	movs	r3, #0
 80017c4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80017c6:	4b21      	ldr	r3, [pc, #132]	; (800184c <HAL_RCC_GetSysClockFreq+0xb0>)
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	2b04      	cmp	r3, #4
 80017d4:	d002      	beq.n	80017dc <HAL_RCC_GetSysClockFreq+0x40>
 80017d6:	2b08      	cmp	r3, #8
 80017d8:	d003      	beq.n	80017e2 <HAL_RCC_GetSysClockFreq+0x46>
 80017da:	e02b      	b.n	8001834 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017dc:	4b1c      	ldr	r3, [pc, #112]	; (8001850 <HAL_RCC_GetSysClockFreq+0xb4>)
 80017de:	623b      	str	r3, [r7, #32]
      break;
 80017e0:	e02b      	b.n	800183a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	0c9b      	lsrs	r3, r3, #18
 80017e6:	f003 030f 	and.w	r3, r3, #15
 80017ea:	3328      	adds	r3, #40	; 0x28
 80017ec:	443b      	add	r3, r7
 80017ee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80017f2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d012      	beq.n	8001824 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	0c5b      	lsrs	r3, r3, #17
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	3328      	adds	r3, #40	; 0x28
 800180a:	443b      	add	r3, r7
 800180c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001810:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	4a0e      	ldr	r2, [pc, #56]	; (8001850 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001816:	fb03 f202 	mul.w	r2, r3, r2
 800181a:	69bb      	ldr	r3, [r7, #24]
 800181c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
 8001822:	e004      	b.n	800182e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	4a0b      	ldr	r2, [pc, #44]	; (8001854 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001828:	fb02 f303 	mul.w	r3, r2, r3
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800182e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001830:	623b      	str	r3, [r7, #32]
      break;
 8001832:	e002      	b.n	800183a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001834:	4b06      	ldr	r3, [pc, #24]	; (8001850 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001836:	623b      	str	r3, [r7, #32]
      break;
 8001838:	bf00      	nop
    }
  }
  return sysclockfreq;
 800183a:	6a3b      	ldr	r3, [r7, #32]
}
 800183c:	4618      	mov	r0, r3
 800183e:	3728      	adds	r7, #40	; 0x28
 8001840:	46bd      	mov	sp, r7
 8001842:	bc90      	pop	{r4, r7}
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	08002a24 	.word	0x08002a24
 800184c:	40021000 	.word	0x40021000
 8001850:	007a1200 	.word	0x007a1200
 8001854:	003d0900 	.word	0x003d0900

08001858 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001860:	4b0a      	ldr	r3, [pc, #40]	; (800188c <RCC_Delay+0x34>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a0a      	ldr	r2, [pc, #40]	; (8001890 <RCC_Delay+0x38>)
 8001866:	fba2 2303 	umull	r2, r3, r2, r3
 800186a:	0a5b      	lsrs	r3, r3, #9
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	fb02 f303 	mul.w	r3, r2, r3
 8001872:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001874:	bf00      	nop
  }
  while (Delay --);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	1e5a      	subs	r2, r3, #1
 800187a:	60fa      	str	r2, [r7, #12]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d1f9      	bne.n	8001874 <RCC_Delay+0x1c>
}
 8001880:	bf00      	nop
 8001882:	bf00      	nop
 8001884:	3714      	adds	r7, #20
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr
 800188c:	20000000 	.word	0x20000000
 8001890:	10624dd3 	.word	0x10624dd3

08001894 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d101      	bne.n	80018a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e041      	b.n	800192a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d106      	bne.n	80018c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7ff f878 	bl	80009b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2202      	movs	r2, #2
 80018c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	3304      	adds	r3, #4
 80018d0:	4619      	mov	r1, r3
 80018d2:	4610      	mov	r0, r2
 80018d4:	f000 fa70 	bl	8001db8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2201      	movs	r2, #1
 8001914:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2201      	movs	r2, #1
 8001924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001934:	b480      	push	{r7}
 8001936:	b085      	sub	sp, #20
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b01      	cmp	r3, #1
 8001946:	d001      	beq.n	800194c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e03a      	b.n	80019c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2202      	movs	r2, #2
 8001950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68da      	ldr	r2, [r3, #12]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0201 	orr.w	r2, r2, #1
 8001962:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a18      	ldr	r2, [pc, #96]	; (80019cc <HAL_TIM_Base_Start_IT+0x98>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d00e      	beq.n	800198c <HAL_TIM_Base_Start_IT+0x58>
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001976:	d009      	beq.n	800198c <HAL_TIM_Base_Start_IT+0x58>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a14      	ldr	r2, [pc, #80]	; (80019d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d004      	beq.n	800198c <HAL_TIM_Base_Start_IT+0x58>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d111      	bne.n	80019b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	689b      	ldr	r3, [r3, #8]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	2b06      	cmp	r3, #6
 800199c:	d010      	beq.n	80019c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f042 0201 	orr.w	r2, r2, #1
 80019ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80019ae:	e007      	b.n	80019c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f042 0201 	orr.w	r2, r2, #1
 80019be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3714      	adds	r7, #20
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bc80      	pop	{r7}
 80019ca:	4770      	bx	lr
 80019cc:	40012c00 	.word	0x40012c00
 80019d0:	40000400 	.word	0x40000400
 80019d4:	40000800 	.word	0x40000800

080019d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	691b      	ldr	r3, [r3, #16]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d122      	bne.n	8001a34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	68db      	ldr	r3, [r3, #12]
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b02      	cmp	r3, #2
 80019fa:	d11b      	bne.n	8001a34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f06f 0202 	mvn.w	r2, #2
 8001a04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2201      	movs	r2, #1
 8001a0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d003      	beq.n	8001a22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	f000 f9b1 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 8001a20:	e005      	b.n	8001a2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f000 f9a4 	bl	8001d70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a28:	6878      	ldr	r0, [r7, #4]
 8001a2a:	f000 f9b3 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	f003 0304 	and.w	r3, r3, #4
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	d122      	bne.n	8001a88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	f003 0304 	and.w	r3, r3, #4
 8001a4c:	2b04      	cmp	r3, #4
 8001a4e:	d11b      	bne.n	8001a88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f06f 0204 	mvn.w	r2, #4
 8001a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	699b      	ldr	r3, [r3, #24]
 8001a66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a6e:	6878      	ldr	r0, [r7, #4]
 8001a70:	f000 f987 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 8001a74:	e005      	b.n	8001a82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f000 f97a 	bl	8001d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f000 f989 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	691b      	ldr	r3, [r3, #16]
 8001a8e:	f003 0308 	and.w	r3, r3, #8
 8001a92:	2b08      	cmp	r3, #8
 8001a94:	d122      	bne.n	8001adc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f003 0308 	and.w	r3, r3, #8
 8001aa0:	2b08      	cmp	r3, #8
 8001aa2:	d11b      	bne.n	8001adc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f06f 0208 	mvn.w	r2, #8
 8001aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2204      	movs	r2, #4
 8001ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	f003 0303 	and.w	r3, r3, #3
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d003      	beq.n	8001aca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f000 f95d 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 8001ac8:	e005      	b.n	8001ad6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f000 f950 	bl	8001d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f000 f95f 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	f003 0310 	and.w	r3, r3, #16
 8001ae6:	2b10      	cmp	r3, #16
 8001ae8:	d122      	bne.n	8001b30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	f003 0310 	and.w	r3, r3, #16
 8001af4:	2b10      	cmp	r3, #16
 8001af6:	d11b      	bne.n	8001b30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f06f 0210 	mvn.w	r2, #16
 8001b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2208      	movs	r2, #8
 8001b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	69db      	ldr	r3, [r3, #28]
 8001b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 f933 	bl	8001d82 <HAL_TIM_IC_CaptureCallback>
 8001b1c:	e005      	b.n	8001b2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f000 f926 	bl	8001d70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 f935 	bl	8001d94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	691b      	ldr	r3, [r3, #16]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b01      	cmp	r3, #1
 8001b3c:	d10e      	bne.n	8001b5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	f003 0301 	and.w	r3, r3, #1
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d107      	bne.n	8001b5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f06f 0201 	mvn.w	r2, #1
 8001b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7fe fdbc 	bl	80006d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	691b      	ldr	r3, [r3, #16]
 8001b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b66:	2b80      	cmp	r3, #128	; 0x80
 8001b68:	d10e      	bne.n	8001b88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b74:	2b80      	cmp	r3, #128	; 0x80
 8001b76:	d107      	bne.n	8001b88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001b82:	6878      	ldr	r0, [r7, #4]
 8001b84:	f000 fa77 	bl	8002076 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b92:	2b40      	cmp	r3, #64	; 0x40
 8001b94:	d10e      	bne.n	8001bb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ba0:	2b40      	cmp	r3, #64	; 0x40
 8001ba2:	d107      	bne.n	8001bb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 f8f9 	bl	8001da6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	691b      	ldr	r3, [r3, #16]
 8001bba:	f003 0320 	and.w	r3, r3, #32
 8001bbe:	2b20      	cmp	r3, #32
 8001bc0:	d10e      	bne.n	8001be0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	f003 0320 	and.w	r3, r3, #32
 8001bcc:	2b20      	cmp	r3, #32
 8001bce:	d107      	bne.n	8001be0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f06f 0220 	mvn.w	r2, #32
 8001bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	f000 fa42 	bl	8002064 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001be0:	bf00      	nop
 8001be2:	3708      	adds	r7, #8
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d101      	bne.n	8001c00 <HAL_TIM_ConfigClockSource+0x18>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	e0b3      	b.n	8001d68 <HAL_TIM_ConfigClockSource+0x180>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001c1e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c26:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	68fa      	ldr	r2, [r7, #12]
 8001c2e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c38:	d03e      	beq.n	8001cb8 <HAL_TIM_ConfigClockSource+0xd0>
 8001c3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c3e:	f200 8087 	bhi.w	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c46:	f000 8085 	beq.w	8001d54 <HAL_TIM_ConfigClockSource+0x16c>
 8001c4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c4e:	d87f      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c50:	2b70      	cmp	r3, #112	; 0x70
 8001c52:	d01a      	beq.n	8001c8a <HAL_TIM_ConfigClockSource+0xa2>
 8001c54:	2b70      	cmp	r3, #112	; 0x70
 8001c56:	d87b      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c58:	2b60      	cmp	r3, #96	; 0x60
 8001c5a:	d050      	beq.n	8001cfe <HAL_TIM_ConfigClockSource+0x116>
 8001c5c:	2b60      	cmp	r3, #96	; 0x60
 8001c5e:	d877      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c60:	2b50      	cmp	r3, #80	; 0x50
 8001c62:	d03c      	beq.n	8001cde <HAL_TIM_ConfigClockSource+0xf6>
 8001c64:	2b50      	cmp	r3, #80	; 0x50
 8001c66:	d873      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c68:	2b40      	cmp	r3, #64	; 0x40
 8001c6a:	d058      	beq.n	8001d1e <HAL_TIM_ConfigClockSource+0x136>
 8001c6c:	2b40      	cmp	r3, #64	; 0x40
 8001c6e:	d86f      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c70:	2b30      	cmp	r3, #48	; 0x30
 8001c72:	d064      	beq.n	8001d3e <HAL_TIM_ConfigClockSource+0x156>
 8001c74:	2b30      	cmp	r3, #48	; 0x30
 8001c76:	d86b      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c78:	2b20      	cmp	r3, #32
 8001c7a:	d060      	beq.n	8001d3e <HAL_TIM_ConfigClockSource+0x156>
 8001c7c:	2b20      	cmp	r3, #32
 8001c7e:	d867      	bhi.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d05c      	beq.n	8001d3e <HAL_TIM_ConfigClockSource+0x156>
 8001c84:	2b10      	cmp	r3, #16
 8001c86:	d05a      	beq.n	8001d3e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001c88:	e062      	b.n	8001d50 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6818      	ldr	r0, [r3, #0]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	6899      	ldr	r1, [r3, #8]
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	685a      	ldr	r2, [r3, #4]
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	f000 f966 	bl	8001f6a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001cac:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	68fa      	ldr	r2, [r7, #12]
 8001cb4:	609a      	str	r2, [r3, #8]
      break;
 8001cb6:	e04e      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6818      	ldr	r0, [r3, #0]
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	6899      	ldr	r1, [r3, #8]
 8001cc0:	683b      	ldr	r3, [r7, #0]
 8001cc2:	685a      	ldr	r2, [r3, #4]
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f000 f94f 	bl	8001f6a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001cda:	609a      	str	r2, [r3, #8]
      break;
 8001cdc:	e03b      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6818      	ldr	r0, [r3, #0]
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	6859      	ldr	r1, [r3, #4]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	461a      	mov	r2, r3
 8001cec:	f000 f8c6 	bl	8001e7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2150      	movs	r1, #80	; 0x50
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f000 f91d 	bl	8001f36 <TIM_ITRx_SetConfig>
      break;
 8001cfc:	e02b      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6818      	ldr	r0, [r3, #0]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	6859      	ldr	r1, [r3, #4]
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	461a      	mov	r2, r3
 8001d0c:	f000 f8e4 	bl	8001ed8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2160      	movs	r1, #96	; 0x60
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 f90d 	bl	8001f36 <TIM_ITRx_SetConfig>
      break;
 8001d1c:	e01b      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6818      	ldr	r0, [r3, #0]
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	6859      	ldr	r1, [r3, #4]
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	f000 f8a6 	bl	8001e7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2140      	movs	r1, #64	; 0x40
 8001d36:	4618      	mov	r0, r3
 8001d38:	f000 f8fd 	bl	8001f36 <TIM_ITRx_SetConfig>
      break;
 8001d3c:	e00b      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4619      	mov	r1, r3
 8001d48:	4610      	mov	r0, r2
 8001d4a:	f000 f8f4 	bl	8001f36 <TIM_ITRx_SetConfig>
        break;
 8001d4e:	e002      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001d50:	bf00      	nop
 8001d52:	e000      	b.n	8001d56 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8001d54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr

08001d82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d8a:	bf00      	nop
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d9c:	bf00      	nop
 8001d9e:	370c      	adds	r7, #12
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bc80      	pop	{r7}
 8001da4:	4770      	bx	lr

08001da6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001dae:	bf00      	nop
 8001db0:	370c      	adds	r7, #12
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr

08001db8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	4a29      	ldr	r2, [pc, #164]	; (8001e70 <TIM_Base_SetConfig+0xb8>)
 8001dcc:	4293      	cmp	r3, r2
 8001dce:	d00b      	beq.n	8001de8 <TIM_Base_SetConfig+0x30>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dd6:	d007      	beq.n	8001de8 <TIM_Base_SetConfig+0x30>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	4a26      	ldr	r2, [pc, #152]	; (8001e74 <TIM_Base_SetConfig+0xbc>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d003      	beq.n	8001de8 <TIM_Base_SetConfig+0x30>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a25      	ldr	r2, [pc, #148]	; (8001e78 <TIM_Base_SetConfig+0xc0>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d108      	bne.n	8001dfa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a1c      	ldr	r2, [pc, #112]	; (8001e70 <TIM_Base_SetConfig+0xb8>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d00b      	beq.n	8001e1a <TIM_Base_SetConfig+0x62>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e08:	d007      	beq.n	8001e1a <TIM_Base_SetConfig+0x62>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a19      	ldr	r2, [pc, #100]	; (8001e74 <TIM_Base_SetConfig+0xbc>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d003      	beq.n	8001e1a <TIM_Base_SetConfig+0x62>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a18      	ldr	r2, [pc, #96]	; (8001e78 <TIM_Base_SetConfig+0xc0>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d108      	bne.n	8001e2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68fa      	ldr	r2, [r7, #12]
 8001e3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	689a      	ldr	r2, [r3, #8]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	4a07      	ldr	r2, [pc, #28]	; (8001e70 <TIM_Base_SetConfig+0xb8>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d103      	bne.n	8001e60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	691a      	ldr	r2, [r3, #16]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2201      	movs	r2, #1
 8001e64:	615a      	str	r2, [r3, #20]
}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	40012c00 	.word	0x40012c00
 8001e74:	40000400 	.word	0x40000400
 8001e78:	40000800 	.word	0x40000800

08001e7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
 8001e8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	f023 0201 	bic.w	r2, r3, #1
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	699b      	ldr	r3, [r3, #24]
 8001e9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001ea6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	011b      	lsls	r3, r3, #4
 8001eac:	693a      	ldr	r2, [r7, #16]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f023 030a 	bic.w	r3, r3, #10
 8001eb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001eba:	697a      	ldr	r2, [r7, #20]
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	697a      	ldr	r2, [r7, #20]
 8001ecc:	621a      	str	r2, [r3, #32]
}
 8001ece:	bf00      	nop
 8001ed0:	371c      	adds	r7, #28
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b087      	sub	sp, #28
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	60f8      	str	r0, [r7, #12]
 8001ee0:	60b9      	str	r1, [r7, #8]
 8001ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6a1b      	ldr	r3, [r3, #32]
 8001ee8:	f023 0210 	bic.w	r2, r3, #16
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	699b      	ldr	r3, [r3, #24]
 8001ef4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	6a1b      	ldr	r3, [r3, #32]
 8001efa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001f02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	031b      	lsls	r3, r3, #12
 8001f08:	697a      	ldr	r2, [r7, #20]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001f14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	011b      	lsls	r3, r3, #4
 8001f1a:	693a      	ldr	r2, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	697a      	ldr	r2, [r7, #20]
 8001f24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	621a      	str	r2, [r3, #32]
}
 8001f2c:	bf00      	nop
 8001f2e:	371c      	adds	r7, #28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr

08001f36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b085      	sub	sp, #20
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]
 8001f3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	f043 0307 	orr.w	r3, r3, #7
 8001f58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	609a      	str	r2, [r3, #8]
}
 8001f60:	bf00      	nop
 8001f62:	3714      	adds	r7, #20
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bc80      	pop	{r7}
 8001f68:	4770      	bx	lr

08001f6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	b087      	sub	sp, #28
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	60f8      	str	r0, [r7, #12]
 8001f72:	60b9      	str	r1, [r7, #8]
 8001f74:	607a      	str	r2, [r7, #4]
 8001f76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	021a      	lsls	r2, r3, #8
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	431a      	orrs	r2, r3
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	697a      	ldr	r2, [r7, #20]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	697a      	ldr	r2, [r7, #20]
 8001f9c:	609a      	str	r2, [r3, #8]
}
 8001f9e:	bf00      	nop
 8001fa0:	371c      	adds	r7, #28
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr

08001fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b085      	sub	sp, #20
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d101      	bne.n	8001fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e046      	b.n	800204e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2202      	movs	r2, #2
 8001fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fe6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68fa      	ldr	r2, [r7, #12]
 8001ff8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a16      	ldr	r2, [pc, #88]	; (8002058 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d00e      	beq.n	8002022 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800200c:	d009      	beq.n	8002022 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a12      	ldr	r2, [pc, #72]	; (800205c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d004      	beq.n	8002022 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a10      	ldr	r2, [pc, #64]	; (8002060 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d10c      	bne.n	800203c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002028:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	685b      	ldr	r3, [r3, #4]
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	4313      	orrs	r3, r2
 8002032:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	68ba      	ldr	r2, [r7, #8]
 800203a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2201      	movs	r2, #1
 8002040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr
 8002058:	40012c00 	.word	0x40012c00
 800205c:	40000400 	.word	0x40000400
 8002060:	40000800 	.word	0x40000800

08002064 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	bc80      	pop	{r7}
 8002074:	4770      	bx	lr

08002076 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002076:	b480      	push	{r7}
 8002078:	b083      	sub	sp, #12
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800207e:	bf00      	nop
 8002080:	370c      	adds	r7, #12
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <__errno>:
 8002088:	4b01      	ldr	r3, [pc, #4]	; (8002090 <__errno+0x8>)
 800208a:	6818      	ldr	r0, [r3, #0]
 800208c:	4770      	bx	lr
 800208e:	bf00      	nop
 8002090:	2000000c 	.word	0x2000000c

08002094 <__libc_init_array>:
 8002094:	b570      	push	{r4, r5, r6, lr}
 8002096:	2600      	movs	r6, #0
 8002098:	4d0c      	ldr	r5, [pc, #48]	; (80020cc <__libc_init_array+0x38>)
 800209a:	4c0d      	ldr	r4, [pc, #52]	; (80020d0 <__libc_init_array+0x3c>)
 800209c:	1b64      	subs	r4, r4, r5
 800209e:	10a4      	asrs	r4, r4, #2
 80020a0:	42a6      	cmp	r6, r4
 80020a2:	d109      	bne.n	80020b8 <__libc_init_array+0x24>
 80020a4:	f000 fc9c 	bl	80029e0 <_init>
 80020a8:	2600      	movs	r6, #0
 80020aa:	4d0a      	ldr	r5, [pc, #40]	; (80020d4 <__libc_init_array+0x40>)
 80020ac:	4c0a      	ldr	r4, [pc, #40]	; (80020d8 <__libc_init_array+0x44>)
 80020ae:	1b64      	subs	r4, r4, r5
 80020b0:	10a4      	asrs	r4, r4, #2
 80020b2:	42a6      	cmp	r6, r4
 80020b4:	d105      	bne.n	80020c2 <__libc_init_array+0x2e>
 80020b6:	bd70      	pop	{r4, r5, r6, pc}
 80020b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80020bc:	4798      	blx	r3
 80020be:	3601      	adds	r6, #1
 80020c0:	e7ee      	b.n	80020a0 <__libc_init_array+0xc>
 80020c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80020c6:	4798      	blx	r3
 80020c8:	3601      	adds	r6, #1
 80020ca:	e7f2      	b.n	80020b2 <__libc_init_array+0x1e>
 80020cc:	08002ab0 	.word	0x08002ab0
 80020d0:	08002ab0 	.word	0x08002ab0
 80020d4:	08002ab0 	.word	0x08002ab0
 80020d8:	08002ab4 	.word	0x08002ab4

080020dc <memset>:
 80020dc:	4603      	mov	r3, r0
 80020de:	4402      	add	r2, r0
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d100      	bne.n	80020e6 <memset+0xa>
 80020e4:	4770      	bx	lr
 80020e6:	f803 1b01 	strb.w	r1, [r3], #1
 80020ea:	e7f9      	b.n	80020e0 <memset+0x4>

080020ec <siprintf>:
 80020ec:	b40e      	push	{r1, r2, r3}
 80020ee:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80020f2:	b500      	push	{lr}
 80020f4:	b09c      	sub	sp, #112	; 0x70
 80020f6:	ab1d      	add	r3, sp, #116	; 0x74
 80020f8:	9002      	str	r0, [sp, #8]
 80020fa:	9006      	str	r0, [sp, #24]
 80020fc:	9107      	str	r1, [sp, #28]
 80020fe:	9104      	str	r1, [sp, #16]
 8002100:	4808      	ldr	r0, [pc, #32]	; (8002124 <siprintf+0x38>)
 8002102:	4909      	ldr	r1, [pc, #36]	; (8002128 <siprintf+0x3c>)
 8002104:	f853 2b04 	ldr.w	r2, [r3], #4
 8002108:	9105      	str	r1, [sp, #20]
 800210a:	6800      	ldr	r0, [r0, #0]
 800210c:	a902      	add	r1, sp, #8
 800210e:	9301      	str	r3, [sp, #4]
 8002110:	f000 f868 	bl	80021e4 <_svfiprintf_r>
 8002114:	2200      	movs	r2, #0
 8002116:	9b02      	ldr	r3, [sp, #8]
 8002118:	701a      	strb	r2, [r3, #0]
 800211a:	b01c      	add	sp, #112	; 0x70
 800211c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002120:	b003      	add	sp, #12
 8002122:	4770      	bx	lr
 8002124:	2000000c 	.word	0x2000000c
 8002128:	ffff0208 	.word	0xffff0208

0800212c <__ssputs_r>:
 800212c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002130:	688e      	ldr	r6, [r1, #8]
 8002132:	4682      	mov	sl, r0
 8002134:	429e      	cmp	r6, r3
 8002136:	460c      	mov	r4, r1
 8002138:	4690      	mov	r8, r2
 800213a:	461f      	mov	r7, r3
 800213c:	d838      	bhi.n	80021b0 <__ssputs_r+0x84>
 800213e:	898a      	ldrh	r2, [r1, #12]
 8002140:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002144:	d032      	beq.n	80021ac <__ssputs_r+0x80>
 8002146:	6825      	ldr	r5, [r4, #0]
 8002148:	6909      	ldr	r1, [r1, #16]
 800214a:	3301      	adds	r3, #1
 800214c:	eba5 0901 	sub.w	r9, r5, r1
 8002150:	6965      	ldr	r5, [r4, #20]
 8002152:	444b      	add	r3, r9
 8002154:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002158:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800215c:	106d      	asrs	r5, r5, #1
 800215e:	429d      	cmp	r5, r3
 8002160:	bf38      	it	cc
 8002162:	461d      	movcc	r5, r3
 8002164:	0553      	lsls	r3, r2, #21
 8002166:	d531      	bpl.n	80021cc <__ssputs_r+0xa0>
 8002168:	4629      	mov	r1, r5
 800216a:	f000 fb6f 	bl	800284c <_malloc_r>
 800216e:	4606      	mov	r6, r0
 8002170:	b950      	cbnz	r0, 8002188 <__ssputs_r+0x5c>
 8002172:	230c      	movs	r3, #12
 8002174:	f04f 30ff 	mov.w	r0, #4294967295
 8002178:	f8ca 3000 	str.w	r3, [sl]
 800217c:	89a3      	ldrh	r3, [r4, #12]
 800217e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002182:	81a3      	strh	r3, [r4, #12]
 8002184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002188:	464a      	mov	r2, r9
 800218a:	6921      	ldr	r1, [r4, #16]
 800218c:	f000 face 	bl	800272c <memcpy>
 8002190:	89a3      	ldrh	r3, [r4, #12]
 8002192:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002196:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800219a:	81a3      	strh	r3, [r4, #12]
 800219c:	6126      	str	r6, [r4, #16]
 800219e:	444e      	add	r6, r9
 80021a0:	6026      	str	r6, [r4, #0]
 80021a2:	463e      	mov	r6, r7
 80021a4:	6165      	str	r5, [r4, #20]
 80021a6:	eba5 0509 	sub.w	r5, r5, r9
 80021aa:	60a5      	str	r5, [r4, #8]
 80021ac:	42be      	cmp	r6, r7
 80021ae:	d900      	bls.n	80021b2 <__ssputs_r+0x86>
 80021b0:	463e      	mov	r6, r7
 80021b2:	4632      	mov	r2, r6
 80021b4:	4641      	mov	r1, r8
 80021b6:	6820      	ldr	r0, [r4, #0]
 80021b8:	f000 fac6 	bl	8002748 <memmove>
 80021bc:	68a3      	ldr	r3, [r4, #8]
 80021be:	2000      	movs	r0, #0
 80021c0:	1b9b      	subs	r3, r3, r6
 80021c2:	60a3      	str	r3, [r4, #8]
 80021c4:	6823      	ldr	r3, [r4, #0]
 80021c6:	4433      	add	r3, r6
 80021c8:	6023      	str	r3, [r4, #0]
 80021ca:	e7db      	b.n	8002184 <__ssputs_r+0x58>
 80021cc:	462a      	mov	r2, r5
 80021ce:	f000 fbb1 	bl	8002934 <_realloc_r>
 80021d2:	4606      	mov	r6, r0
 80021d4:	2800      	cmp	r0, #0
 80021d6:	d1e1      	bne.n	800219c <__ssputs_r+0x70>
 80021d8:	4650      	mov	r0, sl
 80021da:	6921      	ldr	r1, [r4, #16]
 80021dc:	f000 face 	bl	800277c <_free_r>
 80021e0:	e7c7      	b.n	8002172 <__ssputs_r+0x46>
	...

080021e4 <_svfiprintf_r>:
 80021e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021e8:	4698      	mov	r8, r3
 80021ea:	898b      	ldrh	r3, [r1, #12]
 80021ec:	4607      	mov	r7, r0
 80021ee:	061b      	lsls	r3, r3, #24
 80021f0:	460d      	mov	r5, r1
 80021f2:	4614      	mov	r4, r2
 80021f4:	b09d      	sub	sp, #116	; 0x74
 80021f6:	d50e      	bpl.n	8002216 <_svfiprintf_r+0x32>
 80021f8:	690b      	ldr	r3, [r1, #16]
 80021fa:	b963      	cbnz	r3, 8002216 <_svfiprintf_r+0x32>
 80021fc:	2140      	movs	r1, #64	; 0x40
 80021fe:	f000 fb25 	bl	800284c <_malloc_r>
 8002202:	6028      	str	r0, [r5, #0]
 8002204:	6128      	str	r0, [r5, #16]
 8002206:	b920      	cbnz	r0, 8002212 <_svfiprintf_r+0x2e>
 8002208:	230c      	movs	r3, #12
 800220a:	603b      	str	r3, [r7, #0]
 800220c:	f04f 30ff 	mov.w	r0, #4294967295
 8002210:	e0d1      	b.n	80023b6 <_svfiprintf_r+0x1d2>
 8002212:	2340      	movs	r3, #64	; 0x40
 8002214:	616b      	str	r3, [r5, #20]
 8002216:	2300      	movs	r3, #0
 8002218:	9309      	str	r3, [sp, #36]	; 0x24
 800221a:	2320      	movs	r3, #32
 800221c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002220:	2330      	movs	r3, #48	; 0x30
 8002222:	f04f 0901 	mov.w	r9, #1
 8002226:	f8cd 800c 	str.w	r8, [sp, #12]
 800222a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80023d0 <_svfiprintf_r+0x1ec>
 800222e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002232:	4623      	mov	r3, r4
 8002234:	469a      	mov	sl, r3
 8002236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800223a:	b10a      	cbz	r2, 8002240 <_svfiprintf_r+0x5c>
 800223c:	2a25      	cmp	r2, #37	; 0x25
 800223e:	d1f9      	bne.n	8002234 <_svfiprintf_r+0x50>
 8002240:	ebba 0b04 	subs.w	fp, sl, r4
 8002244:	d00b      	beq.n	800225e <_svfiprintf_r+0x7a>
 8002246:	465b      	mov	r3, fp
 8002248:	4622      	mov	r2, r4
 800224a:	4629      	mov	r1, r5
 800224c:	4638      	mov	r0, r7
 800224e:	f7ff ff6d 	bl	800212c <__ssputs_r>
 8002252:	3001      	adds	r0, #1
 8002254:	f000 80aa 	beq.w	80023ac <_svfiprintf_r+0x1c8>
 8002258:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800225a:	445a      	add	r2, fp
 800225c:	9209      	str	r2, [sp, #36]	; 0x24
 800225e:	f89a 3000 	ldrb.w	r3, [sl]
 8002262:	2b00      	cmp	r3, #0
 8002264:	f000 80a2 	beq.w	80023ac <_svfiprintf_r+0x1c8>
 8002268:	2300      	movs	r3, #0
 800226a:	f04f 32ff 	mov.w	r2, #4294967295
 800226e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002272:	f10a 0a01 	add.w	sl, sl, #1
 8002276:	9304      	str	r3, [sp, #16]
 8002278:	9307      	str	r3, [sp, #28]
 800227a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800227e:	931a      	str	r3, [sp, #104]	; 0x68
 8002280:	4654      	mov	r4, sl
 8002282:	2205      	movs	r2, #5
 8002284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002288:	4851      	ldr	r0, [pc, #324]	; (80023d0 <_svfiprintf_r+0x1ec>)
 800228a:	f000 fa41 	bl	8002710 <memchr>
 800228e:	9a04      	ldr	r2, [sp, #16]
 8002290:	b9d8      	cbnz	r0, 80022ca <_svfiprintf_r+0xe6>
 8002292:	06d0      	lsls	r0, r2, #27
 8002294:	bf44      	itt	mi
 8002296:	2320      	movmi	r3, #32
 8002298:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800229c:	0711      	lsls	r1, r2, #28
 800229e:	bf44      	itt	mi
 80022a0:	232b      	movmi	r3, #43	; 0x2b
 80022a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80022a6:	f89a 3000 	ldrb.w	r3, [sl]
 80022aa:	2b2a      	cmp	r3, #42	; 0x2a
 80022ac:	d015      	beq.n	80022da <_svfiprintf_r+0xf6>
 80022ae:	4654      	mov	r4, sl
 80022b0:	2000      	movs	r0, #0
 80022b2:	f04f 0c0a 	mov.w	ip, #10
 80022b6:	9a07      	ldr	r2, [sp, #28]
 80022b8:	4621      	mov	r1, r4
 80022ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80022be:	3b30      	subs	r3, #48	; 0x30
 80022c0:	2b09      	cmp	r3, #9
 80022c2:	d94e      	bls.n	8002362 <_svfiprintf_r+0x17e>
 80022c4:	b1b0      	cbz	r0, 80022f4 <_svfiprintf_r+0x110>
 80022c6:	9207      	str	r2, [sp, #28]
 80022c8:	e014      	b.n	80022f4 <_svfiprintf_r+0x110>
 80022ca:	eba0 0308 	sub.w	r3, r0, r8
 80022ce:	fa09 f303 	lsl.w	r3, r9, r3
 80022d2:	4313      	orrs	r3, r2
 80022d4:	46a2      	mov	sl, r4
 80022d6:	9304      	str	r3, [sp, #16]
 80022d8:	e7d2      	b.n	8002280 <_svfiprintf_r+0x9c>
 80022da:	9b03      	ldr	r3, [sp, #12]
 80022dc:	1d19      	adds	r1, r3, #4
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	9103      	str	r1, [sp, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	bfbb      	ittet	lt
 80022e6:	425b      	neglt	r3, r3
 80022e8:	f042 0202 	orrlt.w	r2, r2, #2
 80022ec:	9307      	strge	r3, [sp, #28]
 80022ee:	9307      	strlt	r3, [sp, #28]
 80022f0:	bfb8      	it	lt
 80022f2:	9204      	strlt	r2, [sp, #16]
 80022f4:	7823      	ldrb	r3, [r4, #0]
 80022f6:	2b2e      	cmp	r3, #46	; 0x2e
 80022f8:	d10c      	bne.n	8002314 <_svfiprintf_r+0x130>
 80022fa:	7863      	ldrb	r3, [r4, #1]
 80022fc:	2b2a      	cmp	r3, #42	; 0x2a
 80022fe:	d135      	bne.n	800236c <_svfiprintf_r+0x188>
 8002300:	9b03      	ldr	r3, [sp, #12]
 8002302:	3402      	adds	r4, #2
 8002304:	1d1a      	adds	r2, r3, #4
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	9203      	str	r2, [sp, #12]
 800230a:	2b00      	cmp	r3, #0
 800230c:	bfb8      	it	lt
 800230e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002312:	9305      	str	r3, [sp, #20]
 8002314:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80023d4 <_svfiprintf_r+0x1f0>
 8002318:	2203      	movs	r2, #3
 800231a:	4650      	mov	r0, sl
 800231c:	7821      	ldrb	r1, [r4, #0]
 800231e:	f000 f9f7 	bl	8002710 <memchr>
 8002322:	b140      	cbz	r0, 8002336 <_svfiprintf_r+0x152>
 8002324:	2340      	movs	r3, #64	; 0x40
 8002326:	eba0 000a 	sub.w	r0, r0, sl
 800232a:	fa03 f000 	lsl.w	r0, r3, r0
 800232e:	9b04      	ldr	r3, [sp, #16]
 8002330:	3401      	adds	r4, #1
 8002332:	4303      	orrs	r3, r0
 8002334:	9304      	str	r3, [sp, #16]
 8002336:	f814 1b01 	ldrb.w	r1, [r4], #1
 800233a:	2206      	movs	r2, #6
 800233c:	4826      	ldr	r0, [pc, #152]	; (80023d8 <_svfiprintf_r+0x1f4>)
 800233e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002342:	f000 f9e5 	bl	8002710 <memchr>
 8002346:	2800      	cmp	r0, #0
 8002348:	d038      	beq.n	80023bc <_svfiprintf_r+0x1d8>
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <_svfiprintf_r+0x1f8>)
 800234c:	bb1b      	cbnz	r3, 8002396 <_svfiprintf_r+0x1b2>
 800234e:	9b03      	ldr	r3, [sp, #12]
 8002350:	3307      	adds	r3, #7
 8002352:	f023 0307 	bic.w	r3, r3, #7
 8002356:	3308      	adds	r3, #8
 8002358:	9303      	str	r3, [sp, #12]
 800235a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800235c:	4433      	add	r3, r6
 800235e:	9309      	str	r3, [sp, #36]	; 0x24
 8002360:	e767      	b.n	8002232 <_svfiprintf_r+0x4e>
 8002362:	460c      	mov	r4, r1
 8002364:	2001      	movs	r0, #1
 8002366:	fb0c 3202 	mla	r2, ip, r2, r3
 800236a:	e7a5      	b.n	80022b8 <_svfiprintf_r+0xd4>
 800236c:	2300      	movs	r3, #0
 800236e:	f04f 0c0a 	mov.w	ip, #10
 8002372:	4619      	mov	r1, r3
 8002374:	3401      	adds	r4, #1
 8002376:	9305      	str	r3, [sp, #20]
 8002378:	4620      	mov	r0, r4
 800237a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800237e:	3a30      	subs	r2, #48	; 0x30
 8002380:	2a09      	cmp	r2, #9
 8002382:	d903      	bls.n	800238c <_svfiprintf_r+0x1a8>
 8002384:	2b00      	cmp	r3, #0
 8002386:	d0c5      	beq.n	8002314 <_svfiprintf_r+0x130>
 8002388:	9105      	str	r1, [sp, #20]
 800238a:	e7c3      	b.n	8002314 <_svfiprintf_r+0x130>
 800238c:	4604      	mov	r4, r0
 800238e:	2301      	movs	r3, #1
 8002390:	fb0c 2101 	mla	r1, ip, r1, r2
 8002394:	e7f0      	b.n	8002378 <_svfiprintf_r+0x194>
 8002396:	ab03      	add	r3, sp, #12
 8002398:	9300      	str	r3, [sp, #0]
 800239a:	462a      	mov	r2, r5
 800239c:	4638      	mov	r0, r7
 800239e:	4b10      	ldr	r3, [pc, #64]	; (80023e0 <_svfiprintf_r+0x1fc>)
 80023a0:	a904      	add	r1, sp, #16
 80023a2:	f3af 8000 	nop.w
 80023a6:	1c42      	adds	r2, r0, #1
 80023a8:	4606      	mov	r6, r0
 80023aa:	d1d6      	bne.n	800235a <_svfiprintf_r+0x176>
 80023ac:	89ab      	ldrh	r3, [r5, #12]
 80023ae:	065b      	lsls	r3, r3, #25
 80023b0:	f53f af2c 	bmi.w	800220c <_svfiprintf_r+0x28>
 80023b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80023b6:	b01d      	add	sp, #116	; 0x74
 80023b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023bc:	ab03      	add	r3, sp, #12
 80023be:	9300      	str	r3, [sp, #0]
 80023c0:	462a      	mov	r2, r5
 80023c2:	4638      	mov	r0, r7
 80023c4:	4b06      	ldr	r3, [pc, #24]	; (80023e0 <_svfiprintf_r+0x1fc>)
 80023c6:	a904      	add	r1, sp, #16
 80023c8:	f000 f87c 	bl	80024c4 <_printf_i>
 80023cc:	e7eb      	b.n	80023a6 <_svfiprintf_r+0x1c2>
 80023ce:	bf00      	nop
 80023d0:	08002a7c 	.word	0x08002a7c
 80023d4:	08002a82 	.word	0x08002a82
 80023d8:	08002a86 	.word	0x08002a86
 80023dc:	00000000 	.word	0x00000000
 80023e0:	0800212d 	.word	0x0800212d

080023e4 <_printf_common>:
 80023e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80023e8:	4616      	mov	r6, r2
 80023ea:	4699      	mov	r9, r3
 80023ec:	688a      	ldr	r2, [r1, #8]
 80023ee:	690b      	ldr	r3, [r1, #16]
 80023f0:	4607      	mov	r7, r0
 80023f2:	4293      	cmp	r3, r2
 80023f4:	bfb8      	it	lt
 80023f6:	4613      	movlt	r3, r2
 80023f8:	6033      	str	r3, [r6, #0]
 80023fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80023fe:	460c      	mov	r4, r1
 8002400:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002404:	b10a      	cbz	r2, 800240a <_printf_common+0x26>
 8002406:	3301      	adds	r3, #1
 8002408:	6033      	str	r3, [r6, #0]
 800240a:	6823      	ldr	r3, [r4, #0]
 800240c:	0699      	lsls	r1, r3, #26
 800240e:	bf42      	ittt	mi
 8002410:	6833      	ldrmi	r3, [r6, #0]
 8002412:	3302      	addmi	r3, #2
 8002414:	6033      	strmi	r3, [r6, #0]
 8002416:	6825      	ldr	r5, [r4, #0]
 8002418:	f015 0506 	ands.w	r5, r5, #6
 800241c:	d106      	bne.n	800242c <_printf_common+0x48>
 800241e:	f104 0a19 	add.w	sl, r4, #25
 8002422:	68e3      	ldr	r3, [r4, #12]
 8002424:	6832      	ldr	r2, [r6, #0]
 8002426:	1a9b      	subs	r3, r3, r2
 8002428:	42ab      	cmp	r3, r5
 800242a:	dc28      	bgt.n	800247e <_printf_common+0x9a>
 800242c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002430:	1e13      	subs	r3, r2, #0
 8002432:	6822      	ldr	r2, [r4, #0]
 8002434:	bf18      	it	ne
 8002436:	2301      	movne	r3, #1
 8002438:	0692      	lsls	r2, r2, #26
 800243a:	d42d      	bmi.n	8002498 <_printf_common+0xb4>
 800243c:	4649      	mov	r1, r9
 800243e:	4638      	mov	r0, r7
 8002440:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002444:	47c0      	blx	r8
 8002446:	3001      	adds	r0, #1
 8002448:	d020      	beq.n	800248c <_printf_common+0xa8>
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	68e5      	ldr	r5, [r4, #12]
 800244e:	f003 0306 	and.w	r3, r3, #6
 8002452:	2b04      	cmp	r3, #4
 8002454:	bf18      	it	ne
 8002456:	2500      	movne	r5, #0
 8002458:	6832      	ldr	r2, [r6, #0]
 800245a:	f04f 0600 	mov.w	r6, #0
 800245e:	68a3      	ldr	r3, [r4, #8]
 8002460:	bf08      	it	eq
 8002462:	1aad      	subeq	r5, r5, r2
 8002464:	6922      	ldr	r2, [r4, #16]
 8002466:	bf08      	it	eq
 8002468:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800246c:	4293      	cmp	r3, r2
 800246e:	bfc4      	itt	gt
 8002470:	1a9b      	subgt	r3, r3, r2
 8002472:	18ed      	addgt	r5, r5, r3
 8002474:	341a      	adds	r4, #26
 8002476:	42b5      	cmp	r5, r6
 8002478:	d11a      	bne.n	80024b0 <_printf_common+0xcc>
 800247a:	2000      	movs	r0, #0
 800247c:	e008      	b.n	8002490 <_printf_common+0xac>
 800247e:	2301      	movs	r3, #1
 8002480:	4652      	mov	r2, sl
 8002482:	4649      	mov	r1, r9
 8002484:	4638      	mov	r0, r7
 8002486:	47c0      	blx	r8
 8002488:	3001      	adds	r0, #1
 800248a:	d103      	bne.n	8002494 <_printf_common+0xb0>
 800248c:	f04f 30ff 	mov.w	r0, #4294967295
 8002490:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002494:	3501      	adds	r5, #1
 8002496:	e7c4      	b.n	8002422 <_printf_common+0x3e>
 8002498:	2030      	movs	r0, #48	; 0x30
 800249a:	18e1      	adds	r1, r4, r3
 800249c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80024a6:	4422      	add	r2, r4
 80024a8:	3302      	adds	r3, #2
 80024aa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80024ae:	e7c5      	b.n	800243c <_printf_common+0x58>
 80024b0:	2301      	movs	r3, #1
 80024b2:	4622      	mov	r2, r4
 80024b4:	4649      	mov	r1, r9
 80024b6:	4638      	mov	r0, r7
 80024b8:	47c0      	blx	r8
 80024ba:	3001      	adds	r0, #1
 80024bc:	d0e6      	beq.n	800248c <_printf_common+0xa8>
 80024be:	3601      	adds	r6, #1
 80024c0:	e7d9      	b.n	8002476 <_printf_common+0x92>
	...

080024c4 <_printf_i>:
 80024c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80024c8:	7e0f      	ldrb	r7, [r1, #24]
 80024ca:	4691      	mov	r9, r2
 80024cc:	2f78      	cmp	r7, #120	; 0x78
 80024ce:	4680      	mov	r8, r0
 80024d0:	460c      	mov	r4, r1
 80024d2:	469a      	mov	sl, r3
 80024d4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80024d6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80024da:	d807      	bhi.n	80024ec <_printf_i+0x28>
 80024dc:	2f62      	cmp	r7, #98	; 0x62
 80024de:	d80a      	bhi.n	80024f6 <_printf_i+0x32>
 80024e0:	2f00      	cmp	r7, #0
 80024e2:	f000 80d9 	beq.w	8002698 <_printf_i+0x1d4>
 80024e6:	2f58      	cmp	r7, #88	; 0x58
 80024e8:	f000 80a4 	beq.w	8002634 <_printf_i+0x170>
 80024ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80024f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80024f4:	e03a      	b.n	800256c <_printf_i+0xa8>
 80024f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80024fa:	2b15      	cmp	r3, #21
 80024fc:	d8f6      	bhi.n	80024ec <_printf_i+0x28>
 80024fe:	a101      	add	r1, pc, #4	; (adr r1, 8002504 <_printf_i+0x40>)
 8002500:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002504:	0800255d 	.word	0x0800255d
 8002508:	08002571 	.word	0x08002571
 800250c:	080024ed 	.word	0x080024ed
 8002510:	080024ed 	.word	0x080024ed
 8002514:	080024ed 	.word	0x080024ed
 8002518:	080024ed 	.word	0x080024ed
 800251c:	08002571 	.word	0x08002571
 8002520:	080024ed 	.word	0x080024ed
 8002524:	080024ed 	.word	0x080024ed
 8002528:	080024ed 	.word	0x080024ed
 800252c:	080024ed 	.word	0x080024ed
 8002530:	0800267f 	.word	0x0800267f
 8002534:	080025a1 	.word	0x080025a1
 8002538:	08002661 	.word	0x08002661
 800253c:	080024ed 	.word	0x080024ed
 8002540:	080024ed 	.word	0x080024ed
 8002544:	080026a1 	.word	0x080026a1
 8002548:	080024ed 	.word	0x080024ed
 800254c:	080025a1 	.word	0x080025a1
 8002550:	080024ed 	.word	0x080024ed
 8002554:	080024ed 	.word	0x080024ed
 8002558:	08002669 	.word	0x08002669
 800255c:	682b      	ldr	r3, [r5, #0]
 800255e:	1d1a      	adds	r2, r3, #4
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	602a      	str	r2, [r5, #0]
 8002564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002568:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800256c:	2301      	movs	r3, #1
 800256e:	e0a4      	b.n	80026ba <_printf_i+0x1f6>
 8002570:	6820      	ldr	r0, [r4, #0]
 8002572:	6829      	ldr	r1, [r5, #0]
 8002574:	0606      	lsls	r6, r0, #24
 8002576:	f101 0304 	add.w	r3, r1, #4
 800257a:	d50a      	bpl.n	8002592 <_printf_i+0xce>
 800257c:	680e      	ldr	r6, [r1, #0]
 800257e:	602b      	str	r3, [r5, #0]
 8002580:	2e00      	cmp	r6, #0
 8002582:	da03      	bge.n	800258c <_printf_i+0xc8>
 8002584:	232d      	movs	r3, #45	; 0x2d
 8002586:	4276      	negs	r6, r6
 8002588:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800258c:	230a      	movs	r3, #10
 800258e:	485e      	ldr	r0, [pc, #376]	; (8002708 <_printf_i+0x244>)
 8002590:	e019      	b.n	80025c6 <_printf_i+0x102>
 8002592:	680e      	ldr	r6, [r1, #0]
 8002594:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002598:	602b      	str	r3, [r5, #0]
 800259a:	bf18      	it	ne
 800259c:	b236      	sxthne	r6, r6
 800259e:	e7ef      	b.n	8002580 <_printf_i+0xbc>
 80025a0:	682b      	ldr	r3, [r5, #0]
 80025a2:	6820      	ldr	r0, [r4, #0]
 80025a4:	1d19      	adds	r1, r3, #4
 80025a6:	6029      	str	r1, [r5, #0]
 80025a8:	0601      	lsls	r1, r0, #24
 80025aa:	d501      	bpl.n	80025b0 <_printf_i+0xec>
 80025ac:	681e      	ldr	r6, [r3, #0]
 80025ae:	e002      	b.n	80025b6 <_printf_i+0xf2>
 80025b0:	0646      	lsls	r6, r0, #25
 80025b2:	d5fb      	bpl.n	80025ac <_printf_i+0xe8>
 80025b4:	881e      	ldrh	r6, [r3, #0]
 80025b6:	2f6f      	cmp	r7, #111	; 0x6f
 80025b8:	bf0c      	ite	eq
 80025ba:	2308      	moveq	r3, #8
 80025bc:	230a      	movne	r3, #10
 80025be:	4852      	ldr	r0, [pc, #328]	; (8002708 <_printf_i+0x244>)
 80025c0:	2100      	movs	r1, #0
 80025c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80025c6:	6865      	ldr	r5, [r4, #4]
 80025c8:	2d00      	cmp	r5, #0
 80025ca:	bfa8      	it	ge
 80025cc:	6821      	ldrge	r1, [r4, #0]
 80025ce:	60a5      	str	r5, [r4, #8]
 80025d0:	bfa4      	itt	ge
 80025d2:	f021 0104 	bicge.w	r1, r1, #4
 80025d6:	6021      	strge	r1, [r4, #0]
 80025d8:	b90e      	cbnz	r6, 80025de <_printf_i+0x11a>
 80025da:	2d00      	cmp	r5, #0
 80025dc:	d04d      	beq.n	800267a <_printf_i+0x1b6>
 80025de:	4615      	mov	r5, r2
 80025e0:	fbb6 f1f3 	udiv	r1, r6, r3
 80025e4:	fb03 6711 	mls	r7, r3, r1, r6
 80025e8:	5dc7      	ldrb	r7, [r0, r7]
 80025ea:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80025ee:	4637      	mov	r7, r6
 80025f0:	42bb      	cmp	r3, r7
 80025f2:	460e      	mov	r6, r1
 80025f4:	d9f4      	bls.n	80025e0 <_printf_i+0x11c>
 80025f6:	2b08      	cmp	r3, #8
 80025f8:	d10b      	bne.n	8002612 <_printf_i+0x14e>
 80025fa:	6823      	ldr	r3, [r4, #0]
 80025fc:	07de      	lsls	r6, r3, #31
 80025fe:	d508      	bpl.n	8002612 <_printf_i+0x14e>
 8002600:	6923      	ldr	r3, [r4, #16]
 8002602:	6861      	ldr	r1, [r4, #4]
 8002604:	4299      	cmp	r1, r3
 8002606:	bfde      	ittt	le
 8002608:	2330      	movle	r3, #48	; 0x30
 800260a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800260e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002612:	1b52      	subs	r2, r2, r5
 8002614:	6122      	str	r2, [r4, #16]
 8002616:	464b      	mov	r3, r9
 8002618:	4621      	mov	r1, r4
 800261a:	4640      	mov	r0, r8
 800261c:	f8cd a000 	str.w	sl, [sp]
 8002620:	aa03      	add	r2, sp, #12
 8002622:	f7ff fedf 	bl	80023e4 <_printf_common>
 8002626:	3001      	adds	r0, #1
 8002628:	d14c      	bne.n	80026c4 <_printf_i+0x200>
 800262a:	f04f 30ff 	mov.w	r0, #4294967295
 800262e:	b004      	add	sp, #16
 8002630:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002634:	4834      	ldr	r0, [pc, #208]	; (8002708 <_printf_i+0x244>)
 8002636:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800263a:	6829      	ldr	r1, [r5, #0]
 800263c:	6823      	ldr	r3, [r4, #0]
 800263e:	f851 6b04 	ldr.w	r6, [r1], #4
 8002642:	6029      	str	r1, [r5, #0]
 8002644:	061d      	lsls	r5, r3, #24
 8002646:	d514      	bpl.n	8002672 <_printf_i+0x1ae>
 8002648:	07df      	lsls	r7, r3, #31
 800264a:	bf44      	itt	mi
 800264c:	f043 0320 	orrmi.w	r3, r3, #32
 8002650:	6023      	strmi	r3, [r4, #0]
 8002652:	b91e      	cbnz	r6, 800265c <_printf_i+0x198>
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	f023 0320 	bic.w	r3, r3, #32
 800265a:	6023      	str	r3, [r4, #0]
 800265c:	2310      	movs	r3, #16
 800265e:	e7af      	b.n	80025c0 <_printf_i+0xfc>
 8002660:	6823      	ldr	r3, [r4, #0]
 8002662:	f043 0320 	orr.w	r3, r3, #32
 8002666:	6023      	str	r3, [r4, #0]
 8002668:	2378      	movs	r3, #120	; 0x78
 800266a:	4828      	ldr	r0, [pc, #160]	; (800270c <_printf_i+0x248>)
 800266c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002670:	e7e3      	b.n	800263a <_printf_i+0x176>
 8002672:	0659      	lsls	r1, r3, #25
 8002674:	bf48      	it	mi
 8002676:	b2b6      	uxthmi	r6, r6
 8002678:	e7e6      	b.n	8002648 <_printf_i+0x184>
 800267a:	4615      	mov	r5, r2
 800267c:	e7bb      	b.n	80025f6 <_printf_i+0x132>
 800267e:	682b      	ldr	r3, [r5, #0]
 8002680:	6826      	ldr	r6, [r4, #0]
 8002682:	1d18      	adds	r0, r3, #4
 8002684:	6961      	ldr	r1, [r4, #20]
 8002686:	6028      	str	r0, [r5, #0]
 8002688:	0635      	lsls	r5, r6, #24
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	d501      	bpl.n	8002692 <_printf_i+0x1ce>
 800268e:	6019      	str	r1, [r3, #0]
 8002690:	e002      	b.n	8002698 <_printf_i+0x1d4>
 8002692:	0670      	lsls	r0, r6, #25
 8002694:	d5fb      	bpl.n	800268e <_printf_i+0x1ca>
 8002696:	8019      	strh	r1, [r3, #0]
 8002698:	2300      	movs	r3, #0
 800269a:	4615      	mov	r5, r2
 800269c:	6123      	str	r3, [r4, #16]
 800269e:	e7ba      	b.n	8002616 <_printf_i+0x152>
 80026a0:	682b      	ldr	r3, [r5, #0]
 80026a2:	2100      	movs	r1, #0
 80026a4:	1d1a      	adds	r2, r3, #4
 80026a6:	602a      	str	r2, [r5, #0]
 80026a8:	681d      	ldr	r5, [r3, #0]
 80026aa:	6862      	ldr	r2, [r4, #4]
 80026ac:	4628      	mov	r0, r5
 80026ae:	f000 f82f 	bl	8002710 <memchr>
 80026b2:	b108      	cbz	r0, 80026b8 <_printf_i+0x1f4>
 80026b4:	1b40      	subs	r0, r0, r5
 80026b6:	6060      	str	r0, [r4, #4]
 80026b8:	6863      	ldr	r3, [r4, #4]
 80026ba:	6123      	str	r3, [r4, #16]
 80026bc:	2300      	movs	r3, #0
 80026be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80026c2:	e7a8      	b.n	8002616 <_printf_i+0x152>
 80026c4:	462a      	mov	r2, r5
 80026c6:	4649      	mov	r1, r9
 80026c8:	4640      	mov	r0, r8
 80026ca:	6923      	ldr	r3, [r4, #16]
 80026cc:	47d0      	blx	sl
 80026ce:	3001      	adds	r0, #1
 80026d0:	d0ab      	beq.n	800262a <_printf_i+0x166>
 80026d2:	6823      	ldr	r3, [r4, #0]
 80026d4:	079b      	lsls	r3, r3, #30
 80026d6:	d413      	bmi.n	8002700 <_printf_i+0x23c>
 80026d8:	68e0      	ldr	r0, [r4, #12]
 80026da:	9b03      	ldr	r3, [sp, #12]
 80026dc:	4298      	cmp	r0, r3
 80026de:	bfb8      	it	lt
 80026e0:	4618      	movlt	r0, r3
 80026e2:	e7a4      	b.n	800262e <_printf_i+0x16a>
 80026e4:	2301      	movs	r3, #1
 80026e6:	4632      	mov	r2, r6
 80026e8:	4649      	mov	r1, r9
 80026ea:	4640      	mov	r0, r8
 80026ec:	47d0      	blx	sl
 80026ee:	3001      	adds	r0, #1
 80026f0:	d09b      	beq.n	800262a <_printf_i+0x166>
 80026f2:	3501      	adds	r5, #1
 80026f4:	68e3      	ldr	r3, [r4, #12]
 80026f6:	9903      	ldr	r1, [sp, #12]
 80026f8:	1a5b      	subs	r3, r3, r1
 80026fa:	42ab      	cmp	r3, r5
 80026fc:	dcf2      	bgt.n	80026e4 <_printf_i+0x220>
 80026fe:	e7eb      	b.n	80026d8 <_printf_i+0x214>
 8002700:	2500      	movs	r5, #0
 8002702:	f104 0619 	add.w	r6, r4, #25
 8002706:	e7f5      	b.n	80026f4 <_printf_i+0x230>
 8002708:	08002a8d 	.word	0x08002a8d
 800270c:	08002a9e 	.word	0x08002a9e

08002710 <memchr>:
 8002710:	4603      	mov	r3, r0
 8002712:	b510      	push	{r4, lr}
 8002714:	b2c9      	uxtb	r1, r1
 8002716:	4402      	add	r2, r0
 8002718:	4293      	cmp	r3, r2
 800271a:	4618      	mov	r0, r3
 800271c:	d101      	bne.n	8002722 <memchr+0x12>
 800271e:	2000      	movs	r0, #0
 8002720:	e003      	b.n	800272a <memchr+0x1a>
 8002722:	7804      	ldrb	r4, [r0, #0]
 8002724:	3301      	adds	r3, #1
 8002726:	428c      	cmp	r4, r1
 8002728:	d1f6      	bne.n	8002718 <memchr+0x8>
 800272a:	bd10      	pop	{r4, pc}

0800272c <memcpy>:
 800272c:	440a      	add	r2, r1
 800272e:	4291      	cmp	r1, r2
 8002730:	f100 33ff 	add.w	r3, r0, #4294967295
 8002734:	d100      	bne.n	8002738 <memcpy+0xc>
 8002736:	4770      	bx	lr
 8002738:	b510      	push	{r4, lr}
 800273a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800273e:	4291      	cmp	r1, r2
 8002740:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002744:	d1f9      	bne.n	800273a <memcpy+0xe>
 8002746:	bd10      	pop	{r4, pc}

08002748 <memmove>:
 8002748:	4288      	cmp	r0, r1
 800274a:	b510      	push	{r4, lr}
 800274c:	eb01 0402 	add.w	r4, r1, r2
 8002750:	d902      	bls.n	8002758 <memmove+0x10>
 8002752:	4284      	cmp	r4, r0
 8002754:	4623      	mov	r3, r4
 8002756:	d807      	bhi.n	8002768 <memmove+0x20>
 8002758:	1e43      	subs	r3, r0, #1
 800275a:	42a1      	cmp	r1, r4
 800275c:	d008      	beq.n	8002770 <memmove+0x28>
 800275e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002762:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002766:	e7f8      	b.n	800275a <memmove+0x12>
 8002768:	4601      	mov	r1, r0
 800276a:	4402      	add	r2, r0
 800276c:	428a      	cmp	r2, r1
 800276e:	d100      	bne.n	8002772 <memmove+0x2a>
 8002770:	bd10      	pop	{r4, pc}
 8002772:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002776:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800277a:	e7f7      	b.n	800276c <memmove+0x24>

0800277c <_free_r>:
 800277c:	b538      	push	{r3, r4, r5, lr}
 800277e:	4605      	mov	r5, r0
 8002780:	2900      	cmp	r1, #0
 8002782:	d040      	beq.n	8002806 <_free_r+0x8a>
 8002784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002788:	1f0c      	subs	r4, r1, #4
 800278a:	2b00      	cmp	r3, #0
 800278c:	bfb8      	it	lt
 800278e:	18e4      	addlt	r4, r4, r3
 8002790:	f000 f910 	bl	80029b4 <__malloc_lock>
 8002794:	4a1c      	ldr	r2, [pc, #112]	; (8002808 <_free_r+0x8c>)
 8002796:	6813      	ldr	r3, [r2, #0]
 8002798:	b933      	cbnz	r3, 80027a8 <_free_r+0x2c>
 800279a:	6063      	str	r3, [r4, #4]
 800279c:	6014      	str	r4, [r2, #0]
 800279e:	4628      	mov	r0, r5
 80027a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027a4:	f000 b90c 	b.w	80029c0 <__malloc_unlock>
 80027a8:	42a3      	cmp	r3, r4
 80027aa:	d908      	bls.n	80027be <_free_r+0x42>
 80027ac:	6820      	ldr	r0, [r4, #0]
 80027ae:	1821      	adds	r1, r4, r0
 80027b0:	428b      	cmp	r3, r1
 80027b2:	bf01      	itttt	eq
 80027b4:	6819      	ldreq	r1, [r3, #0]
 80027b6:	685b      	ldreq	r3, [r3, #4]
 80027b8:	1809      	addeq	r1, r1, r0
 80027ba:	6021      	streq	r1, [r4, #0]
 80027bc:	e7ed      	b.n	800279a <_free_r+0x1e>
 80027be:	461a      	mov	r2, r3
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	b10b      	cbz	r3, 80027c8 <_free_r+0x4c>
 80027c4:	42a3      	cmp	r3, r4
 80027c6:	d9fa      	bls.n	80027be <_free_r+0x42>
 80027c8:	6811      	ldr	r1, [r2, #0]
 80027ca:	1850      	adds	r0, r2, r1
 80027cc:	42a0      	cmp	r0, r4
 80027ce:	d10b      	bne.n	80027e8 <_free_r+0x6c>
 80027d0:	6820      	ldr	r0, [r4, #0]
 80027d2:	4401      	add	r1, r0
 80027d4:	1850      	adds	r0, r2, r1
 80027d6:	4283      	cmp	r3, r0
 80027d8:	6011      	str	r1, [r2, #0]
 80027da:	d1e0      	bne.n	800279e <_free_r+0x22>
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	4401      	add	r1, r0
 80027e2:	6011      	str	r1, [r2, #0]
 80027e4:	6053      	str	r3, [r2, #4]
 80027e6:	e7da      	b.n	800279e <_free_r+0x22>
 80027e8:	d902      	bls.n	80027f0 <_free_r+0x74>
 80027ea:	230c      	movs	r3, #12
 80027ec:	602b      	str	r3, [r5, #0]
 80027ee:	e7d6      	b.n	800279e <_free_r+0x22>
 80027f0:	6820      	ldr	r0, [r4, #0]
 80027f2:	1821      	adds	r1, r4, r0
 80027f4:	428b      	cmp	r3, r1
 80027f6:	bf01      	itttt	eq
 80027f8:	6819      	ldreq	r1, [r3, #0]
 80027fa:	685b      	ldreq	r3, [r3, #4]
 80027fc:	1809      	addeq	r1, r1, r0
 80027fe:	6021      	streq	r1, [r4, #0]
 8002800:	6063      	str	r3, [r4, #4]
 8002802:	6054      	str	r4, [r2, #4]
 8002804:	e7cb      	b.n	800279e <_free_r+0x22>
 8002806:	bd38      	pop	{r3, r4, r5, pc}
 8002808:	200000f4 	.word	0x200000f4

0800280c <sbrk_aligned>:
 800280c:	b570      	push	{r4, r5, r6, lr}
 800280e:	4e0e      	ldr	r6, [pc, #56]	; (8002848 <sbrk_aligned+0x3c>)
 8002810:	460c      	mov	r4, r1
 8002812:	6831      	ldr	r1, [r6, #0]
 8002814:	4605      	mov	r5, r0
 8002816:	b911      	cbnz	r1, 800281e <sbrk_aligned+0x12>
 8002818:	f000 f8bc 	bl	8002994 <_sbrk_r>
 800281c:	6030      	str	r0, [r6, #0]
 800281e:	4621      	mov	r1, r4
 8002820:	4628      	mov	r0, r5
 8002822:	f000 f8b7 	bl	8002994 <_sbrk_r>
 8002826:	1c43      	adds	r3, r0, #1
 8002828:	d00a      	beq.n	8002840 <sbrk_aligned+0x34>
 800282a:	1cc4      	adds	r4, r0, #3
 800282c:	f024 0403 	bic.w	r4, r4, #3
 8002830:	42a0      	cmp	r0, r4
 8002832:	d007      	beq.n	8002844 <sbrk_aligned+0x38>
 8002834:	1a21      	subs	r1, r4, r0
 8002836:	4628      	mov	r0, r5
 8002838:	f000 f8ac 	bl	8002994 <_sbrk_r>
 800283c:	3001      	adds	r0, #1
 800283e:	d101      	bne.n	8002844 <sbrk_aligned+0x38>
 8002840:	f04f 34ff 	mov.w	r4, #4294967295
 8002844:	4620      	mov	r0, r4
 8002846:	bd70      	pop	{r4, r5, r6, pc}
 8002848:	200000f8 	.word	0x200000f8

0800284c <_malloc_r>:
 800284c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002850:	1ccd      	adds	r5, r1, #3
 8002852:	f025 0503 	bic.w	r5, r5, #3
 8002856:	3508      	adds	r5, #8
 8002858:	2d0c      	cmp	r5, #12
 800285a:	bf38      	it	cc
 800285c:	250c      	movcc	r5, #12
 800285e:	2d00      	cmp	r5, #0
 8002860:	4607      	mov	r7, r0
 8002862:	db01      	blt.n	8002868 <_malloc_r+0x1c>
 8002864:	42a9      	cmp	r1, r5
 8002866:	d905      	bls.n	8002874 <_malloc_r+0x28>
 8002868:	230c      	movs	r3, #12
 800286a:	2600      	movs	r6, #0
 800286c:	603b      	str	r3, [r7, #0]
 800286e:	4630      	mov	r0, r6
 8002870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002874:	4e2e      	ldr	r6, [pc, #184]	; (8002930 <_malloc_r+0xe4>)
 8002876:	f000 f89d 	bl	80029b4 <__malloc_lock>
 800287a:	6833      	ldr	r3, [r6, #0]
 800287c:	461c      	mov	r4, r3
 800287e:	bb34      	cbnz	r4, 80028ce <_malloc_r+0x82>
 8002880:	4629      	mov	r1, r5
 8002882:	4638      	mov	r0, r7
 8002884:	f7ff ffc2 	bl	800280c <sbrk_aligned>
 8002888:	1c43      	adds	r3, r0, #1
 800288a:	4604      	mov	r4, r0
 800288c:	d14d      	bne.n	800292a <_malloc_r+0xde>
 800288e:	6834      	ldr	r4, [r6, #0]
 8002890:	4626      	mov	r6, r4
 8002892:	2e00      	cmp	r6, #0
 8002894:	d140      	bne.n	8002918 <_malloc_r+0xcc>
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	4631      	mov	r1, r6
 800289a:	4638      	mov	r0, r7
 800289c:	eb04 0803 	add.w	r8, r4, r3
 80028a0:	f000 f878 	bl	8002994 <_sbrk_r>
 80028a4:	4580      	cmp	r8, r0
 80028a6:	d13a      	bne.n	800291e <_malloc_r+0xd2>
 80028a8:	6821      	ldr	r1, [r4, #0]
 80028aa:	3503      	adds	r5, #3
 80028ac:	1a6d      	subs	r5, r5, r1
 80028ae:	f025 0503 	bic.w	r5, r5, #3
 80028b2:	3508      	adds	r5, #8
 80028b4:	2d0c      	cmp	r5, #12
 80028b6:	bf38      	it	cc
 80028b8:	250c      	movcc	r5, #12
 80028ba:	4638      	mov	r0, r7
 80028bc:	4629      	mov	r1, r5
 80028be:	f7ff ffa5 	bl	800280c <sbrk_aligned>
 80028c2:	3001      	adds	r0, #1
 80028c4:	d02b      	beq.n	800291e <_malloc_r+0xd2>
 80028c6:	6823      	ldr	r3, [r4, #0]
 80028c8:	442b      	add	r3, r5
 80028ca:	6023      	str	r3, [r4, #0]
 80028cc:	e00e      	b.n	80028ec <_malloc_r+0xa0>
 80028ce:	6822      	ldr	r2, [r4, #0]
 80028d0:	1b52      	subs	r2, r2, r5
 80028d2:	d41e      	bmi.n	8002912 <_malloc_r+0xc6>
 80028d4:	2a0b      	cmp	r2, #11
 80028d6:	d916      	bls.n	8002906 <_malloc_r+0xba>
 80028d8:	1961      	adds	r1, r4, r5
 80028da:	42a3      	cmp	r3, r4
 80028dc:	6025      	str	r5, [r4, #0]
 80028de:	bf18      	it	ne
 80028e0:	6059      	strne	r1, [r3, #4]
 80028e2:	6863      	ldr	r3, [r4, #4]
 80028e4:	bf08      	it	eq
 80028e6:	6031      	streq	r1, [r6, #0]
 80028e8:	5162      	str	r2, [r4, r5]
 80028ea:	604b      	str	r3, [r1, #4]
 80028ec:	4638      	mov	r0, r7
 80028ee:	f104 060b 	add.w	r6, r4, #11
 80028f2:	f000 f865 	bl	80029c0 <__malloc_unlock>
 80028f6:	f026 0607 	bic.w	r6, r6, #7
 80028fa:	1d23      	adds	r3, r4, #4
 80028fc:	1af2      	subs	r2, r6, r3
 80028fe:	d0b6      	beq.n	800286e <_malloc_r+0x22>
 8002900:	1b9b      	subs	r3, r3, r6
 8002902:	50a3      	str	r3, [r4, r2]
 8002904:	e7b3      	b.n	800286e <_malloc_r+0x22>
 8002906:	6862      	ldr	r2, [r4, #4]
 8002908:	42a3      	cmp	r3, r4
 800290a:	bf0c      	ite	eq
 800290c:	6032      	streq	r2, [r6, #0]
 800290e:	605a      	strne	r2, [r3, #4]
 8002910:	e7ec      	b.n	80028ec <_malloc_r+0xa0>
 8002912:	4623      	mov	r3, r4
 8002914:	6864      	ldr	r4, [r4, #4]
 8002916:	e7b2      	b.n	800287e <_malloc_r+0x32>
 8002918:	4634      	mov	r4, r6
 800291a:	6876      	ldr	r6, [r6, #4]
 800291c:	e7b9      	b.n	8002892 <_malloc_r+0x46>
 800291e:	230c      	movs	r3, #12
 8002920:	4638      	mov	r0, r7
 8002922:	603b      	str	r3, [r7, #0]
 8002924:	f000 f84c 	bl	80029c0 <__malloc_unlock>
 8002928:	e7a1      	b.n	800286e <_malloc_r+0x22>
 800292a:	6025      	str	r5, [r4, #0]
 800292c:	e7de      	b.n	80028ec <_malloc_r+0xa0>
 800292e:	bf00      	nop
 8002930:	200000f4 	.word	0x200000f4

08002934 <_realloc_r>:
 8002934:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002938:	4680      	mov	r8, r0
 800293a:	4614      	mov	r4, r2
 800293c:	460e      	mov	r6, r1
 800293e:	b921      	cbnz	r1, 800294a <_realloc_r+0x16>
 8002940:	4611      	mov	r1, r2
 8002942:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002946:	f7ff bf81 	b.w	800284c <_malloc_r>
 800294a:	b92a      	cbnz	r2, 8002958 <_realloc_r+0x24>
 800294c:	f7ff ff16 	bl	800277c <_free_r>
 8002950:	4625      	mov	r5, r4
 8002952:	4628      	mov	r0, r5
 8002954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002958:	f000 f838 	bl	80029cc <_malloc_usable_size_r>
 800295c:	4284      	cmp	r4, r0
 800295e:	4607      	mov	r7, r0
 8002960:	d802      	bhi.n	8002968 <_realloc_r+0x34>
 8002962:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002966:	d812      	bhi.n	800298e <_realloc_r+0x5a>
 8002968:	4621      	mov	r1, r4
 800296a:	4640      	mov	r0, r8
 800296c:	f7ff ff6e 	bl	800284c <_malloc_r>
 8002970:	4605      	mov	r5, r0
 8002972:	2800      	cmp	r0, #0
 8002974:	d0ed      	beq.n	8002952 <_realloc_r+0x1e>
 8002976:	42bc      	cmp	r4, r7
 8002978:	4622      	mov	r2, r4
 800297a:	4631      	mov	r1, r6
 800297c:	bf28      	it	cs
 800297e:	463a      	movcs	r2, r7
 8002980:	f7ff fed4 	bl	800272c <memcpy>
 8002984:	4631      	mov	r1, r6
 8002986:	4640      	mov	r0, r8
 8002988:	f7ff fef8 	bl	800277c <_free_r>
 800298c:	e7e1      	b.n	8002952 <_realloc_r+0x1e>
 800298e:	4635      	mov	r5, r6
 8002990:	e7df      	b.n	8002952 <_realloc_r+0x1e>
	...

08002994 <_sbrk_r>:
 8002994:	b538      	push	{r3, r4, r5, lr}
 8002996:	2300      	movs	r3, #0
 8002998:	4d05      	ldr	r5, [pc, #20]	; (80029b0 <_sbrk_r+0x1c>)
 800299a:	4604      	mov	r4, r0
 800299c:	4608      	mov	r0, r1
 800299e:	602b      	str	r3, [r5, #0]
 80029a0:	f7fd ff7c 	bl	800089c <_sbrk>
 80029a4:	1c43      	adds	r3, r0, #1
 80029a6:	d102      	bne.n	80029ae <_sbrk_r+0x1a>
 80029a8:	682b      	ldr	r3, [r5, #0]
 80029aa:	b103      	cbz	r3, 80029ae <_sbrk_r+0x1a>
 80029ac:	6023      	str	r3, [r4, #0]
 80029ae:	bd38      	pop	{r3, r4, r5, pc}
 80029b0:	200000fc 	.word	0x200000fc

080029b4 <__malloc_lock>:
 80029b4:	4801      	ldr	r0, [pc, #4]	; (80029bc <__malloc_lock+0x8>)
 80029b6:	f000 b811 	b.w	80029dc <__retarget_lock_acquire_recursive>
 80029ba:	bf00      	nop
 80029bc:	20000100 	.word	0x20000100

080029c0 <__malloc_unlock>:
 80029c0:	4801      	ldr	r0, [pc, #4]	; (80029c8 <__malloc_unlock+0x8>)
 80029c2:	f000 b80c 	b.w	80029de <__retarget_lock_release_recursive>
 80029c6:	bf00      	nop
 80029c8:	20000100 	.word	0x20000100

080029cc <_malloc_usable_size_r>:
 80029cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80029d0:	1f18      	subs	r0, r3, #4
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	bfbc      	itt	lt
 80029d6:	580b      	ldrlt	r3, [r1, r0]
 80029d8:	18c0      	addlt	r0, r0, r3
 80029da:	4770      	bx	lr

080029dc <__retarget_lock_acquire_recursive>:
 80029dc:	4770      	bx	lr

080029de <__retarget_lock_release_recursive>:
 80029de:	4770      	bx	lr

080029e0 <_init>:
 80029e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029e2:	bf00      	nop
 80029e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029e6:	bc08      	pop	{r3}
 80029e8:	469e      	mov	lr, r3
 80029ea:	4770      	bx	lr

080029ec <_fini>:
 80029ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80029ee:	bf00      	nop
 80029f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80029f2:	bc08      	pop	{r3}
 80029f4:	469e      	mov	lr, r3
 80029f6:	4770      	bx	lr
