$date
	Mon May 25 15:23:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module ledfsm_tb $end
$var wire 3 ! light [2:0] $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 " clk $end
$var reg 3 # light [2:0] $end
$var reg 2 $ state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
0"
bx !
$end
#50
b0 $
b1 !
b1 #
1"
#100
0"
#150
b10 !
b10 #
b1 $
1"
#200
0"
#250
b10 $
b100 !
b100 #
1"
#300
0"
#350
b1 !
b1 #
b0 $
1"
#400
0"
#450
b1 $
b10 !
b10 #
1"
#500
0"
#550
b100 !
b100 #
b10 $
1"
#600
0"
#650
b0 $
b1 !
b1 #
1"
#700
0"
#750
b10 !
b10 #
b1 $
1"
#800
0"
#850
b10 $
b100 !
b100 #
1"
#900
0"
#950
b1 !
b1 #
b0 $
1"
#1000
0"
