<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: DAC_SR Values</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__dac__sr__values.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">DAC_SR Values<div class="ingroups"><a class="el" href="group__STM32H7xx__defines.html">STM32Hxx Defines</a> &raquo; <a class="el" href="group__dac__defines.html">DAC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DAC_SR Values:</div>
<div class="dyncontent">
<div class="center"><img src="group__dac__sr__values.png" border="0" usemap="#agroup____dac____sr____values" alt=""/></div>
<map name="agroup____dac____sr____values" id="agroup____dac____sr____values">
<area shape="rect" href="group__dac__defines.html" title="Defined Constants and Types for the STM32H7xx DAC" alt="" coords="5,5,108,31"/>
<area shape="rect" title=" " alt="" coords="156,5,277,31"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel 1 DMA underrun flag.  <a href="group__dac__sr__values.html#ga7d2048d6b521fb0946dc8c4e577a49c0">More...</a><br /></td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel 2 DMA underrun flag.  <a href="group__dac__sr__values.html#gaf16e48ab85d9261c5b599c56b14aea5d">More...</a><br /></td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e3b39075eab930b643022442c28cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gad5e3b39075eab930b643022442c28cc4">DAC_SR_BWST2</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memdesc:gad5e3b39075eab930b643022442c28cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 busy writing sample time flag.  <a href="group__dac__sr__values.html#gad5e3b39075eab930b643022442c28cc4">More...</a><br /></td></tr>
<tr class="separator:gad5e3b39075eab930b643022442c28cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8625d64b52916aecec4ad1af2151611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gaf8625d64b52916aecec4ad1af2151611">DAC_SR_CAL_FLAG2</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="memdesc:gaf8625d64b52916aecec4ad1af2151611"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 calibration offset status.  <a href="group__dac__sr__values.html#gaf8625d64b52916aecec4ad1af2151611">More...</a><br /></td></tr>
<tr class="separator:gaf8625d64b52916aecec4ad1af2151611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gaf16e48ab85d9261c5b599c56b14aea5d">DAC_SR_DMAUDR2</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memdesc:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 DMA underrun flag.  <a href="group__dac__sr__values.html#gaf16e48ab85d9261c5b599c56b14aea5d">More...</a><br /></td></tr>
<tr class="separator:gaf16e48ab85d9261c5b599c56b14aea5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860f726728245546064e709876e40f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#ga860f726728245546064e709876e40f9a">DAC_SR_DORSTAT2</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memdesc:ga860f726728245546064e709876e40f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 output register status bit.  <a href="group__dac__sr__values.html#ga860f726728245546064e709876e40f9a">More...</a><br /></td></tr>
<tr class="separator:ga860f726728245546064e709876e40f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa135db60536cf248c0267475dc57eecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gaa135db60536cf248c0267475dc57eecb">DAC_SR_DAC2RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memdesc:gaa135db60536cf248c0267475dc57eecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel2 ready status bit.  <a href="group__dac__sr__values.html#gaa135db60536cf248c0267475dc57eecb">More...</a><br /></td></tr>
<tr class="separator:gaa135db60536cf248c0267475dc57eecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bb7ec09f274673a0bc638e628a48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gaa4bb7ec09f274673a0bc638e628a48eb">DAC_SR_BWST1</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memdesc:gaa4bb7ec09f274673a0bc638e628a48eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 busy writing sample time flag.  <a href="group__dac__sr__values.html#gaa4bb7ec09f274673a0bc638e628a48eb">More...</a><br /></td></tr>
<tr class="separator:gaa4bb7ec09f274673a0bc638e628a48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a28933728ad7218c1a35a28f369f237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#ga7a28933728ad7218c1a35a28f369f237">DAC_SR_CAL_FLAG1</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memdesc:ga7a28933728ad7218c1a35a28f369f237"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 calibration offset status.  <a href="group__dac__sr__values.html#ga7a28933728ad7218c1a35a28f369f237">More...</a><br /></td></tr>
<tr class="separator:ga7a28933728ad7218c1a35a28f369f237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#ga7d2048d6b521fb0946dc8c4e577a49c0">DAC_SR_DMAUDR1</a>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="memdesc:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 DMA underrun flag.  <a href="group__dac__sr__values.html#ga7d2048d6b521fb0946dc8c4e577a49c0">More...</a><br /></td></tr>
<tr class="separator:ga7d2048d6b521fb0946dc8c4e577a49c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bb057e1c23a032a2879bbb914c77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gad3bb057e1c23a032a2879bbb914c77a6">DAC_SR_DORSTAT1</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memdesc:gad3bb057e1c23a032a2879bbb914c77a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 output register status bit.  <a href="group__dac__sr__values.html#gad3bb057e1c23a032a2879bbb914c77a6">More...</a><br /></td></tr>
<tr class="separator:gad3bb057e1c23a032a2879bbb914c77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa76ec511036bff7a60ffcfdd9f1c74c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dac__sr__values.html#gaaa76ec511036bff7a60ffcfdd9f1c74c">DAC_SR_DAC1RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memdesc:gaaa76ec511036bff7a60ffcfdd9f1c74c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC channel1 ready status bit.  <a href="group__dac__sr__values.html#gaaa76ec511036bff7a60ffcfdd9f1c74c">More...</a><br /></td></tr>
<tr class="separator:gaaa76ec511036bff7a60ffcfdd9f1c74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaa4bb7ec09f274673a0bc638e628a48eb" name="gaa4bb7ec09f274673a0bc638e628a48eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4bb7ec09f274673a0bc638e628a48eb">&#9670;&nbsp;</a></span>DAC_SR_BWST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_BWST1&#160;&#160;&#160;(1 &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 busy writing sample time flag. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00216">216</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gad5e3b39075eab930b643022442c28cc4" name="gad5e3b39075eab930b643022442c28cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5e3b39075eab930b643022442c28cc4">&#9670;&nbsp;</a></span>DAC_SR_BWST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_BWST2&#160;&#160;&#160;(1 &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 busy writing sample time flag. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00201">201</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga7a28933728ad7218c1a35a28f369f237" name="ga7a28933728ad7218c1a35a28f369f237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a28933728ad7218c1a35a28f369f237">&#9670;&nbsp;</a></span>DAC_SR_CAL_FLAG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_CAL_FLAG1&#160;&#160;&#160;(1 &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 calibration offset status. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00219">219</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gaf8625d64b52916aecec4ad1af2151611" name="gaf8625d64b52916aecec4ad1af2151611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8625d64b52916aecec4ad1af2151611">&#9670;&nbsp;</a></span>DAC_SR_CAL_FLAG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_CAL_FLAG2&#160;&#160;&#160;(1 &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 calibration offset status. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00204">204</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gaaa76ec511036bff7a60ffcfdd9f1c74c" name="gaaa76ec511036bff7a60ffcfdd9f1c74c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa76ec511036bff7a60ffcfdd9f1c74c">&#9670;&nbsp;</a></span>DAC_SR_DAC1RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DAC1RDY&#160;&#160;&#160;(1 &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 ready status bit. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00228">228</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gaa135db60536cf248c0267475dc57eecb" name="gaa135db60536cf248c0267475dc57eecb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa135db60536cf248c0267475dc57eecb">&#9670;&nbsp;</a></span>DAC_SR_DAC2RDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DAC2RDY&#160;&#160;&#160;(1 &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 ready status bit. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00213">213</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga7d2048d6b521fb0946dc8c4e577a49c0" name="ga7d2048d6b521fb0946dc8c4e577a49c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2048d6b521fb0946dc8c4e577a49c0">&#9670;&nbsp;</a></span>DAC_SR_DMAUDR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR1&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel 1 DMA underrun flag. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00219">219</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="ga7d2048d6b521fb0946dc8c4e577a49c0" name="ga7d2048d6b521fb0946dc8c4e577a49c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2048d6b521fb0946dc8c4e577a49c0">&#9670;&nbsp;</a></span>DAC_SR_DMAUDR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR1&#160;&#160;&#160;(1 &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 DMA underrun flag. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00222">222</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gaf16e48ab85d9261c5b599c56b14aea5d" name="gaf16e48ab85d9261c5b599c56b14aea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16e48ab85d9261c5b599c56b14aea5d">&#9670;&nbsp;</a></span>DAC_SR_DMAUDR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR2&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel 2 DMA underrun flag. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__all_8h_source.html#l00222">222</a> of file <a class="el" href="dac__common__all_8h_source.html">dac_common_all.h</a>.</p>

</div>
</div>
<a id="gaf16e48ab85d9261c5b599c56b14aea5d" name="gaf16e48ab85d9261c5b599c56b14aea5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf16e48ab85d9261c5b599c56b14aea5d">&#9670;&nbsp;</a></span>DAC_SR_DMAUDR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DMAUDR2&#160;&#160;&#160;(1 &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 DMA underrun flag. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00207">207</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="gad3bb057e1c23a032a2879bbb914c77a6" name="gad3bb057e1c23a032a2879bbb914c77a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3bb057e1c23a032a2879bbb914c77a6">&#9670;&nbsp;</a></span>DAC_SR_DORSTAT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DORSTAT1&#160;&#160;&#160;(1 &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel1 output register status bit. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00225">225</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
<a id="ga860f726728245546064e709876e40f9a" name="ga860f726728245546064e709876e40f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga860f726728245546064e709876e40f9a">&#9670;&nbsp;</a></span>DAC_SR_DORSTAT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_SR_DORSTAT2&#160;&#160;&#160;(1 &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DAC channel2 output register status bit. </p>

<p class="definition">Definition at line <a class="el" href="dac__common__v2_8h_source.html#l00210">210</a> of file <a class="el" href="dac__common__v2_8h_source.html">dac_common_v2.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:56 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
