# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
# RUN: llvm-mca -mtriple=riscv64 -mcpu=spacemit-x100 -iterations=1 -instruction-tables=full %p/../Inputs/integer.s | FileCheck %s

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ:1
# CHECK-NEXT: [1]   - SMTX100_FQ:2 SMTX100_FQ0, SMTX100_FQ1
# CHECK-NEXT: [2]   - SMTX100_FQ0:1
# CHECK-NEXT: [3]   - SMTX100_FQ1:1
# CHECK-NEXT: [4]   - SMTX100_IQ:2 SMTX100_IQ0, SMTX100_IQ1
# CHECK-NEXT: [5]   - SMTX100_IQ0:1
# CHECK-NEXT: [6]   - SMTX100_IQ1:1
# CHECK-NEXT: [7]   - SMTX100_LSQ:2

# CHECK:      Instruction Info:
# CHECK-NEXT: [1]: #uOps
# CHECK-NEXT: [2]: Latency
# CHECK-NEXT: [3]: RThroughput
# CHECK-NEXT: [4]: MayLoad
# CHECK-NEXT: [5]: MayStore
# CHECK-NEXT: [6]: HasSideEffects (U)
# CHECK-NEXT: [7]: Bypass Latency
# CHECK-NEXT: [8]: Resources (<Name> | <Name>[<ReleaseAtCycle>] | <Name>[<AcquireAtCycle>,<ReleaseAtCycle])
# CHECK-NEXT: [9]: LLVM Opcode Name

# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    [7]    [8]                                        [9]                        Instructions:
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_ADDI                     addi	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_ADDIW                    addiw	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLTI                       slti	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLTIU                      seqz	a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_ANDI                     andi	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 ORI                        ori	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 XORI                       xori	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_SLLI                     slli	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_SRLI                     srli	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_SRAI                     srai	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLLIW                      slliw	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SRLIW                      srliw	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SRAIW                      sraiw	a0, a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_LUI                      lui	a0, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 AUIPC                      auipc	a1, 1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_ADD                      add	a0, a0, a1
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_ADDW                     addw	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLT                        slt	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLTU                       sltu	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_AND                      and	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_OR                       or	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_XOR                      xor	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLL                        sll	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SRL                        srl	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SRA                        sra	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SLLW                       sllw	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SRLW                       srlw	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 SRAW                       sraw	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_SUB                      sub	a0, a0, a0
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_SUBW                     subw	a0, a0, a0
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 JAL                        jal	a0, .Ltmp0
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 C_JALR                     jalr	a0
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 BEQ                        beq	a0, a0, .Ltmp1
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 BNE                        bne	a0, a0, .Ltmp2
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 BLT                        blt	a0, a0, .Ltmp3
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 BLTU                       bltu	a0, a0, .Ltmp4
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 BGE                        bge	a0, a0, .Ltmp5
# CHECK-NEXT:  1      2     1.00                         2     SMTX100_BQ                                 BGEU                       bgeu	a0, a0, .Ltmp6
# CHECK-NEXT:  1      1     0.50                         1     SMTX100_IQ                                 C_ADD                      add	a0, a0, a0
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LB                         lb	t0, 0(a0)
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LBU                        lbu	t0, 0(a0)
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LH                         lh	t0, 0(a0)
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LHU                        lhu	t0, 0(a0)
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LW                         lw	t0, 0(a0)
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LWU                        lwu	t0, 0(a0)
# CHECK-NEXT:  1      3     0.50    *                    3     SMTX100_LSQ                                LD                         ld	t0, 0(a0)
# CHECK-NEXT:  1      1     0.50           *             1     SMTX100_LSQ                                SB                         sb	t0, 0(a0)
# CHECK-NEXT:  1      1     0.50           *             1     SMTX100_LSQ                                SH                         sh	t0, 0(a0)
# CHECK-NEXT:  1      1     0.50           *             1     SMTX100_LSQ                                SW                         sw	t0, 0(a0)
# CHECK-NEXT:  1      1     0.50           *             1     SMTX100_LSQ                                SD                         sd	t0, 0(a0)
# CHECK-NEXT:  1      1     1.00                  U      1     SMTX100_IQ,SMTX100_IQ0                     CSRRW                      csrrw	t0, 4095, t1
# CHECK-NEXT:  1      1     1.00                  U      1     SMTX100_IQ,SMTX100_IQ0                     CSRRS                      csrrs	s3, fflags, s5
# CHECK-NEXT:  1      1     1.00                  U      1     SMTX100_IQ,SMTX100_IQ0                     CSRRC                      csrrc	sp, 0, ra
# CHECK-NEXT:  1      1     1.00                  U      1     SMTX100_IQ,SMTX100_IQ0                     CSRRWI                     csrrwi	a5, 0, 0
# CHECK-NEXT:  1      1     1.00                  U      1     SMTX100_IQ,SMTX100_IQ0                     CSRRSI                     csrrsi	t2, 4095, 31
# CHECK-NEXT:  1      1     1.00                  U      1     SMTX100_IQ,SMTX100_IQ0                     CSRRCI                     csrrci	t1, sscratch, 5

# CHECK:      Resources:
# CHECK-NEXT: [0]   - SMTX100_BQ
# CHECK-NEXT: [1]   - SMTX100_FQ0
# CHECK-NEXT: [2]   - SMTX100_FQ1
# CHECK-NEXT: [3]   - SMTX100_IQ0
# CHECK-NEXT: [4]   - SMTX100_IQ1
# CHECK-NEXT: [5.0] - SMTX100_LSQ
# CHECK-NEXT: [5.1] - SMTX100_LSQ

# CHECK:      Resource pressure per iteration:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]
# CHECK-NEXT: 8.00    -      -     21.50  15.50  5.50   5.50

# CHECK:      Resource pressure by instruction:
# CHECK-NEXT: [0]    [1]    [2]    [3]    [4]    [5.0]  [5.1]  Instructions:
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     addi	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     addiw	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     slti	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     seqz	a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     andi	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     ori	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     xori	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     slli	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     srli	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     srai	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     slliw	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     srliw	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sraiw	a0, a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     lui	a0, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     auipc	a1, 1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     add	a0, a0, a1
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     addw	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     slt	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sltu	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     and	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     or	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     xor	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sll	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     srl	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sra	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sllw	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     srlw	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sraw	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     sub	a0, a0, a0
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     subw	a0, a0, a0
# CHECK-NEXT: 1.00    -      -      -      -      -      -     jal	a0, .Ltmp0
# CHECK-NEXT: 1.00    -      -      -      -      -      -     jalr	a0
# CHECK-NEXT: 1.00    -      -      -      -      -      -     beq	a0, a0, .Ltmp1
# CHECK-NEXT: 1.00    -      -      -      -      -      -     bne	a0, a0, .Ltmp2
# CHECK-NEXT: 1.00    -      -      -      -      -      -     blt	a0, a0, .Ltmp3
# CHECK-NEXT: 1.00    -      -      -      -      -      -     bltu	a0, a0, .Ltmp4
# CHECK-NEXT: 1.00    -      -      -      -      -      -     bge	a0, a0, .Ltmp5
# CHECK-NEXT: 1.00    -      -      -      -      -      -     bgeu	a0, a0, .Ltmp6
# CHECK-NEXT:  -      -      -     0.50   0.50    -      -     add	a0, a0, a0
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   lb	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   lbu	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   lh	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   lhu	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   lw	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   lwu	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   ld	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   sb	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   sh	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   sw	t0, 0(a0)
# CHECK-NEXT:  -      -      -      -      -     0.50   0.50   sd	t0, 0(a0)
# CHECK-NEXT:  -      -      -     1.00    -      -      -     csrrw	t0, 4095, t1
# CHECK-NEXT:  -      -      -     1.00    -      -      -     csrrs	s3, fflags, s5
# CHECK-NEXT:  -      -      -     1.00    -      -      -     csrrc	sp, 0, ra
# CHECK-NEXT:  -      -      -     1.00    -      -      -     csrrwi	a5, 0, 0
# CHECK-NEXT:  -      -      -     1.00    -      -      -     csrrsi	t2, 4095, 31
# CHECK-NEXT:  -      -      -     1.00    -      -      -     csrrci	t1, sscratch, 5
