Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Fri Apr 15 20:12:01 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       2           
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.517        0.000                      0                  632        0.150        0.000                      0                  632        4.500        0.000                       0                   304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.517        0.000                      0                  632        0.150        0.000                      0                  632        4.500        0.000                       0                   304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.368ns  (logic 4.856ns (51.838%)  route 4.512ns (48.162%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[6])
                                                      3.656    11.605 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.991    12.596    game/alu/adder/s0_n_99
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.720 f  game/alu/adder/M_st_p1curr_q[0]_i_14/O
                         net (fo=1, routed)           0.453    13.173    game/alu/adder/M_st_p1curr_q[0]_i_14_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.297 f  game/alu/adder/M_st_p1curr_q[0]_i_8/O
                         net (fo=1, routed)           0.423    13.720    game/alu/adder/M_st_p1curr_q[0]_i_8_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.844 f  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=4, routed)           0.176    14.020    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=2, routed)           0.359    14.503    game/M_alu_out[0]
    SLICE_X53Y65         FDRE                                         r  game/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.436    14.840    game/clk_IBUF_BUFG
    SLICE_X53Y65         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X53Y65         FDRE (Setup_fdre_C_D)       -0.043    15.020    game/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 4.856ns (52.018%)  route 4.479ns (47.982%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[6])
                                                      3.656    11.605 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.991    12.596    game/alu/adder/s0_n_99
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.720 f  game/alu/adder/M_st_p1curr_q[0]_i_14/O
                         net (fo=1, routed)           0.453    13.173    game/alu/adder/M_st_p1curr_q[0]_i_14_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.297 f  game/alu/adder/M_st_p1curr_q[0]_i_8/O
                         net (fo=1, routed)           0.423    13.720    game/alu/adder/M_st_p1curr_q[0]_i_8_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.844 f  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=4, routed)           0.502    14.346    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I3_O)        0.124    14.470 r  game/alu/adder/M_st_p1curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.470    game/alu_n_16
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.437    14.841    game/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.271    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X56Y65         FDRE (Setup_fdre_C_D)        0.077    15.154    game/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -14.470    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 4.856ns (52.316%)  route 4.426ns (47.684%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[6])
                                                      3.656    11.605 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.991    12.596    game/alu/adder/s0_n_99
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.720 f  game/alu/adder/M_st_p1curr_q[0]_i_14/O
                         net (fo=1, routed)           0.453    13.173    game/alu/adder/M_st_p1curr_q[0]_i_14_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.297 f  game/alu/adder/M_st_p1curr_q[0]_i_8/O
                         net (fo=1, routed)           0.423    13.720    game/alu/adder/M_st_p1curr_q[0]_i_8_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.844 f  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=4, routed)           0.449    14.293    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.417 r  game/alu/adder/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.417    game/alu_n_0
    SLICE_X54Y65         FDRE                                         r  game/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.436    14.840    game/clk_IBUF_BUFG
    SLICE_X54Y65         FDRE                                         r  game/M_st_win_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y65         FDRE (Setup_fdre_C_D)        0.077    15.140    game/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.195ns  (logic 4.856ns (52.811%)  route 4.339ns (47.189%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[6])
                                                      3.656    11.605 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.991    12.596    game/alu/adder/s0_n_99
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.720 f  game/alu/adder/M_st_p1curr_q[0]_i_14/O
                         net (fo=1, routed)           0.453    13.173    game/alu/adder/M_st_p1curr_q[0]_i_14_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.297 f  game/alu/adder/M_st_p1curr_q[0]_i_8/O
                         net (fo=1, routed)           0.423    13.720    game/alu/adder/M_st_p1curr_q[0]_i_8_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.844 f  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=4, routed)           0.362    14.206    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.124    14.330 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.330    game/alu_n_8
    SLICE_X56Y64         FDRE                                         r  game/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.438    14.842    game/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.271    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X56Y64         FDRE (Setup_fdre_C_D)        0.077    15.155    game/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -14.330    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 4.856ns (53.902%)  route 4.153ns (46.098%))
  Logic Levels:           7  (DSP48E1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[6])
                                                      3.656    11.605 f  game/alu/adder/s0/P[6]
                         net (fo=2, routed)           0.991    12.596    game/alu/adder/s0_n_99
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    12.720 f  game/alu/adder/M_st_p1curr_q[0]_i_14/O
                         net (fo=1, routed)           0.453    13.173    game/alu/adder/M_st_p1curr_q[0]_i_14_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.124    13.297 f  game/alu/adder/M_st_p1curr_q[0]_i_8/O
                         net (fo=1, routed)           0.423    13.720    game/alu/adder/M_st_p1curr_q[0]_i_8_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.124    13.844 f  game/alu/adder/M_st_p1curr_q[0]_i_4/O
                         net (fo=4, routed)           0.176    14.020    game/alu/adder/M_st_p1curr_q[0]_i_4_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    14.144 r  game/alu/adder/M_st_p1acc_q[0]_i_1/O
                         net (fo=2, routed)           0.000    14.144    game/M_alu_out[0]
    SLICE_X55Y65         FDRE                                         r  game/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.436    14.840    game/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDRE (Setup_fdre_C_D)        0.031    15.094    game/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.144    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.608ns  (logic 4.608ns (53.533%)  route 4.000ns (46.467%))
  Logic Levels:           5  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[4])
                                                      3.656    11.605 r  game/alu/adder/s0/P[4]
                         net (fo=2, routed)           1.176    12.781    game/alu/adder/s0_n_101
    SLICE_X51Y65         LUT4 (Prop_lut4_I0_O)        0.124    12.905 r  game/alu/adder/M_st_p1acc_q[4]_i_1/O
                         net (fo=4, routed)           0.714    13.619    game/alu/adder/s0_0[4]
    SLICE_X56Y67         LUT5 (Prop_lut5_I0_O)        0.124    13.743 r  game/alu/adder/M_st_p2curr_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.743    game/alu_n_4
    SLICE_X56Y67         FDRE                                         r  game/M_st_p2curr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.435    14.839    game/clk_IBUF_BUFG
    SLICE_X56Y67         FDRE                                         r  game/M_st_p2curr_q_reg[4]/C
                         clock pessimism              0.271    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)        0.077    15.152    game/M_st_p2curr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 4.608ns (53.658%)  route 3.980ns (46.342%))
  Logic Levels:           5  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656    11.605 r  game/alu/adder/s0/P[7]
                         net (fo=2, routed)           1.149    12.754    game/alu/adder/s0_n_98
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.878 r  game/alu/adder/M_st_p1acc_q[7]_i_1/O
                         net (fo=4, routed)           0.721    13.599    game/alu/adder/s0_0[7]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.124    13.723 r  game/alu/adder/M_st_p1curr_q[7]_i_2/O
                         net (fo=1, routed)           0.000    13.723    game/alu_n_9
    SLICE_X56Y69         FDRE                                         r  game/M_st_p1curr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.432    14.836    game/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  game/M_st_p1curr_q_reg[7]/C
                         clock pessimism              0.271    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X56Y69         FDRE (Setup_fdre_C_D)        0.077    15.149    game/M_st_p1curr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.578ns  (logic 4.608ns (53.716%)  route 3.970ns (46.284%))
  Logic Levels:           5  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[4])
                                                      3.656    11.605 r  game/alu/adder/s0/P[4]
                         net (fo=2, routed)           1.176    12.781    game/alu/adder/s0_n_101
    SLICE_X51Y65         LUT4 (Prop_lut4_I0_O)        0.124    12.905 r  game/alu/adder/M_st_p1acc_q[4]_i_1/O
                         net (fo=4, routed)           0.684    13.589    game/alu/adder/s0_0[4]
    SLICE_X56Y68         LUT5 (Prop_lut5_I0_O)        0.124    13.713 r  game/alu/adder/M_st_p1curr_q[4]_i_1/O
                         net (fo=1, routed)           0.000    13.713    game/alu_n_12
    SLICE_X56Y68         FDRE                                         r  game/M_st_p1curr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.433    14.837    game/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  game/M_st_p1curr_q_reg[4]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)        0.079    15.152    game/M_st_p1curr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.379ns  (logic 4.484ns (53.513%)  route 3.895ns (46.487%))
  Logic Levels:           4  (DSP48E1=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656    11.605 r  game/alu/adder/s0/P[7]
                         net (fo=2, routed)           1.149    12.754    game/alu/adder/s0_n_98
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.878 r  game/alu/adder/M_st_p1acc_q[7]_i_1/O
                         net (fo=4, routed)           0.636    13.514    game/M_alu_out[7]
    SLICE_X55Y65         FDRE                                         r  game/M_st_p2acc_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.436    14.840    game/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  game/M_st_p2acc_q_reg[7]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X55Y65         FDRE (Setup_fdre_C_D)       -0.067    14.996    game/M_st_p2acc_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 4.608ns (54.476%)  route 3.851ns (45.524%))
  Logic Levels:           5  (DSP48E1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          1.252     6.843    game/M_st_p1acc_d
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124     6.967 r  game/s0_i_18/O
                         net (fo=3, routed)           0.320     7.287    game/alu/adder/s0_2
    SLICE_X56Y66         LUT4 (Prop_lut4_I0_O)        0.124     7.411 r  game/alu/adder/s0_i_7/O
                         net (fo=1, routed)           0.538     7.949    game/alu/adder/M_alu_b[1]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_B[1]_P[7])
                                                      3.656    11.605 r  game/alu/adder/s0/P[7]
                         net (fo=2, routed)           1.149    12.754    game/alu/adder/s0_n_98
    SLICE_X54Y66         LUT4 (Prop_lut4_I0_O)        0.124    12.878 r  game/alu/adder/M_st_p1acc_q[7]_i_1/O
                         net (fo=4, routed)           0.592    13.470    game/alu/adder/s0_0[7]
    SLICE_X57Y68         LUT5 (Prop_lut5_I0_O)        0.124    13.594 r  game/alu/adder/M_st_p2curr_q[7]_i_2/O
                         net (fo=1, routed)           0.000    13.594    game/alu_n_1
    SLICE_X57Y68         FDRE                                         r  game/M_st_p2curr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.433    14.837    game/clk_IBUF_BUFG
    SLICE_X57Y68         FDRE                                         r  game/M_st_p2curr_q_reg[7]/C
                         clock pessimism              0.271    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X57Y68         FDRE (Setup_fdre_C_D)        0.032    15.105    game/M_st_p2curr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  1.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.817%)  route 0.069ns (27.183%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.069     1.734    game/diceroll/random_number/M_x_q[26]
    SLICE_X62Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.779 r  game/diceroll/random_number/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.779    game/diceroll/random_number/M_w_q[26]_i_1_n_0
    SLICE_X62Y74         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.847     2.037    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y74         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X62Y74         FDSE (Hold_fdse_C_D)         0.092     1.629    game/diceroll/random_number/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.719%)  route 0.081ns (30.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.081     1.746    game/diceroll/random_number/M_x_q[7]
    SLICE_X62Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  game/diceroll/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.791    game/diceroll/random_number/M_w_q[7]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.847     2.037    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.092     1.629    game/diceroll/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_x_q_reg[9]/Q
                         net (fo=4, routed)           0.083     1.751    game/diceroll/random_number/M_x_q[9]
    SLICE_X62Y72         LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  game/diceroll/random_number/M_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.796    game/diceroll/random_number/M_w_q[12]_i_1_n_0
    SLICE_X62Y72         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y72         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y72         FDSE (Hold_fdse_C_D)         0.092     1.632    game/diceroll/random_number/M_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.082     1.747    game/diceroll/random_number/M_x_q[7]
    SLICE_X62Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  game/diceroll/random_number/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.792    game/diceroll/random_number/M_w_q[18]_i_1_n_0
    SLICE_X62Y74         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.847     2.037    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X62Y74         FDRE (Hold_fdre_C_D)         0.091     1.628    game/diceroll/random_number/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.216%)  route 0.124ns (46.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.581     1.525    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y73         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.141     1.666 r  game/diceroll/random_number/M_w_q_reg[9]/Q
                         net (fo=2, routed)           0.124     1.790    game/diceroll/random_number/M_w_q_reg_n_0_[9]
    SLICE_X63Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.850     2.040    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[9]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.076     1.616    game/diceroll/random_number/M_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_w_q_reg[5]/Q
                         net (fo=2, routed)           0.123     1.788    game/diceroll/random_number/M_w_q_reg_n_0_[5]
    SLICE_X61Y75         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y75         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[5]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X61Y75         FDSE (Hold_fdse_C_D)         0.076     1.612    game/diceroll/random_number/M_z_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_z_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_y_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.581     1.525    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game/diceroll/random_number/M_z_q_reg[15]/Q
                         net (fo=1, routed)           0.101     1.767    game/diceroll/random_number/M_z_q[15]
    SLICE_X64Y73         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.848     2.038    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[15]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.052     1.590    game/diceroll/random_number/M_y_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_w_q_reg[7]/Q
                         net (fo=2, routed)           0.123     1.788    game/diceroll/random_number/M_w_q_reg_n_0_[7]
    SLICE_X63Y73         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.848     2.038    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[7]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.071     1.609    game/diceroll/random_number/M_z_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.615%)  route 0.122ns (46.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.579     1.523    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y75         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  game/diceroll/random_number/M_w_q_reg[24]/Q
                         net (fo=3, routed)           0.122     1.786    game/diceroll/random_number/M_w_q_reg_n_0_[24]
    SLICE_X61Y75         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y75         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[24]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X61Y75         FDRE (Hold_fdre_C_D)         0.071     1.607    game/diceroll/random_number/M_z_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y73         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDSE (Prop_fdse_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_w_q_reg[17]/Q
                         net (fo=2, routed)           0.123     1.788    game/diceroll/random_number/M_w_q_reg_n_0_[17]
    SLICE_X59Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.849     2.038    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[17]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.070     1.609    game/diceroll/random_number/M_z_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X54Y63   game/FSM_onehot_M_game_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y67   game/FSM_onehot_M_game_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y63   game/FSM_onehot_M_game_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y63   game/FSM_onehot_M_game_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y63   game/FSM_onehot_M_game_q_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   game/FSM_onehot_M_game_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   game/FSM_onehot_M_game_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   game/FSM_onehot_M_game_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   game/FSM_onehot_M_game_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   game/FSM_onehot_M_game_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X54Y63   game/FSM_onehot_M_game_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   game/FSM_onehot_M_game_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y67   game/FSM_onehot_M_game_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y64   game/FSM_onehot_M_game_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.494ns  (logic 4.637ns (34.360%)  route 8.857ns (65.640%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.685    10.476    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I2_O)        0.152    10.628 r  game/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.220    14.848    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.781    18.629 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.629    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.370ns  (logic 4.397ns (32.883%)  route 8.974ns (67.117%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 f  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 f  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 f  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.282    10.073    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X51Y64         LUT4 (Prop_lut4_I3_O)        0.124    10.197 r  game/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.740    14.937    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    18.505 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.505    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.331ns  (logic 4.392ns (32.947%)  route 8.939ns (67.053%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.685    10.476    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I0_O)        0.124    10.600 r  game/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.302    14.902    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    18.466 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.466    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.329ns  (logic 4.643ns (34.833%)  route 8.686ns (65.167%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.527    10.318    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.470 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.207    14.677    io_seg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.787    18.464 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.464    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.178ns  (logic 4.632ns (35.148%)  route 8.546ns (64.852%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.527    10.318    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I1_O)        0.152    10.470 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.067    14.537    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.776    18.313 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.313    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.119ns  (logic 4.396ns (33.509%)  route 8.723ns (66.491%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.527    10.318    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X48Y45         LUT4 (Prop_lut4_I1_O)        0.124    10.442 r  game/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.243    14.686    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    18.254 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.254    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.616ns  (logic 4.399ns (34.867%)  route 8.217ns (65.133%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.528     9.320    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X54Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.444 r  game/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.736    14.180    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    17.751 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.751    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.948ns  (logic 4.607ns (38.556%)  route 7.341ns (61.444%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.551     5.135    game/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=55, routed)          2.334     7.925    game/M_st_p1acc_d
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.124     8.049 r  game/M_st_p1curr_q[7]_i_1/O
                         net (fo=9, routed)           0.619     8.667    game/M_st_p1curr_d
    SLICE_X54Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.791 r  game/io_led_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           1.370    10.162    game/io_led_OBUF[7]_inst_i_2_n_0
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.149    10.311 r  game/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.019    13.329    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.754    17.083 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.083    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.819ns  (logic 4.760ns (40.273%)  route 7.059ns (59.727%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.554     5.138    game/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  game/FSM_onehot_M_game_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 r  game/FSM_onehot_M_game_q_reg[9]/Q
                         net (fo=19, routed)          1.868     7.484    game/FSM_onehot_M_game_q_reg_n_0_[9]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.324     7.808 r  game/M_st_p2curr_q[0]_i_2/O
                         net (fo=2, routed)           0.708     8.516    game/M_st_p2curr_q[0]_i_2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.331     8.847 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=16, routed)          1.378    10.225    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X57Y66         LUT2 (Prop_lut2_I1_O)        0.124    10.349 r  game/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.105    13.454    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.957 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.957    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.417ns  (logic 5.037ns (44.118%)  route 6.380ns (55.882%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.554     5.138    game/clk_IBUF_BUFG
    SLICE_X54Y64         FDRE                                         r  game/FSM_onehot_M_game_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 r  game/FSM_onehot_M_game_q_reg[9]/Q
                         net (fo=19, routed)          1.868     7.484    game/FSM_onehot_M_game_q_reg_n_0_[9]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.324     7.808 r  game/M_st_p2curr_q[0]_i_2/O
                         net (fo=2, routed)           0.708     8.516    game/M_st_p2curr_q[0]_i_2_n_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I3_O)        0.331     8.847 f  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=16, routed)          1.403    10.250    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X56Y68         LUT2 (Prop_lut2_I1_O)        0.150    10.400 r  game/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.401    12.801    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.754    16.555 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.555    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.435ns (67.284%)  route 0.698ns (32.716%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  game/M_st_p2curr_q_reg[0]/Q
                         net (fo=3, routed)           0.317     1.987    game/M_st_p2curr_q[0]
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.045     2.032 r  game/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.381     2.412    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.638 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.638    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.172ns  (logic 1.408ns (64.835%)  route 0.764ns (35.165%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.563     1.507    game/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  game/M_st_p2curr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game/M_st_p2curr_q_reg[2]/Q
                         net (fo=3, routed)           0.390     2.038    game/M_st_p2curr_q[2]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.045     2.083 r  game/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.457    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.679 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.679    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.181ns  (logic 1.434ns (65.763%)  route 0.747ns (34.237%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.504    game/clk_IBUF_BUFG
    SLICE_X55Y65         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game/M_st_p2acc_q_reg[0]/Q
                         net (fo=2, routed)           0.253     1.898    game/M_st_p2acc_q[0]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.943 r  game/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.436    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.685 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.685    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.472ns (65.814%)  route 0.765ns (34.186%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game/M_st_p2curr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2curr_q_reg[3]/Q
                         net (fo=3, routed)           0.374     2.021    game/M_st_p2curr_q[3]
    SLICE_X58Y61         LUT2 (Prop_lut2_I0_O)        0.046     2.067 r  game/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.391     2.457    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.285     3.743 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.743    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.472ns (65.475%)  route 0.776ns (34.525%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game/M_st_p2curr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  game/M_st_p2curr_q_reg[1]/Q
                         net (fo=3, routed)           0.445     2.092    game/M_st_p2curr_q[1]
    SLICE_X58Y65         LUT2 (Prop_lut2_I0_O)        0.042     2.134 r  game/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.465    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.289     3.753 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.753    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.501ns (64.576%)  route 0.823ns (35.424%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.504    game/clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  game/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game/M_st_p2acc_q_reg[1]/Q
                         net (fo=2, routed)           0.313     1.958    game/M_st_p2acc_q[1]
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.043     2.001 r  game/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.510     2.511    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.317     3.828 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.828    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.444ns (61.843%)  route 0.891ns (38.157%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.504    game/clk_IBUF_BUFG
    SLICE_X56Y67         FDRE                                         r  game/M_st_p2curr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  game/M_st_p2curr_q_reg[4]/Q
                         net (fo=3, routed)           0.431     2.099    game/M_st_p2curr_q[4]
    SLICE_X58Y63         LUT2 (Prop_lut2_I0_O)        0.045     2.144 r  game/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.459     2.603    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.838 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.838    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.501ns (64.138%)  route 0.840ns (35.862%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.562     1.506    game/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  game/M_st_p2curr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  game/M_st_p2curr_q_reg[5]/Q
                         net (fo=3, routed)           0.407     2.076    game/M_st_p2curr_q[5]
    SLICE_X58Y63         LUT2 (Prop_lut2_I0_O)        0.046     2.122 r  game/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.555    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.291     3.847 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.847    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_turn_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.491ns (63.112%)  route 0.872ns (36.888%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.560     1.504    game/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  game/M_st_turn_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  game/M_st_turn_q_reg[0]/Q
                         net (fo=3, routed)           0.201     1.846    game/M_st_turn_q
    SLICE_X51Y64         LUT2 (Prop_lut2_I1_O)        0.046     1.892 r  game/io_led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.671     2.562    io_led_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.304     3.867 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.867    io_led[7]
    F3                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.431ns (59.510%)  route 0.974ns (40.490%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.559     1.503    game/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  game/M_st_p2acc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  game/M_st_p2acc_q_reg[4]/Q
                         net (fo=3, routed)           0.389     2.032    game/M_st_p2acc_q[4]
    SLICE_X58Y67         LUT2 (Prop_lut2_I0_O)        0.045     2.077 r  game/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.662    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.907 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.907    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_currdice_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.489ns (23.389%)  route 4.877ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.877     6.366    game/io_button_IBUF[1]
    SLICE_X57Y65         FDRE                                         r  game/M_st_currdice_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.437     4.841    game/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  game/M_st_currdice_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_currdice_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.489ns (23.389%)  route 4.877ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.877     6.366    game/io_button_IBUF[1]
    SLICE_X57Y65         FDRE                                         r  game/M_st_currdice_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.437     4.841    game/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  game/M_st_currdice_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.489ns (23.389%)  route 4.877ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.877     6.366    game/io_button_IBUF[1]
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.437     4.841    game/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.489ns (23.389%)  route 4.877ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.877     6.366    game/io_button_IBUF[1]
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.437     4.841    game/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 1.489ns (23.389%)  route 4.877ns (76.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.877     6.366    game/io_button_IBUF[1]
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.437     4.841    game/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  game/M_st_p1curr_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1acc_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.489ns (25.070%)  route 4.450ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.450     5.939    game/io_button_IBUF[1]
    SLICE_X56Y63         FDRE                                         r  game/M_st_p1acc_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.438     4.842    game/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  game/M_st_p1acc_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1acc_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.489ns (25.070%)  route 4.450ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.450     5.939    game/io_button_IBUF[1]
    SLICE_X56Y63         FDRE                                         r  game/M_st_p1acc_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.438     4.842    game/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  game/M_st_p1acc_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1acc_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.489ns (25.070%)  route 4.450ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.450     5.939    game/io_button_IBUF[1]
    SLICE_X56Y63         FDRE                                         r  game/M_st_p1acc_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.438     4.842    game/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  game/M_st_p1acc_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p2curr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.489ns (25.070%)  route 4.450ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.450     5.939    game/io_button_IBUF[1]
    SLICE_X57Y63         FDRE                                         r  game/M_st_p2curr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.438     4.842    game/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game/M_st_p2curr_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p2curr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.939ns  (logic 1.489ns (25.070%)  route 4.450ns (74.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         4.450     5.939    game/io_button_IBUF[1]
    SLICE_X57Y63         FDRE                                         r  game/M_st_p2curr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         1.438     4.842    game/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  game/M_st_p2curr_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            game/p2hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.268ns (33.092%)  route 0.543ns (66.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.543     0.811    game/p2hold/sync/io_button_IBUF[0]
    SLICE_X64Y80         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.853     2.043    game/p2hold/sync/clk_IBUF_BUFG
    SLICE_X64Y80         FDRE                                         r  game/p2hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.257ns (30.484%)  route 0.585ns (69.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.585     0.842    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y77         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.849     2.038    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y77         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.257ns (30.484%)  route 0.585ns (69.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.585     0.842    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y77         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.849     2.038    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y77         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            game/p1roll/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.270ns (30.922%)  route 0.602ns (69.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.602     0.872    game/p1roll/sync/io_button_IBUF[0]
    SLICE_X62Y79         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.852     2.042    game/p1roll/sync/clk_IBUF_BUFG
    SLICE_X62Y79         FDRE                                         r  game/p1roll/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game/p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.260ns (28.452%)  route 0.653ns (71.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.653     0.913    game/p1hold/sync/io_button_IBUF[0]
    SLICE_X62Y71         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.851     2.041    game/p1hold/sync/clk_IBUF_BUFG
    SLICE_X62Y71         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.257ns (27.789%)  route 0.667ns (72.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.667     0.924    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y76         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.257ns (27.789%)  route 0.667ns (72.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.667     0.924    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X61Y76         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.924ns  (logic 0.257ns (27.789%)  route 0.667ns (72.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.667     0.924    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X61Y76         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y76         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.257ns (24.699%)  route 0.782ns (75.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.782     1.039    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X59Y75         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[11]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.257ns (24.699%)  route 0.782ns (75.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=207, routed)         0.782     1.039    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X59Y75         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=303, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y75         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[16]/C





