Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Nov 08 10:48:58 2017
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1000
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 1000       |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.024 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.032 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.063 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.136 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.141 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.202 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.204 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.213 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.286 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.326 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.341 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.463 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.515 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.518 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.707 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.818 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.845 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.964 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.985 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -19.387 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -19.408 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -19.428 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -19.458 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -19.493 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -19.513 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -19.518 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -19.522 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -19.546 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -19.554 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -19.555 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -19.622 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -19.628 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -19.667 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -19.669 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -19.670 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -19.673 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -19.713 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -19.720 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -19.738 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -19.741 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -19.745 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -19.761 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -19.769 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -19.771 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -19.790 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -19.800 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -19.810 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -19.812 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -19.817 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -19.819 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -19.821 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -19.829 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -19.830 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -19.830 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -19.831 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -19.843 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -19.846 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -19.849 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -19.853 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -19.855 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -19.861 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -19.866 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -19.867 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -19.868 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -19.877 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -19.880 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -19.881 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -19.887 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -19.889 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -19.896 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -19.905 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -19.908 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -19.908 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -19.912 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -19.915 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -19.915 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -19.917 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -19.917 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -19.920 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -19.925 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -19.926 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -19.928 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -19.928 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -19.941 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -19.944 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -19.945 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -19.946 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -19.949 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -19.949 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -19.949 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -19.949 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -19.950 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -19.950 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -19.951 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -19.953 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -19.955 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -19.955 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -19.956 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -19.959 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -19.960 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -19.965 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -19.969 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -19.970 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -19.971 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -19.972 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -19.974 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -19.978 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -19.981 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -19.983 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -19.984 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -19.984 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -19.987 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -19.993 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -19.996 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -19.998 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -2.005 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -2.113 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -2.115 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -2.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -2.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -2.216 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -2.297 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -2.343 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -2.366 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -2.505 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -2.605 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -2.605 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -2.612 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][24]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -2.647 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -2.647 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -2.647 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -2.648 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -2.662 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -2.662 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -2.662 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -2.662 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][11]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][13]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -2.677 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][14]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -2.780 ns between design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][10]/R (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -2.796 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -2.991 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -2.991 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -2.991 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -2.991 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -20.000 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -20.000 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -20.001 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -20.002 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -20.006 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -20.014 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -20.017 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -20.028 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -20.033 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -20.037 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -20.037 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -20.039 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -20.039 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -20.045 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -20.045 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -20.045 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -20.046 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -20.047 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -20.049 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -20.049 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -20.052 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -20.052 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -20.052 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -20.054 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -20.056 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -20.057 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -20.058 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -20.059 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -20.061 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -20.069 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -20.069 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -20.074 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -20.077 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -20.078 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -20.078 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -20.079 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -20.079 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -20.079 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -20.081 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -20.082 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -20.082 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -20.083 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -20.086 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -20.087 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -20.088 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -20.091 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -20.094 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -20.096 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -20.105 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -20.109 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -20.112 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -20.115 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -20.119 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -20.119 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -20.121 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -20.121 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -20.125 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -20.126 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -20.126 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -20.128 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -20.130 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -20.131 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -20.131 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -20.132 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -20.132 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -20.132 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -20.136 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -20.137 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -20.138 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -20.143 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -20.143 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -20.143 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -20.144 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -20.147 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -20.148 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -20.150 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -20.155 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -20.158 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -20.158 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -20.163 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -20.165 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -20.167 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -20.167 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -20.168 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -20.169 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -20.169 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -20.170 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -20.170 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -20.172 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -20.172 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -20.174 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -20.174 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -20.175 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -20.190 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -20.190 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -20.191 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -20.192 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -20.192 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -20.194 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -20.196 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -20.196 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -20.198 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -20.200 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -20.200 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -20.201 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -20.206 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -20.206 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -20.207 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -20.211 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -20.213 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -20.216 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -20.216 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -20.217 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -20.217 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -20.220 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -20.224 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -20.225 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -20.226 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -20.229 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -20.229 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -20.234 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -20.234 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -20.236 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -20.239 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -20.241 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -20.243 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -20.245 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -20.247 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -20.251 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -20.253 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -20.254 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -20.254 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -20.255 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -20.256 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -20.256 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -20.256 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -20.256 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -20.256 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -20.257 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -20.257 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -20.257 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -20.257 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -20.257 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -20.258 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -20.258 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -20.260 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -20.260 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -20.262 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -20.262 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -20.263 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -20.264 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -20.265 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -20.266 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -20.268 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -20.272 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -20.273 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -20.279 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -20.280 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -20.280 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -20.281 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -20.281 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -20.281 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -20.282 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -20.283 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -20.287 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -20.288 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -20.288 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -20.289 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -20.289 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -20.290 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -20.293 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -20.293 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -20.295 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -20.295 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -20.296 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -20.300 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -20.301 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -20.302 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -20.302 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -20.304 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -20.305 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -20.307 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -20.309 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -20.314 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -20.314 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -20.314 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -20.316 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -20.319 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -20.322 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -20.324 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -20.324 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -20.328 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -20.329 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -20.329 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -20.330 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -20.332 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -20.334 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -20.337 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -20.339 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -20.341 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -20.345 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -20.346 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -20.348 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -20.349 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -20.351 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -20.353 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -20.354 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -20.355 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -20.357 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -20.361 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -20.363 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -20.364 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -20.364 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -20.365 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -20.367 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -20.368 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -20.371 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -20.371 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -20.371 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -20.371 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -20.373 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -20.373 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -20.373 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -20.376 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -20.376 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -20.376 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -20.377 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -20.377 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -20.381 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -20.382 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -20.382 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -20.384 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -20.384 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -20.387 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -20.388 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -20.389 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -20.390 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -20.392 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -20.394 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -20.394 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -20.396 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -20.396 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -20.396 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -20.398 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -20.399 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -20.399 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -20.404 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -20.404 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -20.404 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -20.406 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -20.406 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -20.407 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -20.408 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -20.409 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -20.409 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -20.410 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -20.412 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -20.413 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -20.413 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -20.414 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -20.414 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -20.414 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -20.415 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -20.415 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -20.416 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -20.416 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -20.417 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -20.419 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -20.419 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -20.419 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -20.419 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -20.421 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -20.423 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[14][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -20.425 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -20.425 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -20.428 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -20.428 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -20.430 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -20.430 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -20.435 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -20.435 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -20.435 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -20.435 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -20.436 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -20.437 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -20.439 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -20.439 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -20.442 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -20.443 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -20.443 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -20.444 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -20.444 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[36][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -20.446 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -20.447 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -20.447 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -20.448 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -20.449 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -20.457 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -20.457 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -20.458 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -20.462 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -20.463 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -20.467 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -20.468 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -20.469 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -20.470 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -20.472 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -20.473 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -20.474 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -20.474 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -20.476 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -20.476 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -20.476 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -20.482 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -20.485 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -20.489 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -20.490 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -20.495 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -20.497 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -20.498 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -20.500 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -20.501 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -20.502 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -20.503 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -20.506 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -20.507 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -20.507 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -20.509 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -20.509 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -20.510 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -20.511 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -20.511 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -20.514 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -20.514 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -20.515 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -20.515 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -20.517 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -20.519 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -20.519 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -20.519 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -20.520 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -20.522 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -20.523 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -20.523 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -20.527 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -20.528 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -20.528 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -20.529 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[28][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -20.529 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -20.531 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -20.534 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -20.536 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -20.536 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -20.540 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -20.543 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -20.550 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -20.552 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -20.553 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -20.554 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -20.555 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -20.556 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -20.556 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -20.557 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -20.558 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -20.559 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -20.561 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -20.562 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -20.565 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -20.569 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -20.569 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -20.570 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -20.571 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[20][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -20.571 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -20.572 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -20.576 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -20.577 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -20.578 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -20.578 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -20.579 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -20.582 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -20.582 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -20.583 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -20.585 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -20.585 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -20.586 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -20.587 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -20.588 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -20.588 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -20.588 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -20.588 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -20.591 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -20.597 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -20.598 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -20.599 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -20.602 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -20.606 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -20.606 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[30][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -20.608 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -20.610 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -20.611 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -20.613 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -20.613 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -20.614 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -20.615 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -20.618 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -20.619 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -20.620 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -20.621 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -20.623 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -20.624 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -20.625 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -20.627 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -20.627 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -20.629 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -20.630 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -20.631 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -20.632 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -20.633 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[23][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -20.635 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -20.635 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -20.635 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -20.636 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -20.639 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -20.639 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -20.640 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -20.641 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -20.641 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -20.644 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -20.646 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -20.646 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -20.649 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -20.653 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -20.655 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -20.656 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -20.656 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -20.658 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -20.665 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -20.666 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -20.667 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -20.668 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -20.669 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -20.671 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -20.681 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -20.682 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -20.682 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -20.685 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -20.685 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -20.687 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -20.698 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -20.698 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][24]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -20.700 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -20.702 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -20.706 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -20.708 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -20.709 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -20.715 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -20.715 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -20.718 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -20.719 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -20.721 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -20.724 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -20.724 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[38][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -20.728 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -20.728 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -20.729 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -20.731 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -20.732 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -20.734 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -20.735 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -20.735 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -20.737 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -20.737 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -20.737 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -20.740 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -20.740 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -20.744 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -20.748 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -20.749 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -20.749 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -20.750 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -20.750 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -20.750 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -20.752 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -20.753 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -20.761 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -20.766 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -20.766 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -20.769 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -20.769 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -20.772 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -20.776 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -20.776 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -20.776 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -20.778 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -20.780 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -20.780 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -20.780 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -20.781 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -20.784 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -20.788 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -20.788 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -20.794 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -20.796 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -20.797 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -20.797 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -20.797 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -20.798 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -20.799 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -20.800 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -20.802 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -20.805 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -20.807 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -20.808 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -20.809 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -20.810 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -20.811 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -20.812 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -20.814 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -20.820 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -20.823 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -20.825 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -20.828 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -20.829 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -20.834 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -20.834 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -20.835 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[31][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -20.842 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -20.846 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -20.846 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -20.847 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -20.849 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -20.851 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -20.851 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -20.851 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -20.852 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -20.853 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -20.858 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -20.858 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -20.859 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -20.860 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -20.862 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][17]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -20.866 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -20.870 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -20.870 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -20.870 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[33][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -20.871 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -20.871 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[35][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -20.872 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -20.874 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][18]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -20.876 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -20.877 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -20.879 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -20.881 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -20.884 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -20.886 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -20.886 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -20.887 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[34][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -20.892 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -20.896 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -20.899 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -20.899 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[32][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -20.900 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[18][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -20.903 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -20.906 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -20.908 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[16][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -20.913 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -20.916 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -20.918 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -20.919 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[15][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -20.922 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -20.923 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -20.926 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -20.926 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -20.926 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -20.931 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -20.937 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -20.937 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -20.941 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -20.946 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -20.950 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -20.956 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -20.960 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -20.962 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -20.964 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -20.971 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -20.973 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][23]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -20.976 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -20.980 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -20.991 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -20.992 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -20.994 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -20.997 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -20.998 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -20.999 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -21.007 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -21.008 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -21.008 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][21]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -21.015 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -21.018 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -21.020 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -21.021 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -21.024 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -21.026 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -21.029 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -21.030 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -21.037 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -21.039 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -21.040 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -21.044 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -21.052 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -21.054 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -21.054 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -21.055 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -21.056 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -21.061 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -21.061 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -21.063 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -21.064 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -21.066 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -21.066 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -21.068 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -21.068 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -21.070 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][20]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -21.086 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -21.092 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -21.096 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -21.098 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -21.100 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -21.102 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -21.103 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -21.105 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][22]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -21.108 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -21.117 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -21.119 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -21.130 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][19]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -21.132 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -21.132 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -21.132 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -21.133 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -21.133 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -21.133 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -21.134 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -21.136 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -21.147 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -21.147 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -21.150 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -21.159 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -21.162 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -21.166 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -21.170 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -21.172 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -21.177 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -21.180 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -21.181 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -21.188 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[13][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -21.196 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -21.201 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -21.206 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -21.208 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -21.214 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -21.217 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -21.225 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -21.227 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -21.234 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -21.236 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -21.239 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -21.240 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -21.261 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -21.264 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -21.265 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -21.267 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -21.269 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[17][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -21.280 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -21.282 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[24][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -21.282 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -21.306 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -21.317 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[25][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -21.319 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -21.320 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -21.321 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -21.325 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -21.330 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -21.336 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -21.337 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -21.341 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -21.344 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -21.352 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -21.355 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -21.360 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -21.360 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -21.373 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -21.377 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[21][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -21.381 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[2][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -21.394 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -21.405 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -21.407 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -21.409 ns between design_1_i/nnip_0/inst/retrrt/S0/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -21.440 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][16]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -21.450 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[26][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -21.463 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -21.472 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -21.480 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[19][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -21.491 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[27][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -21.493 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -21.495 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -21.501 ns between design_1_i/nnip_0/inst/retrrt/S1/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[22][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -21.507 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -21.565 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -21.571 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -21.665 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -21.674 ns between design_1_i/nnip_0/inst/retrrt/S2/Y_reg_reg[1]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[37][12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -21.933 ns between design_1_i/nnip_0/inst/retrrt/S3/Y_reg_reg[0]/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[39][13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -3.076 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -3.090 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -3.117 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -3.163 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -3.163 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -3.163 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -3.167 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[0][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -3.234 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -3.254 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -3.372 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[1][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -3.385 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -3.385 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -3.385 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -3.444 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -3.444 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -3.444 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -3.522 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -3.522 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -3.522 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -3.849 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -3.993 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -4.037 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -4.037 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -4.037 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[11][22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -4.074 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -4.074 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[10][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -4.848 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -4.848 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -4.848 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][8]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -4.848 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -4.851 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][21]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -4.851 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][22]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -4.972 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][20]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -4.994 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -5.111 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -5.111 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -5.111 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][4]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][6]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][7]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -5.273 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][16]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -5.413 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][12]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -5.413 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -5.413 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][14]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -5.413 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -5.698 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][0]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -5.698 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][1]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -5.698 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][2]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -5.698 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][3]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -5.843 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[12][5]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -6.308 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][23]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -6.465 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][19]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -6.474 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][10]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][11]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][13]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][15]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -6.477 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][9]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -6.513 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][17]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -6.513 ns between design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/C (clocked by clk_fpga_0) and design_1_i/nnip_0/inst/W_reg[29][18]/CE (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


