
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000193                       # Number of seconds simulated
sim_ticks                                   193453500                       # Number of ticks simulated
final_tick                                  193453500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224640                       # Simulator instruction rate (inst/s)
host_op_rate                                   227852                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41863721                       # Simulator tick rate (ticks/s)
host_mem_usage                                 635776                       # Number of bytes of host memory used
host_seconds                                     4.62                       # Real time elapsed on the host
sim_insts                                     1038060                       # Number of instructions simulated
sim_ops                                       1052907                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           37440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              99456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         6720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           105                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                105                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          193534880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          320573161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             514108041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     193534880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        193534880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        34737030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34737030                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        34737030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         193534880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         320573161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            548845071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        105                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1555                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      105                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  96704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   99520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6720                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     44                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               30                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     193446000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1555                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  105                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    416.945148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   246.969193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.531187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     28.69%     28.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           49     20.68%     49.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      8.86%     58.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      6.75%     64.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.64%     69.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.38%     73.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      3.38%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      2.53%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           50     21.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          237                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    117.609886                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    513.065785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            3     60.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.600000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.559480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.341641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                4     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     11676750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                40008000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    7555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7727.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26477.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       499.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        27.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    514.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      70                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     116533.73                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1413720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   771375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 9594000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 155520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             53482815                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             65355000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              142977870                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            764.112524                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    109944500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      72626500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1201200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 174960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             12205440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             30021615                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             85935000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              129900450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            694.223244                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    144493750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       6240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      38079750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   78916                       # Number of BP lookups
system.cpu.branchPred.condPredicted             76879                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2595                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                77038                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   73998                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.053895                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     791                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.numCycles                           386908                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             155260                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1096638                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       78916                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              74789                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        196365                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5293                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.CacheLines                    142770                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   603                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             354272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.145809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.673447                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   198829     56.12%     56.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3041      0.86%     56.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2568      0.72%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      694      0.20%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3934      1.11%     59.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      620      0.18%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2341      0.66%     59.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    66629     18.81%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    75616     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               354272                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.203966                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.834364                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   152082                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 46711                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    151250                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1863                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2366                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  847                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   297                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1108206                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1030                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2366                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   154950                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5007                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6758                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    150178                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 35013                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1093443                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   138                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    135                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    299                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  33988                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1421766                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5397278                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1800235                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1371342                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    50424                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                119                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     10208                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               274656                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               25879                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3839                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              499                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1078685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 251                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1071248                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                38                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           26029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        77322                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        354272                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.023801                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.668231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               65350     18.45%     18.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67740     19.12%     37.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13623      3.85%     41.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              122111     34.47%     75.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10803      3.05%     78.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6583      1.86%     80.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3623      1.02%     81.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3448      0.97%     82.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               60991     17.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          354272                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      23      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  59206     99.35%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    177      0.30%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   190      0.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                576841     53.85%     53.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               195347     18.24%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               274010     25.58%     97.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               25047      2.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1071248                       # Type of FU issued
system.cpu.iq.rate                           2.768741                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59596                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.055632                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2556341                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1104992                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1061159                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  61                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1130811                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      33                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              139                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         9253                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1377                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          115                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            55                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2366                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2340                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2452                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1078944                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               216                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                274656                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                25879                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                111                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2417                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             57                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1873                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          536                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2409                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1067096                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                272099                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4152                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                       296978                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    74051                       # Number of branches executed
system.cpu.iew.exec_stores                      24879                       # Number of stores executed
system.cpu.iew.exec_rate                     2.758010                       # Inst execution rate
system.cpu.iew.wb_sent                        1061493                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1061187                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    886065                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1230059                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       2.742737                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.720343                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           26040                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2315                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       350559                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.003509                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.964372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        66442     18.95%     18.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       129668     36.99%     55.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14102      4.02%     59.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2690      0.77%     60.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3968      1.13%     61.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63726     18.18%     80.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         3502      1.00%     81.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          237      0.07%     81.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        66224     18.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       350559                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1038060                       # Number of instructions committed
system.cpu.commit.committedOps                1052907                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         289905                       # Number of memory references committed
system.cpu.commit.loads                        265403                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                      73116                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    980259                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  269                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           567778     53.92%     53.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          195221     18.54%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          265403     25.21%     97.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          24502      2.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1052907                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 66224                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1363099                       # The number of ROB reads
system.cpu.rob.rob_writes                     2161622                       # The number of ROB writes
system.cpu.timesIdled                             387                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           32636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1038060                       # Number of Instructions Simulated
system.cpu.committedOps                       1052907                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.372722                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.372722                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.682963                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.682963                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1749494                       # number of integer regfile reads
system.cpu.int_regfile_writes                  955519                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   4000755                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   424838                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  292892                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements               177                       # number of replacements
system.cpu.dcache.tags.tagsinuse           673.219173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              284528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            293.630547                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   673.219173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.657441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.657441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          726                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            593205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           593205                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       271308                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          271308                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        13114                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          13114                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           49                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        284422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           284422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       284427                       # number of overall hits
system.cpu.dcache.overall_hits::total          284427                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           349                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11237                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        11586                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11587                       # number of overall misses
system.cpu.dcache.overall_misses::total         11587                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     21674500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     21674500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    590843742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    590843742                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       162750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       162750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    612518242                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    612518242                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    612518242                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    612518242                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       271657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       271657                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        24351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        24351                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       296008                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       296008                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       296014                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       296014                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001285                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.461459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.461459                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.057692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057692                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.039141                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039141                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.039143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039143                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62104.584527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62104.584527                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52580.203079                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52580.203079                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        54250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        54250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52867.101847                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52867.101847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52862.539225                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52862.539225                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.133333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          105                       # number of writebacks
system.cpu.dcache.writebacks::total               105                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          153                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          153                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        10468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        10468                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        10621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10621                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        10621                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10621                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          769                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          769                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          966                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     12349500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12349500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     38831245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38831245                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        52250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       152750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       152750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     51180745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51180745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     51232995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51232995                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000721                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.031580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031580                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.057692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057692                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003263                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003263                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 63007.653061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63007.653061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50495.767230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50495.767230                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        52250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        52250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 50916.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50916.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53037.041451                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53037.041451                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53036.226708                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53036.226708                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               206                       # number of replacements
system.cpu.icache.tags.tagsinuse           312.924495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              141990                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               585                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            242.717949                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   312.924495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.611181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.611181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            286125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           286125                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       141990                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          141990                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        141990                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           141990                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       141990                       # number of overall hits
system.cpu.icache.overall_hits::total          141990                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          780                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           780                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          780                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            780                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          780                       # number of overall misses
system.cpu.icache.overall_misses::total           780                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     42174750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42174750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     42174750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42174750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     42174750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42174750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       142770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       142770                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       142770                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       142770                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       142770                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       142770                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005463                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005463                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005463                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005463                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005463                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005463                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54070.192308                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54070.192308                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54070.192308                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54070.192308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54070.192308                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54070.192308                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          234                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          194                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          194                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          194                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          586                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          586                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     32316250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32316250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     32316250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32316250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     32316250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32316250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55147.184300                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55147.184300                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55147.184300                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55147.184300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55147.184300                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55147.184300                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 786                       # Transaction distribution
system.membus.trans_dist::ReadResp                785                       # Transaction distribution
system.membus.trans_dist::Writeback               105                       # Transaction distribution
system.membus.trans_dist::ReadExReq               769                       # Transaction distribution
system.membus.trans_dist::ReadExResp              769                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        37440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        68736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  106176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              1660                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    1660    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1660                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2564500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3109250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5120250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
