0.7
2020.2
May 22 2024
18:54:44
/home/deulamco/Documents/FPGAs/xadc-test/xadc-test.sim/sim_1/synth/timing/xsim/XADC_TestBench_Sim_time_synth.v,1720006948,verilog,,/home/deulamco/Documents/FPGAs/xadc-test/xadc-test.srcs/sim_1/new/XADC_TestBench_Sim.v,,XADC_TestBench;glbl;xadc_wiz_0,,,,,,,,
/home/deulamco/Documents/FPGAs/xadc-test/xadc-test.srcs/sim_1/new/XADC_TestBench_Sim.v,1720004676,verilog,,,,XADC_TestBench_Sim,,,,,,,,
