
---------- Begin Simulation Statistics ----------
final_tick                               502748709000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215901                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662308                       # Number of bytes of host memory used
host_op_rate                                   397730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   463.17                       # Real time elapsed on the host
host_tick_rate                             1085440264                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218644                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.502749                       # Number of seconds simulated
sim_ticks                                502748709000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218644                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.027487                       # CPI: cycles per instruction
system.cpu.discardedOps                          4340                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       283511480                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.198907                       # IPC: instructions per cycle
system.cpu.numCycles                        502748709                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640476     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082689      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380734     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218644                       # Class of committed instruction
system.cpu.tickCycles                       219237229                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2627784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5259965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          861                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2733855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          370                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5468278                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            371                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658282                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650020                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1442                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650234                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648837                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986883                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2715                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             198                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 24                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              174                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     81015864                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81015864                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81015908                       # number of overall hits
system.cpu.dcache.overall_hits::total        81015908                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      5364338                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5364338                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      5364365                       # number of overall misses
system.cpu.dcache.overall_misses::total       5364365                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 639567649000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 639567649000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 639567649000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 639567649000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380202                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380202                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380273                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380273                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062102                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 119225.829730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 119225.829730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 119225.229640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 119225.229640                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2683196                       # number of writebacks
system.cpu.dcache.writebacks::total           2683196                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      2630387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2630387                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2630387                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2630387                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2733951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2733951                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2733970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2733970                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 312604214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 312604214000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 312606181000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 312606181000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031650                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031650                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031650                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031650                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 114341.556963                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 114341.556963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 114341.481801                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 114341.481801                       # average overall mshr miss latency
system.cpu.dcache.replacements                2733714                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1946394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1946394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        97383                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         97383                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4166561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4166561000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043777                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.047649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.047649                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42785.301336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42785.301336                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        97338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        97338                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3968756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3968756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40772.935544                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40772.935544                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     79069470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       79069470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5266955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5266955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 635401088000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 635401088000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 120639.171590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 120639.171590                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2630342                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2630342                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2636613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2636613                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 308635458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 308635458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031263                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031263                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117057.549970                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117057.549970                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            44                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           27                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.380282                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           19                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1967000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1967000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.267606                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.267606                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103526.315789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103526.315789                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.953816                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            83749946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2733970                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.633089                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.953816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999820                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89114311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89114311                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071085                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086484                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169149                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32043512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32043512                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32043512                       # number of overall hits
system.cpu.icache.overall_hits::total        32043512                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          453                       # number of overall misses
system.cpu.icache.overall_misses::total           453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45754000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45754000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45754000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45754000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32043965                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32043965                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32043965                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32043965                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101002.207506                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101002.207506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101002.207506                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101002.207506                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          141                       # number of writebacks
system.cpu.icache.writebacks::total               141                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44848000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44848000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44848000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99002.207506                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99002.207506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99002.207506                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99002.207506                       # average overall mshr miss latency
system.cpu.icache.replacements                    141                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32043512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32043512                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45754000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32043965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32043965                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101002.207506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101002.207506                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44848000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99002.207506                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99002.207506                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           271.261452                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32043965                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               453                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          70737.229581                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   271.261452                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.529808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.529808                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          312                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          32044418                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         32044418                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 502748709000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218644                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   64                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               102158                       # number of demand (read+write) hits
system.l2.demand_hits::total                   102222                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  64                       # number of overall hits
system.l2.overall_hits::.cpu.data              102158                       # number of overall hits
system.l2.overall_hits::total                  102222                       # number of overall hits
system.l2.demand_misses::.cpu.inst                389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2631812                       # number of demand (read+write) misses
system.l2.demand_misses::total                2632201                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               389                       # number of overall misses
system.l2.overall_misses::.cpu.data           2631812                       # number of overall misses
system.l2.overall_misses::total               2632201                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     42030000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 300626917000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     300668947000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     42030000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 300626917000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    300668947000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2733970                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2734423                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2733970                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2734423                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.858720                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.962634                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962617                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.858720                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.962634                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962617                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 108046.272494                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114228.112418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114227.198835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 108046.272494                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114228.112418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114227.198835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2627531                       # number of writebacks
system.l2.writebacks::total                   2627531                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2631804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2632192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2631804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2632192                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34075000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 247990194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 248024269000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34075000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 247990194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248024269000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.856512                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.962631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962613                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.856512                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.962631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962613                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87822.164948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94228.215323                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94227.271035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87822.164948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94228.215323                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94227.271035                       # average overall mshr miss latency
system.l2.replacements                        2628144                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2683196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2683196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2683196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2683196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          140                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              140                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          140                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          140                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              5007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5007                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2631606                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2631606                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 300603168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300603168000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2636613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2636613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998101                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114228.029576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114228.029576                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2631606                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 247971048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 247971048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94228.029576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94228.029576                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 64                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              389                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     42030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     42030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.858720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.858720                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 108046.272494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108046.272494                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          388                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34075000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34075000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.856512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.856512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87822.164948                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87822.164948                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         97151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             97151                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23749000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23749000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        97357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         97357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115286.407767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115286.407767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002034                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96696.969697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96696.969697                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4039.197794                       # Cycle average of tags in use
system.l2.tags.total_refs                     5467408                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2632240                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.077093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.056064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.975437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4034.166293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.984904                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986132                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3563                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13567074                       # Number of tag accesses
system.l2.tags.data_accesses                 13567074                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019190259500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       292270                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       292270                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            10425248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4975645                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2632192                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2627531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5264384                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255062                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5264384                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255062                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2632017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2632019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 288540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 288587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 292397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 292398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 292271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 292273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 292276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 292907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 292904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 292272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 292271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 292274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 292274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 292271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 292271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 292271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 292271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 292270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       292270                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.012044                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.981608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.391842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        292267    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        292270                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       292270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.980104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.978326                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.246475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3684      1.26%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               13      0.00%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           287784     98.47%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.00%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              775      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        292270                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336920576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336323968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    670.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    668.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  502748666000                       # Total gap between requests
system.mem_ctrls.avgGap                      95584.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        49664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336870784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336322880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 98784.937904236373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 670057979.204079866409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 668968162.382690429688                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          776                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263608                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255062                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26312500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 212438169750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 11596574388250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33907.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40359.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2206743.59                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        49664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336870912                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336920576                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336323968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336323968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          388                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2631804                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2632192                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2627531                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        98785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    670058234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        670157019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        98785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        98785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    668970326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       668970326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    668970326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        98785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    670058234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1339127345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5264382                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255045                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329146                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329042                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       328956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328920                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328926                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329054                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328418                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328478                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328278                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            113757319750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26321910000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       212464482250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21608.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40358.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4673055                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4668492                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           88.84                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1177879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   571.572462                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   378.864873                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   420.072293                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        19872      1.69%      1.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       476703     40.47%     42.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41340      3.51%     45.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        32999      2.80%     48.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        29023      2.46%     50.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        28602      2.43%     53.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        33085      2.81%     56.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        32418      2.75%     58.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       483837     41.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1177879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336920448                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336322880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              670.156764                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              668.968162                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               88.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      4205467140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      2235255000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18796849680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13718113020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 39686075520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 116039153910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  95338322400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  290019236670                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   576.867193                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 242832200750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  16787680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 243128828250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      4204596060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      2234795805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18790837800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713221880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 39686075520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 116042146980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  95335801920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  290007475965                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   576.843800                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 242824492750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  16787680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 243136536250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                586                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2627531                       # Transaction distribution
system.membus.trans_dist::CleanEvict              242                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2631606                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2631606                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           586                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      7892157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                7892157                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673244544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673244544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2632192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2632192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2632192                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         26280213000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24418939500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             97810                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5310727                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           51131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2636613                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2636613                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           453                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        97357                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1047                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8201654                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8202701                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        76032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    693397248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              693473280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2628144                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336323968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5362567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000230                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015174                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5361335     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1231      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5362567                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 502748709000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        16201626000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2265999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13669857992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
