/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 20 00:05:23 2015
 *                 Full Compile MD5 Checksum  f4a546a20d0bd1f244e0d6a139e85ce0
 *                     (minus title and desc)
 *                 MD5 Checksum               a9d9eeea3a1c30a122d08de69d07786c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15715
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_INTC_L2_LO_H__
#define BCHP_MOCA_INTC_L2_LO_H__

/***************************************************************************
 *MOCA_INTC_L2_LO - MOCA_INTC_L2 registers
 ***************************************************************************/
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_STATUS      0x00ff8800 /* [RO] GPIO L2 controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_SET         0x00ff8804 /* [WO] GPIO L2 controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_CLR         0x00ff8808 /* [WO] GPIO L2 controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_STATUS 0x00ff880c /* [RO] GPIO L2 controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_SET    0x00ff8810 /* [WO] GPIO L2 controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_GPIO_MASK_CLR    0x00ff8814 /* [WO] GPIO L2 controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_STATUS      0x00ff8818 /* [RO] Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_SET         0x00ff881c /* [WO] Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_CLR         0x00ff8820 /* [WO] Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_STATUS 0x00ff8824 /* [RO] Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_SET    0x00ff8828 /* [WO] Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS0_MASK_CLR    0x00ff882c /* [WO] Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_STATUS      0x00ff8830 /* [RO] Assorted system related interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_SET         0x00ff8834 /* [WO] Assorted system related interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_CLR         0x00ff8838 /* [WO] Assorted system related interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_STATUS 0x00ff883c /* [RO] Assorted system related interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_SET    0x00ff8840 /* [WO] Assorted system related interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SYS1_MASK_CLR    0x00ff8844 /* [WO] Assorted system related interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_STATUS 0x00ff8848 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_SET 0x00ff884c /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_CLR 0x00ff8850 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_STATUS 0x00ff8854 /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_SET 0x00ff8858 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY0_MASK_CLR 0x00ff885c /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_STATUS 0x00ff8860 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_SET 0x00ff8864 /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_CLR 0x00ff8868 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_STATUS 0x00ff886c /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_SET 0x00ff8870 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY1_MASK_CLR 0x00ff8874 /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_STATUS 0x00ff8878 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_SET 0x00ff887c /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_CLR 0x00ff8880 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_STATUS 0x00ff8884 /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_SET 0x00ff8888 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY2_MASK_CLR 0x00ff888c /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_STATUS 0x00ff8890 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_SET 0x00ff8894 /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_CLR 0x00ff8898 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_STATUS 0x00ff889c /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_SET 0x00ff88a0 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY3_MASK_CLR 0x00ff88a4 /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_STATUS 0x00ff88a8 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_SET 0x00ff88ac /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_CLR 0x00ff88b0 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_STATUS 0x00ff88b4 /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_SET 0x00ff88b8 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY4_MASK_CLR 0x00ff88bc /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_STATUS 0x00ff88c0 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_SET 0x00ff88c4 /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_CLR 0x00ff88c8 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_STATUS 0x00ff88cc /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_SET 0x00ff88d0 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY5_MASK_CLR 0x00ff88d4 /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_STATUS 0x00ff88d8 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_SET 0x00ff88dc /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_CLR 0x00ff88e0 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_STATUS 0x00ff88e4 /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_SET 0x00ff88e8 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY6_MASK_CLR 0x00ff88ec /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_STATUS 0x00ff88f0 /* [RO] LLM queue empty interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_SET 0x00ff88f4 /* [WO] LLM queue empty interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_CLR 0x00ff88f8 /* [WO] LLM queue empty interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_STATUS 0x00ff88fc /* [RO] LLM queue empty interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_SET 0x00ff8900 /* [WO] LLM queue empty interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_QUEUE_EMPTY7_MASK_CLR 0x00ff8904 /* [WO] LLM queue empty interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_STATUS 0x00ff8908 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_SET 0x00ff890c /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_CLR 0x00ff8910 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_STATUS 0x00ff8914 /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_SET 0x00ff8918 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE0_MASK_CLR 0x00ff891c /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_STATUS 0x00ff8920 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_SET 0x00ff8924 /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_CLR 0x00ff8928 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_STATUS 0x00ff892c /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_SET 0x00ff8930 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE1_MASK_CLR 0x00ff8934 /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_STATUS 0x00ff8938 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_SET 0x00ff893c /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_CLR 0x00ff8940 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_STATUS 0x00ff8944 /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_SET 0x00ff8948 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE2_MASK_CLR 0x00ff894c /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_STATUS 0x00ff8950 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_SET 0x00ff8954 /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_CLR 0x00ff8958 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_STATUS 0x00ff895c /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_SET 0x00ff8960 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE3_MASK_CLR 0x00ff8964 /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_STATUS 0x00ff8968 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_SET 0x00ff896c /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_CLR 0x00ff8970 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_STATUS 0x00ff8974 /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_SET 0x00ff8978 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE4_MASK_CLR 0x00ff897c /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_STATUS 0x00ff8980 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_SET 0x00ff8984 /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_CLR 0x00ff8988 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_STATUS 0x00ff898c /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_SET 0x00ff8990 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE5_MASK_CLR 0x00ff8994 /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_STATUS 0x00ff8998 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_SET 0x00ff899c /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_CLR 0x00ff89a0 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_STATUS 0x00ff89a4 /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_SET 0x00ff89a8 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE6_MASK_CLR 0x00ff89ac /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_STATUS 0x00ff89b0 /* [RO] LLM command complete interrupt Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_SET 0x00ff89b4 /* [WO] LLM command complete interrupt Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_CLR 0x00ff89b8 /* [WO] LLM command complete interrupt Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_STATUS 0x00ff89bc /* [RO] LLM command complete interrupt Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_SET 0x00ff89c0 /* [WO] LLM command complete interrupt Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_CMD_COMPLETE7_MASK_CLR 0x00ff89c4 /* [WO] LLM command complete interrupt Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_STATUS 0x00ff89c8 /* [RO] LLM FIFO status controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_SET 0x00ff89cc /* [WO] LLM FIFO status controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_CLR 0x00ff89d0 /* [WO] LLM FIFO status controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_STATUS 0x00ff89d4 /* [RO] LLM FIFO status controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_SET 0x00ff89d8 /* [WO] LLM FIFO status controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_FIFO_STATUS_MASK_CLR 0x00ff89dc /* [WO] LLM FIFO status controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_STATUS 0x00ff89e0 /* [RO] LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_SET 0x00ff89e4 /* [WO] LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_CLR 0x00ff89e8 /* [WO] LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_STATUS 0x00ff89ec /* [RO] LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_SET 0x00ff89f0 /* [WO] LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH0_MASK_CLR 0x00ff89f4 /* [WO] LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_STATUS 0x00ff89f8 /* [RO] LLM buffer high threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_SET 0x00ff89fc /* [WO] LLM buffer high threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_CLR 0x00ff8a00 /* [WO] LLM buffer high threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_STATUS 0x00ff8a04 /* [RO] LLM buffer high threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_SET 0x00ff8a08 /* [WO] LLM buffer high threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_HIGH1_MASK_CLR 0x00ff8a0c /* [WO] LLM buffer high threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_STATUS 0x00ff8a10 /* [RO] LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_SET 0x00ff8a14 /* [WO] LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_CLR 0x00ff8a18 /* [WO] LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_STATUS 0x00ff8a1c /* [RO] LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_SET 0x00ff8a20 /* [WO] LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW0_MASK_CLR 0x00ff8a24 /* [WO] LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_STATUS 0x00ff8a28 /* [RO] LLM buffer low threshold interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_SET 0x00ff8a2c /* [WO] LLM buffer low threshold interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_CLR 0x00ff8a30 /* [WO] LLM buffer low threshold interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_STATUS 0x00ff8a34 /* [RO] LLM buffer low threshold interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_SET 0x00ff8a38 /* [WO] LLM buffer low threshold interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_LLM_AVAILABLE_BUF_LOW1_MASK_CLR 0x00ff8a3c /* [WO] LLM buffer low threshold interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_STATUS 0x00ff8a40 /* [RO] Assorted ECL status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_SET   0x00ff8a44 /* [WO] Assorted ECL status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_CLR   0x00ff8a48 /* [WO] Assorted ECL status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_STATUS 0x00ff8a4c /* [RO] Assorted ECL status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_SET 0x00ff8a50 /* [WO] Assorted ECL status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_STATUS_MASK_CLR 0x00ff8a54 /* [WO] Assorted ECL status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_STATUS 0x00ff8a58 /* [RO] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_SET 0x00ff8a5c /* [WO] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_CLR 0x00ff8a60 /* [WO] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_STATUS 0x00ff8a64 /* [RO] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_SET 0x00ff8a68 /* [WO] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PQOS_MASK_CLR 0x00ff8a6c /* [WO] ECL TX DMA free descriptor interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_STATUS 0x00ff8a70 /* [RO] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_SET 0x00ff8a74 /* [WO] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_CLR 0x00ff8a78 /* [WO] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_STATUS 0x00ff8a7c /* [RO] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_SET 0x00ff8a80 /* [WO] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DESC_PRI_MASK_CLR 0x00ff8a84 /* [WO] ECL TX DMA free descriptor interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_STATUS 0x00ff8a88 /* [RO] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_SET 0x00ff8a8c /* [WO] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_CLR 0x00ff8a90 /* [WO] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_STATUS 0x00ff8a94 /* [RO] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_SET 0x00ff8a98 /* [WO] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PQOS_MASK_CLR 0x00ff8a9c /* [WO] ECL TX DMA drop and overflow interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_STATUS 0x00ff8aa0 /* [RO] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_SET 0x00ff8aa4 /* [WO] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_CLR 0x00ff8aa8 /* [WO] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_STATUS 0x00ff8aac /* [RO] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_SET 0x00ff8ab0 /* [WO] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_DROP_PRI_MASK_CLR 0x00ff8ab4 /* [WO] ECL TX DMA drop and overflow interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_STATUS 0x00ff8ab8 /* [RO] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_SET 0x00ff8abc /* [WO] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_CLR 0x00ff8ac0 /* [WO] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_STATUS 0x00ff8ac4 /* [RO] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_SET 0x00ff8ac8 /* [WO] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PQOS_MASK_CLR 0x00ff8acc /* [WO] ECL TX DMA link interrupts for 16 sub channels (PQOS designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_STATUS 0x00ff8ad0 /* [RO] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_SET 0x00ff8ad4 /* [WO] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_CLR 0x00ff8ad8 /* [WO] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_STATUS 0x00ff8adc /* [RO] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_SET 0x00ff8ae0 /* [WO] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_TX_DMA_LINK_PRI_MASK_CLR 0x00ff8ae4 /* [WO] ECL TX DMA link interrupts for 4 sub channels (PRIORITY designated) Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_STATUS 0x00ff8ae8 /* [RO] ECL RX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_SET   0x00ff8aec /* [WO] ECL RX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_CLR   0x00ff8af0 /* [WO] ECL RX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_STATUS 0x00ff8af4 /* [RO] ECL RX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_SET 0x00ff8af8 /* [WO] ECL RX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_ECL_RX_DMA_MASK_CLR 0x00ff8afc /* [WO] ECL RX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_STATUS 0x00ff8b00 /* [RO] Assorted MAC status and error interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_SET   0x00ff8b04 /* [WO] Assorted MAC status and error interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_CLR   0x00ff8b08 /* [WO] Assorted MAC status and error interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_STATUS 0x00ff8b0c /* [RO] Assorted MAC status and error interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_SET 0x00ff8b10 /* [WO] Assorted MAC status and error interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_STATUS_MASK_CLR 0x00ff8b14 /* [WO] Assorted MAC status and error interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_STATUS 0x00ff8b18 /* [RO] Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_SET   0x00ff8b1c /* [WO] Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_CLR   0x00ff8b20 /* [WO] Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_STATUS 0x00ff8b24 /* [RO] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_SET 0x00ff8b28 /* [WO] Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER0_MASK_CLR 0x00ff8b2c /* [WO] Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_STATUS 0x00ff8b30 /* [RO] Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_SET   0x00ff8b34 /* [WO] Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_CLR   0x00ff8b38 /* [WO] Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_STATUS 0x00ff8b3c /* [RO] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_SET 0x00ff8b40 /* [WO] Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER1_MASK_CLR 0x00ff8b44 /* [WO] Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_STATUS 0x00ff8b48 /* [RO] Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_SET   0x00ff8b4c /* [WO] Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_CLR   0x00ff8b50 /* [WO] Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_STATUS 0x00ff8b54 /* [RO] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_SET 0x00ff8b58 /* [WO] Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER2_MASK_CLR 0x00ff8b5c /* [WO] Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_STATUS 0x00ff8b60 /* [RO] Network and System timers Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_SET   0x00ff8b64 /* [WO] Network and System timers Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_CLR   0x00ff8b68 /* [WO] Network and System timers Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_STATUS 0x00ff8b6c /* [RO] Network and System timers Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_SET 0x00ff8b70 /* [WO] Network and System timers Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_TIMER3_MASK_CLR 0x00ff8b74 /* [WO] Network and System timers Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_STATUS 0x00ff8b78 /* [RO] MAC DATA 0 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_SET 0x00ff8b7c /* [WO] MAC DATA 0 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_CLR 0x00ff8b80 /* [WO] MAC DATA 0 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_STATUS 0x00ff8b84 /* [RO] MAC DATA 0 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_SET 0x00ff8b88 /* [WO] MAC DATA 0 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA0_TX_DMA_MASK_CLR 0x00ff8b8c /* [WO] MAC DATA 0 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_STATUS 0x00ff8b90 /* [RO] MAC DATA 1 TX DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_SET 0x00ff8b94 /* [WO] MAC DATA 1 TX DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_CLR 0x00ff8b98 /* [WO] MAC DATA 1 TX DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_STATUS 0x00ff8b9c /* [RO] MAC DATA 1 TX DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_SET 0x00ff8ba0 /* [WO] MAC DATA 1 TX DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_DATA1_TX_DMA_MASK_CLR 0x00ff8ba4 /* [WO] MAC DATA 1 TX DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_STATUS 0x00ff8ba8 /* [RO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_SET 0x00ff8bac /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_CLR 0x00ff8bb0 /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_STATUS 0x00ff8bb4 /* [RO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_SET 0x00ff8bb8 /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC0_MASK_CLR 0x00ff8bbc /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_STATUS 0x00ff8bc0 /* [RO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_SET 0x00ff8bc4 /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_CLR 0x00ff8bc8 /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_STATUS 0x00ff8bcc /* [RO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_SET 0x00ff8bd0 /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DESC1_MASK_CLR 0x00ff8bd4 /* [WO] MAC RX DMA free descriptor interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_STATUS 0x00ff8bd8 /* [RO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_SET 0x00ff8bdc /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_CLR 0x00ff8be0 /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_STATUS 0x00ff8be4 /* [RO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_SET 0x00ff8be8 /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP0_MASK_CLR 0x00ff8bec /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_STATUS 0x00ff8bf0 /* [RO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_SET 0x00ff8bf4 /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_CLR 0x00ff8bf8 /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_STATUS 0x00ff8bfc /* [RO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_SET 0x00ff8c00 /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_DROP1_MASK_CLR 0x00ff8c04 /* [WO] MAC RX DMA drop and overflow interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_STATUS 0x00ff8c08 /* [RO] MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_SET 0x00ff8c0c /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_CLR 0x00ff8c10 /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_STATUS 0x00ff8c14 /* [RO] MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_SET 0x00ff8c18 /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK0_MASK_CLR 0x00ff8c1c /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_STATUS 0x00ff8c20 /* [RO] MAC RX DMA link interrupts for 10 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_SET 0x00ff8c24 /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_CLR 0x00ff8c28 /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_STATUS 0x00ff8c2c /* [RO] MAC RX DMA link interrupts for 10 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_SET 0x00ff8c30 /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RX_DMA_LINK1_MASK_CLR 0x00ff8c34 /* [WO] MAC RX DMA link interrupts for 10 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_STATUS 0x00ff8c38 /* [RO] MAC CONFIG 0 DMA interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_SET 0x00ff8c3c /* [WO] MAC CONFIG 0 DMA interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_CLR 0x00ff8c40 /* [WO] MAC CONFIG 0 DMA interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_STATUS 0x00ff8c44 /* [RO] MAC CONFIG 0 DMA interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_SET 0x00ff8c48 /* [WO] MAC CONFIG 0 DMA interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_CONFIG_DMA_MASK_CLR 0x00ff8c4c /* [WO] MAC CONFIG 0 DMA interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_STATUS 0x00ff8c50 /* [RO] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_SET 0x00ff8c54 /* [WO] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_CLR 0x00ff8c58 /* [WO] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_STATUS 0x00ff8c5c /* [RO] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_SET 0x00ff8c60 /* [WO] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DESC_MASK_CLR 0x00ff8c64 /* [WO] MAC RESULT 0 DMA free descriptor interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_STATUS 0x00ff8c68 /* [RO] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_SET 0x00ff8c6c /* [WO] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_CLR 0x00ff8c70 /* [WO] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_STATUS 0x00ff8c74 /* [RO] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_SET 0x00ff8c78 /* [WO] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_DROP_MASK_CLR 0x00ff8c7c /* [WO] MAC RESULT 0 DMA drop and overflow interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_STATUS 0x00ff8c80 /* [RO] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_SET 0x00ff8c84 /* [WO] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_CLR 0x00ff8c88 /* [WO] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_STATUS 0x00ff8c8c /* [RO] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_SET 0x00ff8c90 /* [WO] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_MAC_RESULT_DMA_LINK_MASK_CLR 0x00ff8c94 /* [WO] MAC RESULT 0 DMA link interrupts for 8 sub channels Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_STATUS   0x00ff8c98 /* [RO] Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_SET      0x00ff8c9c /* [WO] Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_CLR      0x00ff8ca0 /* [WO] Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_STATUS 0x00ff8ca4 /* [RO] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_SET 0x00ff8ca8 /* [WO] Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT0_MASK_CLR 0x00ff8cac /* [WO] Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_STATUS   0x00ff8cb0 /* [RO] Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_SET      0x00ff8cb4 /* [WO] Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_CLR      0x00ff8cb8 /* [WO] Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_STATUS 0x00ff8cbc /* [RO] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_SET 0x00ff8cc0 /* [WO] Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT1_MASK_CLR 0x00ff8cc4 /* [WO] Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_STATUS   0x00ff8cc8 /* [RO] Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_SET      0x00ff8ccc /* [WO] Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_CLR      0x00ff8cd0 /* [WO] Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_STATUS 0x00ff8cd4 /* [RO] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_SET 0x00ff8cd8 /* [WO] Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT2_MASK_CLR 0x00ff8cdc /* [WO] Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_STATUS   0x00ff8ce0 /* [RO] Software Interrupt controller Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_SET      0x00ff8ce4 /* [WO] Software Interrupt controller Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_CLR      0x00ff8ce8 /* [WO] Software Interrupt controller Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_STATUS 0x00ff8cec /* [RO] Software Interrupt controller Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_SET 0x00ff8cf0 /* [WO] Software Interrupt controller Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_SW_INT3_MASK_CLR 0x00ff8cf4 /* [WO] Software Interrupt controller Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_STATUS      0x00ff8cf8 /* [RO] Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_SET         0x00ff8cfc /* [WO] Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_CLR         0x00ff8d00 /* [WO] Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_STATUS 0x00ff8d04 /* [RO] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_SET    0x00ff8d08 /* [WO] Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M0_MASK_CLR    0x00ff8d0c /* [WO] Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_STATUS      0x00ff8d10 /* [RO] Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_SET         0x00ff8d14 /* [WO] Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_CLR         0x00ff8d18 /* [WO] Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_STATUS 0x00ff8d1c /* [RO] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_SET    0x00ff8d20 /* [WO] Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_H2M1_MASK_CLR    0x00ff8d24 /* [WO] Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_STATUS 0x00ff8d28 /* [RO] Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_SET    0x00ff8d2c /* [WO] Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_CLR    0x00ff8d30 /* [WO] Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_STATUS 0x00ff8d34 /* [RO] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_SET 0x00ff8d38 /* [WO] Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED0_MASK_CLR 0x00ff8d3c /* [WO] Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_STATUS 0x00ff8d40 /* [RO] Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_SET    0x00ff8d44 /* [WO] Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_CLR    0x00ff8d48 /* [WO] Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_STATUS 0x00ff8d4c /* [RO] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_SET 0x00ff8d50 /* [WO] Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED1_MASK_CLR 0x00ff8d54 /* [WO] Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_STATUS 0x00ff8d58 /* [RO] Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_SET    0x00ff8d5c /* [WO] Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_CLR    0x00ff8d60 /* [WO] Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_STATUS 0x00ff8d64 /* [RO] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_SET 0x00ff8d68 /* [WO] Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED2_MASK_CLR 0x00ff8d6c /* [WO] Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_STATUS 0x00ff8d70 /* [RO] Reserved interrupts Interrupt status, equal one when interrupt is active */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_SET    0x00ff8d74 /* [WO] Reserved interrupts Interrupt set, write one to activate the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_CLR    0x00ff8d78 /* [WO] Reserved interrupts Interrupt clear, write one to clear the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_STATUS 0x00ff8d7c /* [RO] Reserved interrupts Interrupt mask status, equal one when the interrupt is masked */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_SET 0x00ff8d80 /* [WO] Reserved interrupts Interrupt set mask, write one for masking the interrupt */
#define BCHP_MOCA_INTC_L2_LO_L2_RESERVED3_MASK_CLR 0x00ff8d84 /* [WO] Reserved interrupts Interrupt clear mask, write one for clearing the mask of the interrupt */

#endif /* #ifndef BCHP_MOCA_INTC_L2_LO_H__ */

/* End of File */
