git clone --depth 1 --no-tags https://github.com/stellaw1/Lab2-simple-ipod.git f:/verilog_sva_gh_scraper/data/full_repos/416890814
git clone --depth 1 --no-tags https://github.com/shakilop/shklp_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/417797835
git clone --depth 1 --no-tags https://github.com/apahm/atlys.git f:/verilog_sva_gh_scraper/data/full_repos/410985587
git clone --depth 1 --no-tags https://github.com/maheshbhatk/Single_Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/410201976
git clone --depth 1 --no-tags https://github.com/aprillzzz/Gate-level-modeling--act2.git f:/verilog_sva_gh_scraper/data/full_repos/409446183
git clone --depth 1 --no-tags https://github.com/abhishek05102001/FPGA-PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/409699341
git clone --depth 1 --no-tags https://github.com/NerusSkyhigh/LoAE-code.git f:/verilog_sva_gh_scraper/data/full_repos/410282369
git clone --depth 1 --no-tags https://github.com/Paul7aa/Verilog-E3-ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/410288766
git clone --depth 1 --no-tags https://github.com/Kenji2021K/Gate-level-modeling-3.git f:/verilog_sva_gh_scraper/data/full_repos/412482300
git clone --depth 1 --no-tags https://github.com/ShrinivasK337/RISC.git f:/verilog_sva_gh_scraper/data/full_repos/413021953
git clone --depth 1 --no-tags https://github.com/CKilburn12/PIPS16.git f:/verilog_sva_gh_scraper/data/full_repos/416548358
git clone --depth 1 --no-tags https://github.com/runtime-ranger/Imageprocessing-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/408911990
git clone --depth 1 --no-tags https://github.com/MultiXaNos/Projet_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/409098013
git clone --depth 1 --no-tags https://github.com/hjgt/FPGA_gameboy_printer_emulator.git f:/verilog_sva_gh_scraper/data/full_repos/408410000
git clone --depth 1 --no-tags https://github.com/Origin101/Gate-Level-Modeling.git f:/verilog_sva_gh_scraper/data/full_repos/408420442
git clone --depth 1 --no-tags https://github.com/Tomasz-Szkonter/Projekt-Tama.git f:/verilog_sva_gh_scraper/data/full_repos/408427881
git clone --depth 1 --no-tags https://github.com/MortalHappiness/CA2021Fall.git f:/verilog_sva_gh_scraper/data/full_repos/419273451
git clone --depth 1 --no-tags https://github.com/thejpster/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/418284110
git clone --depth 1 --no-tags https://github.com/ethan-wenjun/HDLBits-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/414248761
git clone --depth 1 --no-tags https://github.com/vinifrl/P3Digital.git f:/verilog_sva_gh_scraper/data/full_repos/410713457
git clone --depth 1 --no-tags https://github.com/merledu/caravel_Ghazi_SoC_II.git f:/verilog_sva_gh_scraper/data/full_repos/419470380
git clone --depth 1 --no-tags https://github.com/baokarisha/floating-point-adder.git f:/verilog_sva_gh_scraper/data/full_repos/411129357
git clone --depth 1 --no-tags https://github.com/tcc3810/ccu.git f:/verilog_sva_gh_scraper/data/full_repos/410605490
git clone --depth 1 --no-tags https://github.com/ryanhuang0604/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/408906477
git clone --depth 1 --no-tags https://github.com/choyoungeun/Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/411137521
git clone --depth 1 --no-tags https://github.com/danish-anwar-butt/fft_simulation.git f:/verilog_sva_gh_scraper/data/full_repos/411353650
git clone --depth 1 --no-tags https://github.com/sonmac1203/ECE369.git f:/verilog_sva_gh_scraper/data/full_repos/420183158
git clone --depth 1 --no-tags https://github.com/mfkiwl/mini_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/415521163
git clone --depth 1 --no-tags https://github.com/stevenolee/ece411-computer-organization-and-design-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/414803481
git clone --depth 1 --no-tags https://github.com/xzy3/electronic-geartrain.git f:/verilog_sva_gh_scraper/data/full_repos/420501560
git clone --depth 1 --no-tags https://github.com/Hangzzzz/OpenMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/419721364
git clone --depth 1 --no-tags https://github.com/4100E013/test.git f:/verilog_sva_gh_scraper/data/full_repos/419561046
git clone --depth 1 --no-tags https://github.com/rawanalaa/vending-machine-.git f:/verilog_sva_gh_scraper/data/full_repos/419822225
git clone --depth 1 --no-tags https://github.com/rupal13g/NOT-Gate.git f:/verilog_sva_gh_scraper/data/full_repos/414176567
git clone --depth 1 --no-tags https://github.com/yimy-liu/uart-.git f:/verilog_sva_gh_scraper/data/full_repos/411730730
git clone --depth 1 --no-tags https://github.com/AmirHosseinHedayati/Digital-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/413093238
git clone --depth 1 --no-tags https://github.com/ggu1012/verilog_design.git f:/verilog_sva_gh_scraper/data/full_repos/413091965
git clone --depth 1 --no-tags https://github.com/MikeLin0206/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/413668164
git clone --depth 1 --no-tags https://github.com/dillardr/verilogCPU.git f:/verilog_sva_gh_scraper/data/full_repos/408541132
git clone --depth 1 --no-tags https://github.com/BaatjesLuke/EEE3096S-BTJLUK001_TLPRAS002.git f:/verilog_sva_gh_scraper/data/full_repos/408590255
git clone --depth 1 --no-tags https://github.com/iamiranjbar/ARM.git f:/verilog_sva_gh_scraper/data/full_repos/408174461
git clone --depth 1 --no-tags https://github.com/Sasanka-GRS/Stuck-At-Fault-Detection.git f:/verilog_sva_gh_scraper/data/full_repos/410561988
git clone --depth 1 --no-tags https://github.com/MaykonFerrero/VerilogFiles.git f:/verilog_sva_gh_scraper/data/full_repos/410326619
git clone --depth 1 --no-tags https://github.com/DanielVorhaug/TFE4152-Project--Digital-Pixel-Sensor.git f:/verilog_sva_gh_scraper/data/full_repos/412394677
git clone --depth 1 --no-tags https://github.com/anastasiastar/Programmable-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/409825715
git clone --depth 1 --no-tags https://github.com/Lu-Songyu/SPI_demo.git f:/verilog_sva_gh_scraper/data/full_repos/412377685
git clone --depth 1 --no-tags https://github.com/brandenap1/BruteForceVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/417556065
git clone --depth 1 --no-tags https://github.com/asucheng/pPIM_ISA.git f:/verilog_sva_gh_scraper/data/full_repos/416394397
git clone --depth 1 --no-tags https://github.com/BoHsunHuang/Simple_RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/415225047
git clone --depth 1 --no-tags https://github.com/diohicham28/VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/415219252
git clone --depth 1 --no-tags https://github.com/apantelopoulos/Mars_Rover_Project_2021.git f:/verilog_sva_gh_scraper/data/full_repos/415350136
git clone --depth 1 --no-tags https://github.com/sebbk3/TP2-arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/417666173
git clone --depth 1 --no-tags https://github.com/yuex1994/ASPDAC-tandem.git f:/verilog_sva_gh_scraper/data/full_repos/419089461
git clone --depth 1 --no-tags https://github.com/Ethan-Nagelvoort/HDL-Microprocessors-and-other-Verilog-based-Projects-and-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/417962329
git clone --depth 1 --no-tags https://github.com/andrewhallack/Combinational-Lock-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/418354738
git clone --depth 1 --no-tags https://github.com/MR-EIGHT/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/418056348
git clone --depth 1 --no-tags https://github.com/sonny070701/Practica-2.git f:/verilog_sva_gh_scraper/data/full_repos/419044892
git clone --depth 1 --no-tags https://github.com/hsiang20/NTUEE_DCLAB.git f:/verilog_sva_gh_scraper/data/full_repos/413808529
git clone --depth 1 --no-tags https://github.com/PaperL/RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/410733967
git clone --depth 1 --no-tags https://github.com/meening42/fpga_comm.git f:/verilog_sva_gh_scraper/data/full_repos/419075639
git clone --depth 1 --no-tags https://github.com/anhongzhan/MySimpleRISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/418056230
git clone --depth 1 --no-tags https://github.com/Sheep0030/SHEEPBINARYADVENTURE.git f:/verilog_sva_gh_scraper/data/full_repos/419577176
git clone --depth 1 --no-tags https://github.com/kenny7992721/cad_vlsi_fin.git f:/verilog_sva_gh_scraper/data/full_repos/419266679
git clone --depth 1 --no-tags https://github.com/varunmadhavam/microwatt_arty_led.git f:/verilog_sva_gh_scraper/data/full_repos/419330030
git clone --depth 1 --no-tags https://github.com/Gabbyyy420/Gate-Level-Modeling-Act-3.git f:/verilog_sva_gh_scraper/data/full_repos/410865574
git clone --depth 1 --no-tags https://github.com/Techkom/Vivado-Project.git f:/verilog_sva_gh_scraper/data/full_repos/410521841
git clone --depth 1 --no-tags https://github.com/andreahn/missionary-cannibal.git f:/verilog_sva_gh_scraper/data/full_repos/409958242
git clone --depth 1 --no-tags https://github.com/inebright/MIPS-verilog-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/409858146
git clone --depth 1 --no-tags https://github.com/wuguohaoECE/ece550.git f:/verilog_sva_gh_scraper/data/full_repos/409357693
git clone --depth 1 --no-tags https://github.com/K10SHI/ACTIVITY_3.git f:/verilog_sva_gh_scraper/data/full_repos/410787357
git clone --depth 1 --no-tags https://github.com/apatil-vlsi/Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/412076600
git clone --depth 1 --no-tags https://github.com/harry878710/Single_CPU_RISC-V_CA_final.git f:/verilog_sva_gh_scraper/data/full_repos/419939826
git clone --depth 1 --no-tags https://github.com/harry878710/RNN_ICD_Final.git f:/verilog_sva_gh_scraper/data/full_repos/419949148
git clone --depth 1 --no-tags https://github.com/juliandalfonso/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/420545025
git clone --depth 1 --no-tags https://github.com/sindrekvande/Project-IC.git f:/verilog_sva_gh_scraper/data/full_repos/417191071
git clone --depth 1 --no-tags https://github.com/hemanthr28/12bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/418717253
git clone --depth 1 --no-tags https://github.com/AdamC19/ECSE485_Fall_2021.git f:/verilog_sva_gh_scraper/data/full_repos/416980666
git clone --depth 1 --no-tags https://github.com/LucasFQuirogaH/DocumentosAcademicos.git f:/verilog_sva_gh_scraper/data/full_repos/416924198
git clone --depth 1 --no-tags https://github.com/JamesBurness/EEE3095SWorkPackage6.git f:/verilog_sva_gh_scraper/data/full_repos/419793227
git clone --depth 1 --no-tags https://github.com/bhavesh2799/CA-Lab-Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/419641607
git clone --depth 1 --no-tags https://github.com/jrmoulton/Decoder3_8.git f:/verilog_sva_gh_scraper/data/full_repos/419784696
git clone --depth 1 --no-tags https://github.com/souadnissabouri/smart-parking-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/419886324
git clone --depth 1 --no-tags https://github.com/0xDBFB7/fluorescence_photon_counting.git f:/verilog_sva_gh_scraper/data/full_repos/417951605
git clone --depth 1 --no-tags https://github.com/RamitDutta/4bit-Computer-in-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/417873999
git clone --depth 1 --no-tags https://github.com/tortuenoire5408/CellBased2014_final.git f:/verilog_sva_gh_scraper/data/full_repos/408072312
git clone --depth 1 --no-tags https://github.com/6210110271/3HA04.git f:/verilog_sva_gh_scraper/data/full_repos/408076221
git clone --depth 1 --no-tags https://github.com/shillen102/cpu-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/416207397
git clone --depth 1 --no-tags https://github.com/tom23785886/LogicDesign7.git f:/verilog_sva_gh_scraper/data/full_repos/415780779
git clone --depth 1 --no-tags https://github.com/randallwc/CSM152A.git f:/verilog_sva_gh_scraper/data/full_repos/412194843
git clone --depth 1 --no-tags https://github.com/MiguelJacuinde/five_stage_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/414785475
git clone --depth 1 --no-tags https://github.com/aquantumreality/Digital-Design-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/414578545
git clone --depth 1 --no-tags https://github.com/wasdfre/-.git f:/verilog_sva_gh_scraper/data/full_repos/415213238
git clone --depth 1 --no-tags https://github.com/Khalique13/99days_of_rtl_code.git f:/verilog_sva_gh_scraper/data/full_repos/414828242
git clone --depth 1 --no-tags https://github.com/marcotulio956/cache.associative4ways.lruLAOCII.git f:/verilog_sva_gh_scraper/data/full_repos/414704538
git clone --depth 1 --no-tags https://github.com/saiharishk/Penta-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/414528125
git clone --depth 1 --no-tags https://github.com/Parth410/adders.git f:/verilog_sva_gh_scraper/data/full_repos/415255429
git clone --depth 1 --no-tags https://github.com/DabinJang96/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/413268362
git clone --depth 1 --no-tags https://github.com/rvem/itmo-comp-arch-2021.git f:/verilog_sva_gh_scraper/data/full_repos/411708365
git clone --depth 1 --no-tags https://github.com/s204451/Eroding-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/414180130
git clone --depth 1 --no-tags https://github.com/yuko29/claw-machine.git f:/verilog_sva_gh_scraper/data/full_repos/413664104
