<!DOCTYPE html>
<html lang="en">
  <head>
    <title>RISC-V Summit Europe 2025 - Posters</title>
    <meta charset="UTF-8">
    <meta http-equiv="refresh" content="1800">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link href="/assets/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-T3c6CoIi6uLrA9TneNEoa7RxnatzjcDSCmG1MXxSR1GAsXEV/Dwwykc2MPK8M2HN" crossorigin="anonymous">
    <link rel="stylesheet" href="/assets/css/font.css">
    <link rel="stylesheet" href="/assets/css/summit2025.css">
    

  </head>
  <body style="padding-top: 75px;">

    <nav class="navbar navbar-dark fixed-top navbar-expand-xl nav-colors justify-content-between">
      <div class="container">
        <a class="navbar-brand" href="/summit/2025/"><img src="media/logos/RISC-V_Horizontal_White_Yellow.png" alt="RISC-V logo" height="40"></a>
        <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarSupportedContent" aria-controls="navbarSupportedContent" aria-expanded="false" aria-label="Toggle navigation">
          <span class="navbar-toggler-icon"></span>
        </button>
        <div class="collapse navbar-collapse" id="navbarSupportedContent">
          <ul class="navbar-nav me-auto mb-2 mb-lg-0">
            <!-- <li class="nav-item"> -->
              <a class="nav-link" href="/summit/2025"><span style="font-weight: bold">Summit Europe 2025</span></a>
            <!-- </li> -->
            <!-- <li class="nav-item dropdown"> -->
            <!--   <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Program</a> -->
            <!--   <ul class="dropdown-menu"> -->
            <!--     <li><a class="dropdown-item" href="conference">Main program (Tuesday to Thursday)</a></li> -->
            <!--     <li><a class="dropdown-item" href="posters">Posters (Tuesday to Thursday)</a></li> -->
            <!--     <li><a class="dropdown-item" href="twgs">Technical Work Groups &amp; Tutorials (Monday)</a></li> -->
            <!--     <li><a class="dropdown-item" href="sideevents">Side Events (Friday)</a></li> -->
            <!--   </ul> -->
            <!-- </li> -->
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Program</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="twg-tutos">TWGs and Tutorials (Mon. 12)</a></li>
                <li><a class="dropdown-item" href="presentations">Plenary presentations (Tue. 13 to Thu. 15)</a></li>
                <li><a class="dropdown-item" href="posters">Posters (Tue. 13 to Thu. 15)</a></li>
                <li><a class="dropdown-item" href="expo">Expo area (Tue. 13 to Thu. 15)</a></li>
              </ul>
            </li>
            <li class="nav-item dropdown">
              <a class="nav-link dropdown-toggle" role="button" data-bs-toggle="dropdown">Calls for Proposals</a>
              <ul class="dropdown-menu">
                <li><a class="dropdown-item" href="cfp">Main program (closed)</a></li>
                <li><a class="dropdown-item" href="dev-zone">Board Dev Zone (open)</a></li>
                <li><a class="dropdown-item" href="univ-demos">University Demo Day (open)</a></li>
                <li><a class="dropdown-item" href="side-events">Side Events (open)</a></li>
              </ul>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="sponsoring">Sponsoring</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="registration">Registration</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="venue">Venue & Accomodation</a>
            </li>
            <li class="nav-item">
              <a class="nav-link" href="about">About Us</a>
            </li>
          </ul>
        </div>
      </div>
    </nav>

    <main class="container">
        <div>
          <div class="container mb-3" id="posters">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters
</h1>

    <p class="lead text-center mb-4">The list of accepted posters.
</p>

    <p><strong>Notes for poster presenters</strong></p>

    <p>Preparation before the conference:</p>
    <ul>
      <li>Posters shall be printed in <strong>A0 format in portrait mode</strong>.</li>
      <li>Each presenter shall bring their own poster on site.</li>
      <li>There is no template for posters.</li>
      <li>Make sure that the poster is easy to read from distance and
attracts people, use QR codes to link to more content.</li>
      <li>At least one author of the poster must register for the core
conference (Tuesday 13 to Thursday 15).</li>
    </ul>

    <p>At the conference:</p>
    <ul>
      <li>You will mount your own poster, no own tape allowed, you will get
some.</li>
      <li>Each poster will be displayed for a full day.</li>
      <li>Presenters are expected to stand next to their posters during
breaks and lunches.</li>
      <li>The exhibition and poster area will be open only during breaks and
lunches.</li>
    </ul>

  </div>
</div>

<div class="container mb-3" id="posters">
    <div class="p-3 bg-body-tertiary rounded-3">

    <h1 class="text-body-emphasis text-center my-3">Posters
</h1>

    <p class="lead text-center mb-4">Sorted by last name of main contact.
</p>

    <p><strong>CIAMH : Confidentiality, Integrity and Authentication across the Memory Hierarchy</strong><br />
KARIM AIT LAHSSAINE (CEA-LETI)</p>

    <p><strong>Towards a Base-Station-on-Chip for 6G Networks: RISC-V Hardware Acceleration of the LOW PHY wireless communication kernels</strong><br />
Javier Acevedo (TU Dresden)</p>

    <p><strong>Embedded FPGA-Shell: Emulating RISC-V Architectures at FPGA</strong><br />
Sajjad Ahmed (Barcelona Supercomputing Center)</p>

    <p><strong>Enhancing EDA Physical Synthesis Workflows with najaeda for the RISC-V Ecosystem</strong><br />
Christophe Alexandre (keplertech.io)</p>

    <p><strong>Implementation of Branch Treatment Strategies in the Ripes RISC-V Simulator</strong><br />
Francisco Alfaro-Cortés (Universidad de Castilla-La Mancha)</p>

    <p><strong>Exploring Selective Speculation through Speculation barriers</strong><br />
Herinomena Andrianatrehina (Inria Rennes)</p>

    <p><strong>Reliable Hardware Trojan Formal Verification</strong><br />
Christian Appold (DENSO AUTOMOTIVE Deutschland GmbH)</p>

    <p><strong>An Efficient Approach for End-to-End Formal Verification of RISC-V CPUs</strong><br />
Laurent Arditi (Codasip)</p>

    <p><strong>On Benefits of Modeling the HPDcache in LNT</strong><br />
Zachary Assoumani (INRIA)</p>

    <p><strong>ACE: Atomic Cryptography Extension for RISC-V</strong><br />
Roberto Avanzi (Qualcomm, and University of Haifa)</p>

    <p><strong>SoC Studio: A User-Centric Framework for Custom System-on-Chip Design, Emulation, and AI Integration</strong><br />
Shayan Baig (Usman Institute of Technology)</p>

    <p><strong>Programming and Modeling RISC-V on RISC-V architecture with ChatGPT assistance</strong><br />
Przemyslaw Bakowski (Nantes University)</p>

    <p><strong>Reliability in High-Performance Computing: Insights from a RISC-V Vector Processor</strong><br />
Marcello Barbirotta (Sapienza University of Rome)</p>

    <p><strong>Verification of CoreSwap: Replacing ARM Cortex-A5 with RISC-V CVA6 in ARM SoC Environment</strong><br />
Muhammad Hammad Bashir (Department of Electrical Engineering, U.E.T Lahore)</p>

    <p><strong>How well does RISC-V Perform? Recent comparison data against other architectures</strong><br />
Jeremy Bennett (Embecosm)</p>

    <p><strong>SCAR: Selective Cache Address Remapping for Mitigating Cache Side-Channel Attacks</strong><br />
Pavitra Bhade (Indian Institute of Technology)</p>

    <p><strong>Call Rewinding Towards RISC-V Specification</strong><br />
Téo Biton (Thales cortAIx Labs)</p>

    <p><strong>Comparing Voltage and Clock Glitch Attacks on a RISC-V implementation on FPGA</strong><br />
Roua Boulifa (TIMA)</p>

    <p><strong>A Hardware-Based Cache Side Channel Attack Detection Mechanism for RISC-V Processors</strong><br />
Andreas Brokalakis (Technical University of Crete)</p>

    <p><strong>Programming RISC-V accelerators via Fortran</strong><br />
Nick Brown (EPCC at the University of Edinburgh)</p>

    <p><strong>RISC-V for HPC: An update of where we are and main action points</strong><br />
Nick Brown (EPCC at the University of Edinburgh)</p>

    <p><strong>Enabling High Performance RISC-V Software for AI in the Real World</strong><br />
Max Brunton (Codeplay)</p>

    <p><strong>V-Seek: Accelerating LLM Reasoning  on Open-hardware Server-class RISC-V Platforms</strong><br />
Alessio Burrello (Politecnico di Torino and UniversitÃ  di Bologna)</p>

    <p><strong>LLMPoint: A Fast Sampling and Performance Analysis Framework for LLM Inference on RISC-V</strong><br />
Luoshan Cai (Beijing Institute of Open Source Chip)</p>

    <p><strong>RuyiSDK - A Integrated and Customizable Toolkit for RISC-V Software Development</strong><br />
Weilin Cai (PLCT)</p>

    <p><strong>Evaluation of Optimized PQC Standards ML-KEM and ML-DSA on Sargantana RV64GBV core</strong><br />
Xavier Carril Gil (Barcelona Supercomputing Center)</p>

    <p><strong>Status of Fedora’s RISC-V Porting Efforts</strong><br />
Kashyap Chamarthy (Red Hat)</p>

    <p><strong>Secure Domain-Specific Debugging on an MCU</strong><br />
Alvin Chang (Andes Technology)</p>

    <p><strong>Low Cost and High Efficiency AI Application Based on RISC-V Computing Power and DeepSeek</strong><br />
David Chen (Stream Computing)</p>

    <p><strong>HW-extended Containers on FPGA-based RISC-V SoC.</strong><br />
George Christou (Technical University of Crete)</p>

    <p><strong>Enterprise Linux Enablement On RISC-V</strong><br />
Isaac Chute (RISC-V International)</p>

    <p><strong>On-Device Federated Continual Learning on RISC-V-based Ultra-Low-Power SoC for Intelligent Nano-Drone Swarms</strong><br />
Cristian Cioflan (ETH Zurich)</p>

    <p><strong>Pre-silicon Security Analysis of\  RISC-V Processors to Fault Injection Attacks</strong><br />
Damien Couroussé (Univ. Grenoble Alpes, CEA, LIST)</p>

    <p><strong>An Open-Source Trusted Execution Environment for Resource-Constrained RISC-V MCUs</strong><br />
Luis Cunha (University of Minho)</p>

    <p><strong>Technical presentations for new applications</strong><br />
Shailesh Deshpande (Chiplogictech)</p>

    <p><strong>RISC-V-based Acceleration Strategies for Post-Quantum Cryptography</strong><br />
Stefano Di Matteo (CEA-Leti)</p>

    <p><strong>TYRCA: A RISC-V Tightly-coupled accelerator for Code-based Cryptography</strong><br />
Stefano Di Matteo (CEA-Leti)</p>

    <p><strong>Exploring the Security of an Accelerator integrated with Core-V eXtention InterFace (CV-X-IF)</strong><br />
Alessandra Dolmeta (Politecnico di Torino)</p>

    <p><strong>Automating RISC-V Custom Instruction Integration leveraging High-Level Synthesis</strong><br />
Florian Egert (Siemens AG Austria)</p>

    <p><strong>A Flexible and Portable Performance Evaluation Framework for Instruction Set Simulations</strong><br />
Conrad Foik (Technische Universität München)</p>

    <p><strong>Utilising RISC-V to reduce data centre CPU energy consumption by up to 80% by delivering five fold application performance in general purpose compute.</strong><br />
Andy Frame (VyperCore)</p>

    <p><strong>Safe Speculation for CHERI</strong><br />
Franz Fuchs (University of Cambridge)</p>

    <p><strong>Leveraging RISC-V Vectorization: Accelerating Java Programs with TornadoVM and OCK</strong><br />
Juan Fumero (The University of Manchester)</p>

    <p><strong>RISC-V Cloud Computing Open Experimental Platform</strong><br />
Yue GAO (China Telecom Corporation Limited Research Institute)</p>

    <p><strong>Evaluating SYCL Support on RISC-V Multicore Architectures: A First Approach</strong><br />
Carlos Garcia (Complutense University of Madrid)</p>

    <p><strong>Microarchitectural signals analysis platform for the implementation of Hardware Security Counters</strong><br />
Lucas Georget (EDF R&amp;D / LAAS-CNRS)</p>

    <p><strong>WebRISC-V: A 64-bit RISC-V Pipeline Simulator for Computer Architecture Classes</strong><br />
Roberto Giorgi (University of Siena)</p>

    <p><strong>CVA6 Design Space Exploration on Agilex 7 FPGA</strong><br />
Angela Gonzalez (PlanV)</p>

    <p><strong>Integration of a CGRA Accelerator with a CVA6 RISC-V Core for the Cloud-edge</strong><br />
Juan Granja (Universidad Politécnica de Madrid)</p>

    <p><strong>Enabling Front-End SoC Integration Automation Flows for Large RISC-V Designs</strong><br />
Bastien Gratreaux (Defacto Technologies)</p>

    <p><strong>Using trace based performance models to accelerate customer evaluations</strong><br />
SAMUEL Grove (MIPS Tech LLC)</p>

    <p><strong>A Fine-Grained Dynamic Partitioning Against Cache-Based Timing Attacks via Cache Locking</strong><br />
Jeremy Guillaume (UBS)</p>

    <p><strong>Implementing out-of-order issue in CVA6 for efficient support of long variable latency instructions</strong><br />
Eric Guthmuller (Univ. Grenoble Alpes, CEA, List)</p>

    <p><strong>RISC-V based GPGPU on FPGA: A Competitive Approach for Scientific Computing ?</strong><br />
Eric Guthmuller (Univ. Grenoble Alpes, CEA, List)</p>

    <p><strong>RISC-V Architectural Functional Verification</strong><br />
David Harris (Harvey Mudd College)</p>

    <p><strong>High Performance RISC-V Processor for Application in Harsh Environments</strong><br />
Malte Hawich (Leibniz Universitaet Hannover, Institute of Microelectronic Systems)</p>

    <p><strong>From RustVMM to Kata-Containers: Securing Container Workloads with H-ext Based Virtualization Software</strong><br />
Ruoqing He (ISCAS)</p>

    <p><strong>Efficient system-level support for CHERI Capabilities</strong><br />
Mark Hill (Codasip)</p>

    <p><strong>Instruction Fusion Limit Study for RISC-V</strong><br />
Elizabeth Ho (University of Cambridge)</p>

    <p><strong>FPHUB-RISCV: HUB Floating-Point Unit in RISC-V Platform – Format definition</strong><br />
Javier Hormigo (Universidad de Malaga)</p>

    <p><strong>RISC-V Unified Database</strong><br />
Derek Hower (Qualcomm)</p>

    <p><strong>Comprehensive Verification of the RISC-V Memory Management Unit: Challenges and Solutions</strong><br />
Yazan Hussnain (10xEngineers)</p>

    <p><strong>Comprehensive Lockstep Verification for NaxRiscv SoC integrating RISCV DV, RVLS, and Questa/UVM</strong><br />
Billal IGHILAHRIZ (CEA-LETI)</p>

    <p><strong>Towards Efficient Modeling and Validation of Scalable Chiplet-based Platforms</strong><br />
Fatma Jebali (CEA LIST)</p>

    <p><strong>Toward industrial grade CHERI enhanced cores</strong><br />
Alexandre Joannou (University of Cambridge)</p>

    <p><strong>Vicuna 2.0 : A Configurable RISC-V Embedded Vector Hardware Platform</strong><br />
Jefferson Jones (Vienna University of Technology)</p>

    <p><strong>Fused-Tiled Layers: Minimizing Data Movement on RISC-V SoCs with Software-Managed Caches</strong><br />
Victor Jung (ETH Zurich)</p>

    <p><strong>Energy &amp; Latency Efficient Dual-Mode AI Accelerator - AGNI Neural Inference Engine</strong><br />
Naman Kalra (IIT Tirupati)</p>

    <p><strong>Supporting Sparse Inference in XNNPACK with RISC-V Vector Extension</strong><br />
Alan Kao (Andes Technology)</p>

    <p><strong>RISC-V MPU - Address Space Isolation for Latency Critical and/or Resource Constrained Systems</strong><br />
Alexey Khomich (Synopsys Inc)</p>

    <p><strong>Vyond: Flexible and Rapid WorldGuard-Based Security Prototyping using Chipyard</strong><br />
Sungkeun Kim (Samsung Research)</p>

    <p><strong>How Much Score Could a CoreScore Score if a CoreScore Could Scores?</strong><br />
Olof Kindgren (Qamcom)</p>

    <p><strong>Enabling Reconfigurable High-Throughput RISC-V Systems through Barrel-Processing</strong><br />
Dirk Koch (Heidelberg University)</p>

    <p><strong>Work-In-Progress: Accelerating Numpy With OpenBLAS For Open-Source RISC-V Chips</strong><br />
Cyril Koenig (ETH Zurich)</p>

    <p><strong>RISC-V Solutions for Post Quantum Computing for Machine Readable Travel Documents</strong><br />
Leonidas Kosmidis (Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC))</p>

    <p><strong>A Safe and Secure Platform for Autonomous Driving</strong><br />
Leonidas Kosmidis (Barcelona Supercomputing Center (BSC) and Universitat PolitÃ¨cnica de Catalunya (UPC))</p>

    <p><strong>Modular SAIL: dream or reality?</strong><br />
Peter Kourzanov (IMEC)</p>

    <p><strong>Commercial Poster: Codasip’s X730 core, the word’s first commercially available CHERI-RISC-V Application Core</strong><br />
Tariq Kurd (Codasip)</p>

    <p><strong>Standardizing CHERI-RISC-V, CHERI TG specification and status update</strong><br />
Tariq Kurd (Codasip)</p>

    <p><strong>Efficient Trace for RISC-V: Design, Evaluation, and Integration in CVA6</strong><br />
Umberto Laghi (University of Bologna)</p>

    <p><strong>FGMT-RiscV: A fine grained multi threading processor for FPGA systems</strong><br />
Bernhard Lang (Hochschule Osnabrück, University of Applied Sciences)</p>

    <p><strong>RISC-V Certification Program Status</strong><br />
Larry Lapides (Synopsys)</p>

    <p><strong>Vaquita: A Portable Four Stage Pipeline RISC-V Vector Co Processor</strong><br />
Muhammad Latif (Usman Institute of Technology)</p>

    <p><strong>From Research Idea to Tapeout: Challenges of your first real Chip</strong><br />
Yannick Lavan (TU Darmstadt)</p>

    <p><strong>Accelerating Quanized LLM Inference for Embedded RISC-V CPUs with Vector Extension (RVV)</strong><br />
Yueh-Feng Lee (Andes Technology)</p>

    <p><strong>Improving RISC-V TLB Shootdown Performance</strong><br />
Guy Lemieux (The University of British Columbia)</p>

    <p><strong>Agile Formal Verification with Symbolic Quick Error Detection by Semantically Equivalent Program Execution</strong><br />
Yufeng Li (Institute of Computing Technology, Chinese Academy of Sciences)</p>

    <p><strong>Toffee: an Efficient and Flexible Python Testing Framework for Chip Verification</strong><br />
Jincheng Liu (Institute of Computing Technology, Chinese Academy of Sciences)</p>

    <p><strong>Building the RISC-V Education Ecosystem: A Systematic Educational Contents Design, Remote Laboratories, and Community-Driven Learning</strong><br />
Yunxiang Luo (The Institute of Software, Chinese Academy of Sciences (ISCAS))</p>

    <p><strong>Poster: RISC-V system prototyping in the RISER project</strong><br />
Manolis Marazakis (FORTH)</p>

    <p><strong>Designing a RISC-V Platform for the HIGHER project based on current and upcoming extensions</strong><br />
Manolis Marazakis (FORTH)</p>

    <p><strong>Security assessment methodology for RISC-V cores</strong><br />
Macarena Martinez-Rodriguez (Instituto de Microelectronica de Sevilla (IMSE-CNM), CSIC, US)</p>

    <p><strong>Auto-re-vectorization into RISCV Vector Code, from Vector/SIMD Intrinsics Code Written for Other Architectures like x86 AVX or ARM Vector/Neon, Using LLVM Infrastructure</strong><br />
Nisanth Mathilakath Padinharepatt (MIPS)</p>

    <p><strong>The REBECCA Hardware/Software Edge AI platform</strong><br />
Iakovos Mavroidis (Technical University of Crete)</p>

    <p><strong>Advancing Confidential Computing on RISC-V with the Memory Protection Table</strong><br />
Stefano Mercogliano (University of Naples Federico II)</p>

    <p><strong>Optimizing TLS Cryptographic Operations on RISC-V SoC with OpenTitan RoT</strong><br />
Alberto Musa (University of Bologna)</p>

    <p><strong>Enabling Syscall Interception on RISC-V.</strong><br />
Ramon Nou Castell (Barcelona Supercomputing Center)</p>

    <p><strong>REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton</strong><br />
Noelia Oliete-Escuín (BSC)</p>

    <p><strong>Powering Plasma-Physics with RISC-V vector extension: the case of Vlasiator</strong><br />
Gerard Oliva Viñas (Barcelona Supercomputing Center)</p>

    <p><strong>The RISE Project: Advancing AI on RISC-V</strong><br />
Jeffrey Osier-Mixon (Red Hat)</p>

    <p><strong>Verification of a RISC-V system with multiple cores</strong><br />
Oscar Palomar (Barcelona Supercomputing Center)</p>

    <p><strong>Tackling Hardware Trojan Horses via Hardware-based Methodologies</strong><br />
Alessandro Palumbo (CentraleSupélec, Inria, Univ Rennes, CNRS, IRISA)</p>

    <p><strong>Detecting Microarchitectural Side-Channel Attacks via Hardware Security Checkers</strong><br />
Alessandro Palumbo (CentraleSupélec, Inria, Univ Rennes, CNRS, IRISA)</p>

    <p><strong>Accelerating software development for high performance compute using VDKs</strong><br />
Rae Parnmukh (Tenstorrent)</p>

    <p><strong>Snooper: A Flexible Tracing Solution for Fast Simulation and Analysis in RISC-V</strong><br />
Julian Pavon Rivera (Barcelona Supercomputing Center)</p>

    <p><strong>The Bicameral Cache: a split cache for RISC-V vector architectures</strong><br />
Borja Perez (Universidad de Cantabria)</p>

    <p><strong>GaZmusino: An extended edge RISC-V core with support for Bayesian Neural Networks</strong><br />
Samuel Perez Pedrajas (University of Zaragoza)</p>

    <p><strong>LEN5: an Out-Of-Order, Modular, Edge-Oriented RISC-V CPU</strong><br />
Vincenzo Petrolo (Politecnico di Torino)</p>

    <p><strong>Enabling RISC-V CI in Open-Source Projects: Challenges and Solutions</strong><br />
Marek Pikula (Samsung R&amp;D Institute Poland)</p>

    <p><strong>AIA User Priority Mask Extension: Minimizing Critical Sections Side-Effects on Real-Time Automotive Systems</strong><br />
Sandro Pinto (University of Minho)</p>

    <p><strong>A Deep Dive into Integration Methodologies in RISC-V</strong><br />
Valeria Piscopo (Politecnico di Torino)</p>

    <p><strong>Towards an Industrial-Grade Open-Source FPU for RISC-V Vector Processors</strong><br />
Michael Platzer (Axelera AI)</p>

    <p><strong>Side-channel attack hardware detection module added to RISC-V core</strong><br />
Juliette Pottier (Nantes Université-IETR)</p>

    <p><strong>Open Challenges for a Production-ready Cloud Environment on top of RISC-V hardware</strong><br />
Guillem Prades (Barcelona Supercomputing Center)</p>

    <p><strong>Customized RISC-V In a Simple Game Console</strong><br />
Zdenek Prikryl (Codasip)</p>

    <p><strong>CVA6 RISC-V PMP Vulnerabilities against FIA</strong><br />
Kevin QUENEHERVE (Université Bretagne Sud - Lab-STICC (UMR 6285))</p>

    <p><strong>A Unified AI Accelerator Interface for Scalable RISC-V Architectures</strong><br />
Fucong Qiu (Institute of Computing Technology, Chinese Academy of Sciences)</p>

    <p><strong>Open-source SPMP-based CVA6 Virtualization</strong><br />
Manuel Rodríguez (Centro ALGORITMI/LASI)</p>

    <p><strong>RISCV-PySim: A Modular and Flexible Python-Based RISC-V Simulator</strong><br />
Carlos Rojas Morales (Barcelona Supercomputing Center)</p>

    <p><strong>Design Exploration of RISC-V Soft-Cores through Speculative High-Level Synthesis</strong><br />
Simon Rokicki (Irisa)</p>

    <p><strong>Who tests the TestRIG? Tooling for randomised tandem verification</strong><br />
Peter Rugg (University of Cambridge)</p>

    <p><strong>RIVeT-Co: Time-Predictable RISC-V based Vector Co-processor for High-Performance Computing</strong><br />
SONAM SINGH (Indraprastha Institute of Information Technology Delhi)</p>

    <p><strong>RISC-V Vector Extension. A Case Study on Time Series Analysis</strong><br />
Jose Sanchez-Yun (University of Málaga)</p>

    <p><strong>Croc: An End-to-End Open-Source Extensible RISC-V MCU Platform to Democratize Silicon</strong><br />
Philippe Sauter (IIS, ETH Zürich)</p>

    <p><strong>Learning by Puzzling: A Modular Approach to RISC-V Processor Design Education</strong><br />
Tobias Scheipel (Graz University of Technology)</p>

    <p><strong>FastISS RISC-V VP++: A Simulation Performance Evaluation of RVV Workloads</strong><br />
Manfred Schlaegl (Johannes Kepler University)</p>

    <p><strong>Prototyping custom RISC-V instructions with Seal5 and CoreDSL</strong><br />
Jan Schlamelcher (German Aerospace Center - Institute of Systems Engineering for Future Mobility)</p>

    <p><strong>RISC-V as an ASIP Platform for Portable Hearing Aid Devices</strong><br />
Sven SchÃ¶newald (Leibniz University Hanover - Institute of Microelectronic Systems)</p>

    <p><strong>Vectorization and Optimization of Gradient Boost Libraries for EUPilot VEC Chiplet</strong><br />
Muhammed Sen (AI4SEC OÜ)</p>

    <p><strong>Unified Emulation and Simulation Debug Environment for RISC-V Devices to Reduce Cost and Turnaround Time</strong><br />
Rejeesh Shaji Babu (Ashling Microsystems)</p>

    <p><strong>On a Static Analysis Methodology for Confidentiality and Security Signoff of RISC-V Crypto Core</strong><br />
Varun Sharma (Real Intent Inc.)</p>

    <p><strong>CHERI performance optimization</strong><br />
Carl Shaw (Codasip)</p>

    <p><strong>ProbRVCIM : Integrating Compute-in-Memory to RISC-V ISA for Probabilistic Learning and Inference at the Edge</strong><br />
Priyesh Shukla (Samsung Research / IIIT Hyderabad)</p>

    <p><strong>Software-Hardware Co-Verification for Traditional Verification Frameworks</strong><br />
Fangyuan Song (Institute of Computing Technology, Chinese Academy of Sciences)</p>

    <p><strong>Learning Computer Architecture with a Visual Simulation of RISC-V Processors</strong><br />
Esteban Stafford (Universidad de Cantabria)</p>

    <p><strong>Development of Fedora Linux Distribution for RISC-V (RV64G) Architecture</strong><br />
Billa Surendra (Centre For Development of Advanced Computing)</p>

    <p><strong>XiangShan Kunminghu V2: Architectural Innovations and Ecosystem Development of an Open-Source High-Performance RISC-V Processor</strong><br />
Haojin Tang (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences)</p>

    <p><strong>Cloud-Based Binary Artifactory for RISC-V Software</strong><br />
Ali Tariq (10xEngineers)</p>

    <p><strong>Developing RISC-V Cores with Python</strong><br />
Rob Taylor (ChipFlow)</p>

    <p><strong>The Simulation-based Gold-Standard framework for verifying HDL branch predictors</strong><br />
Katy Thackray (University of Cambridge)</p>

    <p><strong>Performance and Co-Design Evaluation of RISC-V and Xilinx MicroBlaze V on ArtyA7-100T FPGA</strong><br />
Sravani Thota (guest)</p>

    <p><strong>Advanced Verification Suite for RISC-V Cores</strong><br />
Murat Tokez (ELECTRAIC)</p>

    <p><strong>The Eruption of RISC-V in HPC: Earth Sciences Codes on Long Vector Architectures</strong><br />
Pablo Vizcaino (Barcelona Supercomputing Center)</p>

    <p><strong>Virtual memory for real-time systems using hPMP</strong><br />
Konrad Walluszik (Infineon Technologies AG)</p>

    <p><strong>CHERI extended Muntjac SoC</strong><br />
Yuecheng Wang (University of Cambridge)</p>

    <p><strong>The Road to Making openEuler a RISC-V Server Platform Distro</strong><br />
Jingwei Wang (Institute of Software, Chinese Academy of Sciences)</p>

    <p><strong>RISC-V support implementation for ORC (Oil Runtime Compiler)</strong><br />
Filip Wasil (Samsung)</p>

    <p><strong>Reconfigurable Processor-Centric Accelerators for Safety-Critical Applications</strong><br />
Luis Waucquez (Centro Electronica Industrial - Universidad Politécnica de Madrid)</p>

    <p><strong>RISC-V VPU: A High-Performance Video Transcoding Card</strong><br />
Qian Wei (China Telecom Research Institute)</p>

    <p><strong>An interleaved multi-thread RISC-V design for SMP with dual core lockstep to support ASIL-D functional safety requirements</strong><br />
Jian Wei (ecarx)</p>

    <p><strong>RISC-V ISA with In-Memory Co-Processing Architecture for General-Purpose Computing</strong><br />
Bi Wu (Nanjing University of Aeronautics and Astronautics)</p>

    <p><strong>RISC-V CoVE implementation in priviliged firmware</strong><br />
Cui Xiaoxia (Alibaba)</p>

    <p><strong>UnityChip Verification: Scaling Out Hardware Verification with Software Testing Developers</strong><br />
Yunlong Xie (Institute of Computing Technology, CAS)</p>

    <p><strong>Finding More Bugs in Your RISC-V CPUs with DiffTest and XFUZZ</strong><br />
Yinan Xu (State Key Lab of Processors, Institute of Computing Technology, Chinese Academy of Sciences)</p>

    <p><strong>An Architecture Design for Expressive Security</strong><br />
Jason Yu (National University of Singapore)</p>

    <p><strong>“One Student One Chip” Initiative: Learn to Build RISC-V Chips from Scratch with MOOC</strong><br />
Zihao Yu (ICT, CAS)</p>

    <p><strong>RISC-V Platform Firmware Implementation with UEFI and Its Future</strong><br />
Spike Yuan (Alibaba Damo Academy)</p>

    <p><strong>Hassert: Hardware Assertion-Based Agile Verification Framework with FPGA Acceleration</strong><br />
Ziqing Zhang (Institute of Computing Technology, CAS)</p>

    <p><strong>LLM-assisted Methodology for Embedded Software Performance Estimation on RISC-V</strong><br />
Weiyan Zhang (Researcher)</p>

    <p><strong>Kronos: A RVV-1.0 Short Vector Unit in Chisel</strong><br />
Jerry Zhao (UC Berkeley)</p>

    <p><strong>Optimizing Hardware for Neural Network Inference using Virtual Prototypes</strong><br />
Jan Zielasko (Cyber-Physical Systems, DFKI GmbH)</p>

    <p><strong>Co-simulation and architectural exploration with PolarFire SoC and Renode</strong><br />
Piotr Zierhoffer (Antmicro)</p>

    <p><strong>AccUnit: Accelerating Unit Level Verification for RISC-V Processors Using FPGA</strong><br />
weidong li (shanghaitech university)</p>

    <p><strong>Benchmarking TinyML CNN Kernels on RVV 1.0 Hardware: GCC 14 vs. LLVM 19</strong><br />
Philipp van Kempen (Technical University of Munich)</p>

    <p><strong>HWFuzz: An FPGA-Accelerated Fuzzing Framework for Efficient RISC-V Verification</strong><br />
yang zhong (Institute of Computing Technology Chinese Academy of Sciences)</p>

  </div>
</div>

        </div>
    </main>
    <footer class="py-3 my-2 container">
      <div style="width: 100%; text-align: center;">
        <!-- Platinum are 300x120-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Platinum Sponsors</div>
        <div style="display: flex; object-fit: contain; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.bosc.ac.cn"         target="_blank"><img class="logo" src="media/logos/BOSC.svg"    width="300" height="120" alt="BOSC"></a>
          <a href="https://cea.fr"                 target="_blank"><img class="logo" src="media/logos/CEA.svg"     width="300" height="120" alt="CEA"    height="120"></a>
          <a href="https://www.eswincomputing.com" target="_blank"><img class="logo" src="media/logos/ESWIN.png"   width="300" height="120" alt="ESWIN"></a>
          <a href="https://eda.sw.siemens.com"     target="_blank"><img class="logo" src="media/logos/SIEMENS.svg" width="300" height="120" alt="Siemens"></a>
          <a href="https://www.tenstorrent.com"    target="_blank"><img class="logo" src="media/logos/TENSTORRENT.png" width="300" height="120" alt="Tenstorrent"></a>
          <a href="https://www.thalesgroup.com"    target="_blank"><img class="logo" src="media/logos/THALES.png"  width="300" height="120" alt="Thales"></a>
          <a href="https://www.ventanamicro.com"   target="_blank"><img class="logo" src="media/logos/VENTANA.png" width="300" height="120" alt="Ventana"></a>
        </div>
        <!-- Gold are 250x100-->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Gold Sponsors</div>
        <div style="display: flex; object-fit: contain; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.akeana.com"         target="_blank"><img class="logo" src="media/logos/AKEANA.jpeg"      width="250" height="100" alt="Aekana"></a>
          <a href="https://www.chipagents.ai"      target="_blank"><img class="logo" src="media/logos/CHIPAGENTS.png"   width="250" height="100" alt="ChipAgents"></a>
          <a href="https://www.xrvm.com"           target="_blank"><img class="logo" src="media/logos/ALIBABA-DAMO.svg" width="250" height="100" alt="Alibaba Damo Academy"></a>
          <a href="https://www.andestech.com/en"   target="_blank"><img class="logo" src="media/logos/ANDES.png"        width="250" height="100" alt="Andes"></a>
          <a href="https://www.axiomise.com"       target="_blank"><img class="logo" src="media/logos/AXIOMISE.png"     width="250" height="100" alt="Axiomise"></a>
          <a href="https://www.codasip.com"        target="_blank"><img class="logo" src="media/logos/CODASIP.png"      width="250" height="100" alt="Codasip"></a>
          <a href="https://www.huawei.com"         target="_blank"><img class="logo" src="media/logos/HUAWEI.png"       width="250" height="100" alt="Huawei"></a>
          <a href="https://www.lauterbach.com"     target="_blank"><img class="logo" src="media/logos/LAUTERBACH.jpeg"  width="250" height="100" alt="Lauterbach"></a>
          <a href="https://www.semidynamics.com"   target="_blank"><img class="logo" src="media/logos/SEMIDYNAMICS.png" width="250" height="100" alt="Semidynamics"></a>
          <a href="https://www.sifive.com"         target="_blank"><img class="logo" src="media/logos/SIFIVE.jpg"       width="250" height="100" alt="SiFive"></a>
        </div>
        <!-- Silver are 200x80 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Silver Sponsors</div>
        <div style="display: flex; object-fit: contain; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://www.arteris.com"        target="_blank"><img class="logo" src="media/logos/ARTERIS.svg"   width="200" height="80" alt="Arteris"></a>
          <a href="https://www.brekersystems.com"  target="_blank"><img class="logo" src="media/logos/BREKER.jpg"    width="200" height="80" alt="Breker"></a>
          <a href="https://www.bsc.es"             target="_blank"><img class="logo" src="media/logos/BSC.jpeg"      width="200" height="80" alt="BSCs"></a>
          <a href="https://www.defactotech.com"    target="_blank"><img class="logo" src="media/logos/DEFACTO.png"   width="200" height="80" alt="Defacto"></a>
          <a href="https://www.e4company.com/en"   target="_blank"><img class="logo" src="media/logos/E4.png"        width="200" height="80" alt="E4"></a>
          <a href="https://www.eclipse.org"        target="_blank"><img class="logo" src="media/logos/ECLIPSE.png"   width="200" height="80" alt="ECLIPSE"></a>
          <a href="https://etri.re.kr"             target="_blank"><img class="logo" src="media/logos/ETRI.jpeg"     width="200" height="80" alt="ETRI"></a>
          <a href="https://inria.fr"               target="_blank"><img class="logo" src="media/logos/INRIA.svg"     width="200" height="80" alt="INRIA"></a>
          <a href="https://keysom.io"              target="_blank"><img class="logo" src="media/logos/KEYSOM.png"    width="200" height="80" alt="KEYSOM"></a>
          <a href="https://lowrisc.org"            target="_blank"><img class="logo" src="media/logos/LOWRISC.png"   width="200" height="80" alt="LowRISC"></a>
          <a href="https://www.planv.tech"         target="_blank"><img class="logo" src="media/logos/PLANV.png"     width="200" height="80" alt="PlanV"></a>
          <a href="https://pulp-platform.org"      target="_blank"><img class="logo" src="media/logos/PULP-ETHZ.png" width="200" height="80" alt="Pulp Platform"></a>
          <!-- <a href="https://realintent.com"         target="_blank"><img class="logo" src="media/logos/REALINTENT.jpeg" width="200" height="80" alt="Realintent"></a> -->
          <a href="https://riseproject.dev"        target="_blank"><img class="logo" src="media/logos/RISE.png"      width="200" height="80" alt="RISE"></a>
          <a href="https://www.rivosinc.com"       target="_blank"><img class="logo" src="media/logos/RIVOS.png"     width="200" height="80" alt="Rivos"></a>
          <a href="https://www.segger.com"         target="_blank"><img class="logo" src="media/logos/SEGGER.png"    width="200" height="80" alt="SEGGER"></a>
          <a href="https://www.polito.it"          target="_blank"><img class="logo" src="media/logos/POLITO.png"    width="200" height="80" alt="Politecnico di Torino"></a>
          <a href="https://www.terapines.com"      target="_blank"><img class="logo" src="media/logos/TERAPINES.svg" width="200" height="80" alt="Terapines"></a>
        </div>
        <!-- Bronze and others are 150x60 -->
        <div style="font-size: 1.5em; font-weight: bold; margin-top: 40px; margin-bottom: 20px;">Bronze Sponsors</div>
        <div style="display: flex; flex-wrap: wrap; justify-content: center; align-items: center; gap: 30px;">
          <a href="https://irtnanoelec.fr"       target="_blank"><img src="media/logos/IRT-NANOELEC.svg"  width="150" alt="IRT NanoElec"></a>
        </div>
      </div>

          <hr class="my-2" style="margin: auto; width: 66%"/>
          <p class="text-center text-muted" style="font-size: smaller;">Copyright © 2025 RISC-V International® and contributors (<a href="https://riscv.org/about/contact/">contact</a>). All rights reserved. RISC-V, RISC-V International, and the RISC-V logos are trademarks of RISC-V International. For trademark usage guidelines, please see our <a href="https://riscv.org/about/risc-v-branding-guidelines/">Brand Guidelines</a> and <a href="https://riscv.org/privacy-policy/">Privacy Policy</a>.</p>
        </footer>

    <script src="/assets/js/bootstrap.bundle.min.js" integrity="sha384-C6RzsynM9kWDrMNeT87bh95OGNyZPhcTNXj1NW7RuBCsyN/o0jlpcV8Qyq46cDfL" crossorigin="anonymous"></script>

  </body>
</html>
