#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023b05f43ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v0000023b05fb8ec0_0 .net "PC", 31 0, v0000023b05fad8d0_0;  1 drivers
v0000023b05fb75c0_0 .var "clk", 0 0;
v0000023b05fb7480_0 .net "clkout", 0 0, L_0000023b05f357f0;  1 drivers
v0000023b05fb8240_0 .net "cycles_consumed", 31 0, v0000023b05fb6e10_0;  1 drivers
v0000023b05fb8100_0 .net "regs0", 31 0, L_0000023b05f34f30;  1 drivers
v0000023b05fb8600_0 .net "regs1", 31 0, L_0000023b05f350f0;  1 drivers
v0000023b05fb8920_0 .net "regs2", 31 0, L_0000023b05f352b0;  1 drivers
v0000023b05fb73e0_0 .net "regs3", 31 0, L_0000023b05f35710;  1 drivers
v0000023b05fb7660_0 .net "regs4", 31 0, L_0000023b05f35400;  1 drivers
v0000023b05fb7ca0_0 .net "regs5", 31 0, L_0000023b05f35a20;  1 drivers
v0000023b05fb7700_0 .var "rst", 0 0;
S_0000023b05f46c60 .scope module, "cpu" "processor" 2 35, 3 4 0, S_0000023b05f43ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000023b05f46df0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023b05f46e28 .param/l "add" 0 4 5, C4<100000>;
P_0000023b05f46e60 .param/l "addi" 0 4 8, C4<001000>;
P_0000023b05f46e98 .param/l "addu" 0 4 5, C4<100001>;
P_0000023b05f46ed0 .param/l "and_" 0 4 5, C4<100100>;
P_0000023b05f46f08 .param/l "andi" 0 4 8, C4<001100>;
P_0000023b05f46f40 .param/l "beq" 0 4 10, C4<000100>;
P_0000023b05f46f78 .param/l "bne" 0 4 10, C4<000101>;
P_0000023b05f46fb0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000023b05f46fe8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023b05f47020 .param/l "j" 0 4 12, C4<000010>;
P_0000023b05f47058 .param/l "jal" 0 4 12, C4<000011>;
P_0000023b05f47090 .param/l "jr" 0 4 6, C4<001000>;
P_0000023b05f470c8 .param/l "lw" 0 4 8, C4<100011>;
P_0000023b05f47100 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023b05f47138 .param/l "or_" 0 4 5, C4<100101>;
P_0000023b05f47170 .param/l "ori" 0 4 8, C4<001101>;
P_0000023b05f471a8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023b05f471e0 .param/l "sll" 0 4 6, C4<000000>;
P_0000023b05f47218 .param/l "slt" 0 4 5, C4<101010>;
P_0000023b05f47250 .param/l "slti" 0 4 8, C4<101010>;
P_0000023b05f47288 .param/l "srl" 0 4 6, C4<000010>;
P_0000023b05f472c0 .param/l "sub" 0 4 5, C4<100010>;
P_0000023b05f472f8 .param/l "subu" 0 4 5, C4<100011>;
P_0000023b05f47330 .param/l "sw" 0 4 8, C4<101011>;
P_0000023b05f47368 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023b05f473a0 .param/l "xori" 0 4 8, C4<001110>;
L_0000023b05f35940 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f359b0 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f34d00 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f35780 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f35390 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f35470 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f354e0 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f34d70 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f357f0 .functor OR 1, v0000023b05fb75c0_0, v0000023b05f2b390_0, C4<0>, C4<0>;
L_0000023b05f34ec0 .functor OR 1, L_0000023b05fb8060, L_0000023b05fb8380, C4<0>, C4<0>;
L_0000023b05f35860 .functor AND 1, L_0000023b06011690, L_0000023b06011410, C4<1>, C4<1>;
L_0000023b05f358d0 .functor NOT 1, v0000023b05fb7700_0, C4<0>, C4<0>, C4<0>;
L_0000023b05f35a90 .functor OR 1, L_0000023b060115f0, L_0000023b060117d0, C4<0>, C4<0>;
L_0000023b05f35010 .functor OR 1, L_0000023b05f35a90, L_0000023b06012e50, C4<0>, C4<0>;
L_0000023b05f355c0 .functor OR 1, L_0000023b06012090, L_0000023b060129f0, C4<0>, C4<0>;
L_0000023b05f34fa0 .functor AND 1, L_0000023b060123b0, L_0000023b05f355c0, C4<1>, C4<1>;
L_0000023b05f35160 .functor OR 1, L_0000023b06012b30, L_0000023b06011370, C4<0>, C4<0>;
L_0000023b05f351d0 .functor AND 1, L_0000023b060112d0, L_0000023b05f35160, C4<1>, C4<1>;
v0000023b05fac750_0 .net "ALUOp", 3 0, v0000023b05f2c5b0_0;  1 drivers
v0000023b05fac250_0 .net "ALUResult", 31 0, v0000023b05f5d400_0;  1 drivers
v0000023b05fad5b0_0 .net "ALUSrc", 0 0, v0000023b05f2b2f0_0;  1 drivers
v0000023b05fac610_0 .net "ALUin2", 31 0, L_0000023b06012a90;  1 drivers
v0000023b05fad790_0 .net "MemReadEn", 0 0, v0000023b05f2c790_0;  1 drivers
v0000023b05facc50_0 .net "MemWriteEn", 0 0, v0000023b05f2c650_0;  1 drivers
v0000023b05fad3d0_0 .net "MemtoReg", 0 0, v0000023b05f2c6f0_0;  1 drivers
v0000023b05fac7f0_0 .net "PC", 31 0, v0000023b05fad8d0_0;  alias, 1 drivers
v0000023b05fadd30_0 .net "PCPlus1", 31 0, L_0000023b05fb7d40;  1 drivers
v0000023b05fac4d0_0 .net "PCsrc", 1 0, v0000023b05f5c8c0_0;  1 drivers
v0000023b05fadc90_0 .net "RegDst", 0 0, v0000023b05f2b430_0;  1 drivers
v0000023b05fad830_0 .net "RegWriteEn", 0 0, v0000023b05f2c830_0;  1 drivers
v0000023b05fac110_0 .net "WriteRegister", 4 0, L_0000023b06011190;  1 drivers
v0000023b05fac930_0 .net *"_ivl_0", 0 0, L_0000023b05f35940;  1 drivers
L_0000023b05fb90d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023b05fac570_0 .net/2u *"_ivl_10", 4 0, L_0000023b05fb90d0;  1 drivers
L_0000023b05fb94c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fad330_0 .net *"_ivl_101", 15 0, L_0000023b05fb94c0;  1 drivers
v0000023b05fada10_0 .net *"_ivl_102", 31 0, L_0000023b06011e10;  1 drivers
L_0000023b05fb9508 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fac070_0 .net *"_ivl_105", 25 0, L_0000023b05fb9508;  1 drivers
L_0000023b05fb9550 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fac6b0_0 .net/2u *"_ivl_106", 31 0, L_0000023b05fb9550;  1 drivers
v0000023b05facb10_0 .net *"_ivl_108", 0 0, L_0000023b06011690;  1 drivers
L_0000023b05fb9598 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023b05fac1b0_0 .net/2u *"_ivl_110", 5 0, L_0000023b05fb9598;  1 drivers
v0000023b05fac890_0 .net *"_ivl_112", 0 0, L_0000023b06011410;  1 drivers
v0000023b05facbb0_0 .net *"_ivl_115", 0 0, L_0000023b05f35860;  1 drivers
v0000023b05fad1f0_0 .net *"_ivl_116", 47 0, L_0000023b06011ff0;  1 drivers
L_0000023b05fb95e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05facf70_0 .net *"_ivl_119", 15 0, L_0000023b05fb95e0;  1 drivers
L_0000023b05fb9118 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023b05faced0_0 .net/2u *"_ivl_12", 5 0, L_0000023b05fb9118;  1 drivers
v0000023b05fac430_0 .net *"_ivl_120", 47 0, L_0000023b06012810;  1 drivers
L_0000023b05fb9628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05faccf0_0 .net *"_ivl_123", 15 0, L_0000023b05fb9628;  1 drivers
v0000023b05facd90_0 .net *"_ivl_125", 0 0, L_0000023b06012310;  1 drivers
v0000023b05fac2f0_0 .net *"_ivl_126", 31 0, L_0000023b06011870;  1 drivers
v0000023b05face30_0 .net *"_ivl_128", 47 0, L_0000023b060110f0;  1 drivers
v0000023b05fadab0_0 .net *"_ivl_130", 47 0, L_0000023b06012bd0;  1 drivers
v0000023b05fadb50_0 .net *"_ivl_132", 47 0, L_0000023b06011b90;  1 drivers
v0000023b05fadbf0_0 .net *"_ivl_134", 47 0, L_0000023b060126d0;  1 drivers
L_0000023b05fb9670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b05fad010_0 .net/2u *"_ivl_138", 1 0, L_0000023b05fb9670;  1 drivers
v0000023b05faddd0_0 .net *"_ivl_14", 0 0, L_0000023b05fb82e0;  1 drivers
v0000023b05fade70_0 .net *"_ivl_140", 0 0, L_0000023b06011730;  1 drivers
L_0000023b05fb96b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023b05fadf10_0 .net/2u *"_ivl_142", 1 0, L_0000023b05fb96b8;  1 drivers
v0000023b05fad0b0_0 .net *"_ivl_144", 0 0, L_0000023b06012590;  1 drivers
L_0000023b05fb9700 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023b05fac390_0 .net/2u *"_ivl_146", 1 0, L_0000023b05fb9700;  1 drivers
v0000023b05fad150_0 .net *"_ivl_148", 0 0, L_0000023b06011af0;  1 drivers
L_0000023b05fb9748 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000023b05fad290_0 .net/2u *"_ivl_150", 31 0, L_0000023b05fb9748;  1 drivers
L_0000023b05fb9790 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000023b05fad470_0 .net/2u *"_ivl_152", 31 0, L_0000023b05fb9790;  1 drivers
v0000023b05fb3140_0 .net *"_ivl_154", 31 0, L_0000023b060114b0;  1 drivers
v0000023b05fb4860_0 .net *"_ivl_156", 31 0, L_0000023b06011550;  1 drivers
L_0000023b05fb9160 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3e60_0 .net/2u *"_ivl_16", 4 0, L_0000023b05fb9160;  1 drivers
v0000023b05fb3640_0 .net *"_ivl_160", 0 0, L_0000023b05f358d0;  1 drivers
L_0000023b05fb9820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3f00_0 .net/2u *"_ivl_162", 31 0, L_0000023b05fb9820;  1 drivers
L_0000023b05fb98f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023b05fb36e0_0 .net/2u *"_ivl_166", 5 0, L_0000023b05fb98f8;  1 drivers
v0000023b05fb3780_0 .net *"_ivl_168", 0 0, L_0000023b060115f0;  1 drivers
L_0000023b05fb9940 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023b05fb45e0_0 .net/2u *"_ivl_170", 5 0, L_0000023b05fb9940;  1 drivers
v0000023b05fb4540_0 .net *"_ivl_172", 0 0, L_0000023b060117d0;  1 drivers
v0000023b05fb4900_0 .net *"_ivl_175", 0 0, L_0000023b05f35a90;  1 drivers
L_0000023b05fb9988 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3500_0 .net/2u *"_ivl_176", 5 0, L_0000023b05fb9988;  1 drivers
v0000023b05fb4e00_0 .net *"_ivl_178", 0 0, L_0000023b06012e50;  1 drivers
v0000023b05fb3a00_0 .net *"_ivl_181", 0 0, L_0000023b05f35010;  1 drivers
L_0000023b05fb99d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb30a0_0 .net/2u *"_ivl_182", 15 0, L_0000023b05fb99d0;  1 drivers
v0000023b05fb35a0_0 .net *"_ivl_184", 31 0, L_0000023b06011a50;  1 drivers
v0000023b05fb4680_0 .net *"_ivl_187", 0 0, L_0000023b06011910;  1 drivers
v0000023b05fb49a0_0 .net *"_ivl_188", 15 0, L_0000023b06011d70;  1 drivers
v0000023b05fb4d60_0 .net *"_ivl_19", 4 0, L_0000023b05fb8a60;  1 drivers
v0000023b05fb4a40_0 .net *"_ivl_190", 31 0, L_0000023b060128b0;  1 drivers
v0000023b05fb3820_0 .net *"_ivl_194", 31 0, L_0000023b06012950;  1 drivers
L_0000023b05fb9a18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb47c0_0 .net *"_ivl_197", 25 0, L_0000023b05fb9a18;  1 drivers
L_0000023b05fb9a60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb4360_0 .net/2u *"_ivl_198", 31 0, L_0000023b05fb9a60;  1 drivers
L_0000023b05fb9088 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb4400_0 .net/2u *"_ivl_2", 5 0, L_0000023b05fb9088;  1 drivers
v0000023b05fb38c0_0 .net *"_ivl_20", 4 0, L_0000023b05fb8ce0;  1 drivers
v0000023b05fb33c0_0 .net *"_ivl_200", 0 0, L_0000023b060123b0;  1 drivers
L_0000023b05fb9aa8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb31e0_0 .net/2u *"_ivl_202", 5 0, L_0000023b05fb9aa8;  1 drivers
v0000023b05fb4720_0 .net *"_ivl_204", 0 0, L_0000023b06012090;  1 drivers
L_0000023b05fb9af0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023b05fb4ae0_0 .net/2u *"_ivl_206", 5 0, L_0000023b05fb9af0;  1 drivers
v0000023b05fb44a0_0 .net *"_ivl_208", 0 0, L_0000023b060129f0;  1 drivers
v0000023b05fb40e0_0 .net *"_ivl_211", 0 0, L_0000023b05f355c0;  1 drivers
v0000023b05fb4b80_0 .net *"_ivl_213", 0 0, L_0000023b05f34fa0;  1 drivers
L_0000023b05fb9b38 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3fa0_0 .net/2u *"_ivl_214", 5 0, L_0000023b05fb9b38;  1 drivers
v0000023b05fb3be0_0 .net *"_ivl_216", 0 0, L_0000023b06011eb0;  1 drivers
L_0000023b05fb9b80 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023b05fb4c20_0 .net/2u *"_ivl_218", 31 0, L_0000023b05fb9b80;  1 drivers
v0000023b05fb3c80_0 .net *"_ivl_220", 31 0, L_0000023b060124f0;  1 drivers
v0000023b05fb3960_0 .net *"_ivl_224", 31 0, L_0000023b06012d10;  1 drivers
L_0000023b05fb9bc8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3aa0_0 .net *"_ivl_227", 25 0, L_0000023b05fb9bc8;  1 drivers
L_0000023b05fb9c10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb4f40_0 .net/2u *"_ivl_228", 31 0, L_0000023b05fb9c10;  1 drivers
v0000023b05fb4cc0_0 .net *"_ivl_230", 0 0, L_0000023b060112d0;  1 drivers
L_0000023b05fb9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3d20_0 .net/2u *"_ivl_232", 5 0, L_0000023b05fb9c58;  1 drivers
v0000023b05fb4ea0_0 .net *"_ivl_234", 0 0, L_0000023b06012b30;  1 drivers
L_0000023b05fb9ca0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3280_0 .net/2u *"_ivl_236", 5 0, L_0000023b05fb9ca0;  1 drivers
v0000023b05fb3b40_0 .net *"_ivl_238", 0 0, L_0000023b06011370;  1 drivers
v0000023b05fb3320_0 .net *"_ivl_24", 0 0, L_0000023b05f34d00;  1 drivers
v0000023b05fb3460_0 .net *"_ivl_241", 0 0, L_0000023b05f35160;  1 drivers
v0000023b05fb4040_0 .net *"_ivl_243", 0 0, L_0000023b05f351d0;  1 drivers
L_0000023b05fb9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023b05fb3dc0_0 .net/2u *"_ivl_244", 5 0, L_0000023b05fb9ce8;  1 drivers
v0000023b05fb4180_0 .net *"_ivl_246", 0 0, L_0000023b06012130;  1 drivers
v0000023b05fb4220_0 .net *"_ivl_248", 31 0, L_0000023b060121d0;  1 drivers
L_0000023b05fb91a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb42c0_0 .net/2u *"_ivl_26", 4 0, L_0000023b05fb91a8;  1 drivers
v0000023b05fb69b0_0 .net *"_ivl_29", 4 0, L_0000023b05fb77a0;  1 drivers
v0000023b05fb56f0_0 .net *"_ivl_32", 0 0, L_0000023b05f35780;  1 drivers
L_0000023b05fb91f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb6f50_0 .net/2u *"_ivl_34", 4 0, L_0000023b05fb91f0;  1 drivers
v0000023b05fb6eb0_0 .net *"_ivl_37", 4 0, L_0000023b05fb78e0;  1 drivers
v0000023b05fb65f0_0 .net *"_ivl_40", 0 0, L_0000023b05f35390;  1 drivers
L_0000023b05fb9238 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb5a10_0 .net/2u *"_ivl_42", 15 0, L_0000023b05fb9238;  1 drivers
v0000023b05fb5650_0 .net *"_ivl_45", 15 0, L_0000023b05fb7980;  1 drivers
v0000023b05fb50b0_0 .net *"_ivl_48", 0 0, L_0000023b05f35470;  1 drivers
v0000023b05fb55b0_0 .net *"_ivl_5", 5 0, L_0000023b05fb84c0;  1 drivers
L_0000023b05fb9280 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb5510_0 .net/2u *"_ivl_50", 36 0, L_0000023b05fb9280;  1 drivers
L_0000023b05fb92c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb62d0_0 .net/2u *"_ivl_52", 31 0, L_0000023b05fb92c8;  1 drivers
v0000023b05fb6190_0 .net *"_ivl_55", 4 0, L_0000023b05fb8d80;  1 drivers
v0000023b05fb5150_0 .net *"_ivl_56", 36 0, L_0000023b05fb7f20;  1 drivers
v0000023b05fb6050_0 .net *"_ivl_58", 36 0, L_0000023b05fb70c0;  1 drivers
v0000023b05fb5e70_0 .net *"_ivl_62", 0 0, L_0000023b05f354e0;  1 drivers
L_0000023b05fb9310 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb6b90_0 .net/2u *"_ivl_64", 5 0, L_0000023b05fb9310;  1 drivers
v0000023b05fb5470_0 .net *"_ivl_67", 5 0, L_0000023b05fb7b60;  1 drivers
v0000023b05fb5790_0 .net *"_ivl_70", 0 0, L_0000023b05f34d70;  1 drivers
L_0000023b05fb9358 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb6cd0_0 .net/2u *"_ivl_72", 57 0, L_0000023b05fb9358;  1 drivers
L_0000023b05fb93a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05fb6370_0 .net/2u *"_ivl_74", 31 0, L_0000023b05fb93a0;  1 drivers
v0000023b05fb6690_0 .net *"_ivl_77", 25 0, L_0000023b05fb7fc0;  1 drivers
v0000023b05fb5830_0 .net *"_ivl_78", 57 0, L_0000023b05fb7200;  1 drivers
v0000023b05fb51f0_0 .net *"_ivl_8", 0 0, L_0000023b05f359b0;  1 drivers
v0000023b05fb6230_0 .net *"_ivl_80", 57 0, L_0000023b05fb72a0;  1 drivers
L_0000023b05fb93e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023b05fb6a50_0 .net/2u *"_ivl_84", 31 0, L_0000023b05fb93e8;  1 drivers
L_0000023b05fb9430 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023b05fb58d0_0 .net/2u *"_ivl_88", 5 0, L_0000023b05fb9430;  1 drivers
v0000023b05fb6410_0 .net *"_ivl_90", 0 0, L_0000023b05fb8060;  1 drivers
L_0000023b05fb9478 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023b05fb5ab0_0 .net/2u *"_ivl_92", 5 0, L_0000023b05fb9478;  1 drivers
v0000023b05fb6c30_0 .net *"_ivl_94", 0 0, L_0000023b05fb8380;  1 drivers
v0000023b05fb6af0_0 .net *"_ivl_97", 0 0, L_0000023b05f34ec0;  1 drivers
v0000023b05fb5290_0 .net *"_ivl_98", 47 0, L_0000023b05fb8420;  1 drivers
v0000023b05fb6d70_0 .net "adderResult", 31 0, L_0000023b06012f90;  1 drivers
v0000023b05fb5330_0 .net "address", 31 0, L_0000023b05fb7340;  1 drivers
v0000023b05fb53d0_0 .net "clk", 0 0, L_0000023b05f357f0;  alias, 1 drivers
v0000023b05fb6e10_0 .var "cycles_consumed", 31 0;
o0000023b05f61888 .functor BUFZ 1, C4<z>; HiZ drive
v0000023b05fb5c90_0 .net "excep_flag", 0 0, o0000023b05f61888;  0 drivers
v0000023b05fb6730_0 .net "extImm", 31 0, L_0000023b06012770;  1 drivers
v0000023b05fb5970_0 .net "funct", 5 0, L_0000023b05fb8f60;  1 drivers
v0000023b05fb5b50_0 .net "hlt", 0 0, v0000023b05f2b390_0;  1 drivers
v0000023b05fb5bf0_0 .net "imm", 15 0, L_0000023b05fb7a20;  1 drivers
v0000023b05fb5d30_0 .net "immediate", 31 0, L_0000023b06011f50;  1 drivers
v0000023b05fb5dd0_0 .net "input_clk", 0 0, v0000023b05fb75c0_0;  1 drivers
v0000023b05fb5f10_0 .net "instruction", 31 0, L_0000023b06012270;  1 drivers
v0000023b05fb5fb0_0 .net "memoryReadData", 31 0, v0000023b05faca70_0;  1 drivers
v0000023b05fb60f0_0 .net "nextPC", 31 0, L_0000023b06012db0;  1 drivers
v0000023b05fb64b0_0 .net "opcode", 5 0, L_0000023b05fb8740;  1 drivers
v0000023b05fb6550_0 .net "rd", 4 0, L_0000023b05fb86a0;  1 drivers
v0000023b05fb67d0_0 .net "readData1", 31 0, L_0000023b05f34c90;  1 drivers
v0000023b05fb6870_0 .net "readData1_w", 31 0, L_0000023b06015eb0;  1 drivers
v0000023b05fb6910_0 .net "readData2", 31 0, L_0000023b05f35630;  1 drivers
v0000023b05fb89c0_0 .net "regs0", 31 0, L_0000023b05f34f30;  alias, 1 drivers
v0000023b05fb7840_0 .net "regs1", 31 0, L_0000023b05f350f0;  alias, 1 drivers
v0000023b05fb8b00_0 .net "regs2", 31 0, L_0000023b05f352b0;  alias, 1 drivers
v0000023b05fb8560_0 .net "regs3", 31 0, L_0000023b05f35710;  alias, 1 drivers
v0000023b05fb8ba0_0 .net "regs4", 31 0, L_0000023b05f35400;  alias, 1 drivers
v0000023b05fb7ac0_0 .net "regs5", 31 0, L_0000023b05f35a20;  alias, 1 drivers
v0000023b05fb87e0_0 .net "rs", 4 0, L_0000023b05fb7160;  1 drivers
v0000023b05fb8880_0 .net "rst", 0 0, v0000023b05fb7700_0;  1 drivers
v0000023b05fb7c00_0 .net "rt", 4 0, L_0000023b05fb7e80;  1 drivers
v0000023b05fb81a0_0 .net "shamt", 31 0, L_0000023b05fb8e20;  1 drivers
v0000023b05fb7520_0 .net "wire_instruction", 31 0, L_0000023b05f34c20;  1 drivers
v0000023b05fb7de0_0 .net "writeData", 31 0, L_0000023b06015e10;  1 drivers
v0000023b05fb8c40_0 .net "zero", 0 0, L_0000023b06016e50;  1 drivers
L_0000023b05fb84c0 .part L_0000023b06012270, 26, 6;
L_0000023b05fb8740 .functor MUXZ 6, L_0000023b05fb84c0, L_0000023b05fb9088, L_0000023b05f35940, C4<>;
L_0000023b05fb82e0 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9118;
L_0000023b05fb8a60 .part L_0000023b06012270, 11, 5;
L_0000023b05fb8ce0 .functor MUXZ 5, L_0000023b05fb8a60, L_0000023b05fb9160, L_0000023b05fb82e0, C4<>;
L_0000023b05fb86a0 .functor MUXZ 5, L_0000023b05fb8ce0, L_0000023b05fb90d0, L_0000023b05f359b0, C4<>;
L_0000023b05fb77a0 .part L_0000023b06012270, 21, 5;
L_0000023b05fb7160 .functor MUXZ 5, L_0000023b05fb77a0, L_0000023b05fb91a8, L_0000023b05f34d00, C4<>;
L_0000023b05fb78e0 .part L_0000023b06012270, 16, 5;
L_0000023b05fb7e80 .functor MUXZ 5, L_0000023b05fb78e0, L_0000023b05fb91f0, L_0000023b05f35780, C4<>;
L_0000023b05fb7980 .part L_0000023b06012270, 0, 16;
L_0000023b05fb7a20 .functor MUXZ 16, L_0000023b05fb7980, L_0000023b05fb9238, L_0000023b05f35390, C4<>;
L_0000023b05fb8d80 .part L_0000023b06012270, 6, 5;
L_0000023b05fb7f20 .concat [ 5 32 0 0], L_0000023b05fb8d80, L_0000023b05fb92c8;
L_0000023b05fb70c0 .functor MUXZ 37, L_0000023b05fb7f20, L_0000023b05fb9280, L_0000023b05f35470, C4<>;
L_0000023b05fb8e20 .part L_0000023b05fb70c0, 0, 32;
L_0000023b05fb7b60 .part L_0000023b06012270, 0, 6;
L_0000023b05fb8f60 .functor MUXZ 6, L_0000023b05fb7b60, L_0000023b05fb9310, L_0000023b05f354e0, C4<>;
L_0000023b05fb7fc0 .part L_0000023b06012270, 0, 26;
L_0000023b05fb7200 .concat [ 26 32 0 0], L_0000023b05fb7fc0, L_0000023b05fb93a0;
L_0000023b05fb72a0 .functor MUXZ 58, L_0000023b05fb7200, L_0000023b05fb9358, L_0000023b05f34d70, C4<>;
L_0000023b05fb7340 .part L_0000023b05fb72a0, 0, 32;
L_0000023b05fb7d40 .arith/sum 32, v0000023b05fad8d0_0, L_0000023b05fb93e8;
L_0000023b05fb8060 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9430;
L_0000023b05fb8380 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9478;
L_0000023b05fb8420 .concat [ 32 16 0 0], L_0000023b05fb7340, L_0000023b05fb94c0;
L_0000023b06011e10 .concat [ 6 26 0 0], L_0000023b05fb8740, L_0000023b05fb9508;
L_0000023b06011690 .cmp/eq 32, L_0000023b06011e10, L_0000023b05fb9550;
L_0000023b06011410 .cmp/eq 6, L_0000023b05fb8f60, L_0000023b05fb9598;
L_0000023b06011ff0 .concat [ 32 16 0 0], L_0000023b05f34c90, L_0000023b05fb95e0;
L_0000023b06012810 .concat [ 32 16 0 0], v0000023b05fad8d0_0, L_0000023b05fb9628;
L_0000023b06012310 .part L_0000023b05fb7a20, 15, 1;
LS_0000023b06011870_0_0 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_4 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_8 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_12 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_16 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_20 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_24 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_0_28 .concat [ 1 1 1 1], L_0000023b06012310, L_0000023b06012310, L_0000023b06012310, L_0000023b06012310;
LS_0000023b06011870_1_0 .concat [ 4 4 4 4], LS_0000023b06011870_0_0, LS_0000023b06011870_0_4, LS_0000023b06011870_0_8, LS_0000023b06011870_0_12;
LS_0000023b06011870_1_4 .concat [ 4 4 4 4], LS_0000023b06011870_0_16, LS_0000023b06011870_0_20, LS_0000023b06011870_0_24, LS_0000023b06011870_0_28;
L_0000023b06011870 .concat [ 16 16 0 0], LS_0000023b06011870_1_0, LS_0000023b06011870_1_4;
L_0000023b060110f0 .concat [ 16 32 0 0], L_0000023b05fb7a20, L_0000023b06011870;
L_0000023b06012bd0 .arith/sum 48, L_0000023b06012810, L_0000023b060110f0;
L_0000023b06011b90 .functor MUXZ 48, L_0000023b06012bd0, L_0000023b06011ff0, L_0000023b05f35860, C4<>;
L_0000023b060126d0 .functor MUXZ 48, L_0000023b06011b90, L_0000023b05fb8420, L_0000023b05f34ec0, C4<>;
L_0000023b06012f90 .part L_0000023b060126d0, 0, 32;
L_0000023b06011730 .cmp/eq 2, v0000023b05f5c8c0_0, L_0000023b05fb9670;
L_0000023b06012590 .cmp/eq 2, v0000023b05f5c8c0_0, L_0000023b05fb96b8;
L_0000023b06011af0 .cmp/eq 2, v0000023b05f5c8c0_0, L_0000023b05fb9700;
L_0000023b060114b0 .functor MUXZ 32, L_0000023b05fb9790, L_0000023b05fb9748, L_0000023b06011af0, C4<>;
L_0000023b06011550 .functor MUXZ 32, L_0000023b060114b0, L_0000023b06012f90, L_0000023b06012590, C4<>;
L_0000023b06012db0 .functor MUXZ 32, L_0000023b06011550, L_0000023b05fb7d40, L_0000023b06011730, C4<>;
L_0000023b06012270 .functor MUXZ 32, L_0000023b05f34c20, L_0000023b05fb9820, L_0000023b05f358d0, C4<>;
L_0000023b060115f0 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb98f8;
L_0000023b060117d0 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9940;
L_0000023b06012e50 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9988;
L_0000023b06011a50 .concat [ 16 16 0 0], L_0000023b05fb7a20, L_0000023b05fb99d0;
L_0000023b06011910 .part L_0000023b05fb7a20, 15, 1;
LS_0000023b06011d70_0_0 .concat [ 1 1 1 1], L_0000023b06011910, L_0000023b06011910, L_0000023b06011910, L_0000023b06011910;
LS_0000023b06011d70_0_4 .concat [ 1 1 1 1], L_0000023b06011910, L_0000023b06011910, L_0000023b06011910, L_0000023b06011910;
LS_0000023b06011d70_0_8 .concat [ 1 1 1 1], L_0000023b06011910, L_0000023b06011910, L_0000023b06011910, L_0000023b06011910;
LS_0000023b06011d70_0_12 .concat [ 1 1 1 1], L_0000023b06011910, L_0000023b06011910, L_0000023b06011910, L_0000023b06011910;
L_0000023b06011d70 .concat [ 4 4 4 4], LS_0000023b06011d70_0_0, LS_0000023b06011d70_0_4, LS_0000023b06011d70_0_8, LS_0000023b06011d70_0_12;
L_0000023b060128b0 .concat [ 16 16 0 0], L_0000023b05fb7a20, L_0000023b06011d70;
L_0000023b06012770 .functor MUXZ 32, L_0000023b060128b0, L_0000023b06011a50, L_0000023b05f35010, C4<>;
L_0000023b06012950 .concat [ 6 26 0 0], L_0000023b05fb8740, L_0000023b05fb9a18;
L_0000023b060123b0 .cmp/eq 32, L_0000023b06012950, L_0000023b05fb9a60;
L_0000023b06012090 .cmp/eq 6, L_0000023b05fb8f60, L_0000023b05fb9aa8;
L_0000023b060129f0 .cmp/eq 6, L_0000023b05fb8f60, L_0000023b05fb9af0;
L_0000023b06011eb0 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9b38;
L_0000023b060124f0 .functor MUXZ 32, L_0000023b06012770, L_0000023b05fb9b80, L_0000023b06011eb0, C4<>;
L_0000023b06011f50 .functor MUXZ 32, L_0000023b060124f0, L_0000023b05fb8e20, L_0000023b05f34fa0, C4<>;
L_0000023b06012d10 .concat [ 6 26 0 0], L_0000023b05fb8740, L_0000023b05fb9bc8;
L_0000023b060112d0 .cmp/eq 32, L_0000023b06012d10, L_0000023b05fb9c10;
L_0000023b06012b30 .cmp/eq 6, L_0000023b05fb8f60, L_0000023b05fb9c58;
L_0000023b06011370 .cmp/eq 6, L_0000023b05fb8f60, L_0000023b05fb9ca0;
L_0000023b06012130 .cmp/eq 6, L_0000023b05fb8740, L_0000023b05fb9ce8;
L_0000023b060121d0 .functor MUXZ 32, L_0000023b05f34c90, v0000023b05fad8d0_0, L_0000023b06012130, C4<>;
L_0000023b06015eb0 .functor MUXZ 32, L_0000023b060121d0, L_0000023b05f35630, L_0000023b05f351d0, C4<>;
S_0000023b05ec0b80 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023b05f39a90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023b05f35080 .functor NOT 1, v0000023b05f2b2f0_0, C4<0>, C4<0>, C4<0>;
v0000023b05f2c1f0_0 .net *"_ivl_0", 0 0, L_0000023b05f35080;  1 drivers
v0000023b05f2bc50_0 .net "in1", 31 0, L_0000023b05f35630;  alias, 1 drivers
v0000023b05f2c510_0 .net "in2", 31 0, L_0000023b06011f50;  alias, 1 drivers
v0000023b05f2b250_0 .net "out", 31 0, L_0000023b06012a90;  alias, 1 drivers
v0000023b05f2b750_0 .net "s", 0 0, v0000023b05f2b2f0_0;  alias, 1 drivers
L_0000023b06012a90 .functor MUXZ 32, L_0000023b06011f50, L_0000023b05f35630, L_0000023b05f35080, C4<>;
S_0000023b05ec0d10 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023b05f5b450 .param/l "RType" 0 4 2, C4<000000>;
P_0000023b05f5b488 .param/l "add" 0 4 5, C4<100000>;
P_0000023b05f5b4c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023b05f5b4f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023b05f5b530 .param/l "and_" 0 4 5, C4<100100>;
P_0000023b05f5b568 .param/l "andi" 0 4 8, C4<001100>;
P_0000023b05f5b5a0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023b05f5b5d8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023b05f5b610 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023b05f5b648 .param/l "j" 0 4 12, C4<000010>;
P_0000023b05f5b680 .param/l "jal" 0 4 12, C4<000011>;
P_0000023b05f5b6b8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023b05f5b6f0 .param/l "lw" 0 4 8, C4<100011>;
P_0000023b05f5b728 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023b05f5b760 .param/l "or_" 0 4 5, C4<100101>;
P_0000023b05f5b798 .param/l "ori" 0 4 8, C4<001101>;
P_0000023b05f5b7d0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023b05f5b808 .param/l "sll" 0 4 6, C4<000000>;
P_0000023b05f5b840 .param/l "slt" 0 4 5, C4<101010>;
P_0000023b05f5b878 .param/l "slti" 0 4 8, C4<101010>;
P_0000023b05f5b8b0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023b05f5b8e8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023b05f5b920 .param/l "subu" 0 4 5, C4<100011>;
P_0000023b05f5b958 .param/l "sw" 0 4 8, C4<101011>;
P_0000023b05f5b990 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023b05f5b9c8 .param/l "xori" 0 4 8, C4<001110>;
v0000023b05f2c5b0_0 .var "ALUOp", 3 0;
v0000023b05f2b2f0_0 .var "ALUSrc", 0 0;
v0000023b05f2c790_0 .var "MemReadEn", 0 0;
v0000023b05f2c650_0 .var "MemWriteEn", 0 0;
v0000023b05f2c6f0_0 .var "MemtoReg", 0 0;
v0000023b05f2b430_0 .var "RegDst", 0 0;
v0000023b05f2c830_0 .var "RegWriteEn", 0 0;
v0000023b05f2b570_0 .net "funct", 5 0, L_0000023b05fb8f60;  alias, 1 drivers
v0000023b05f2b390_0 .var "hlt", 0 0;
v0000023b05f2b610_0 .net "opcode", 5 0, L_0000023b05fb8740;  alias, 1 drivers
v0000023b05f2b6b0_0 .net "rst", 0 0, v0000023b05fb7700_0;  alias, 1 drivers
E_0000023b05f39390 .event anyedge, v0000023b05f2b6b0_0, v0000023b05f2b610_0, v0000023b05f2b570_0;
S_0000023b05eda350 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_0000023b05f34c20 .functor BUFZ 32, L_0000023b06011c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f2b7f0 .array "InstMem", 0 1023, 31 0;
v0000023b05f2b930_0 .net *"_ivl_0", 31 0, L_0000023b06011c30;  1 drivers
v0000023b05f2b9d0_0 .net *"_ivl_3", 9 0, L_0000023b06012c70;  1 drivers
v0000023b05f2ba70_0 .net *"_ivl_4", 11 0, L_0000023b06012630;  1 drivers
L_0000023b05fb97d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b05f2bb10_0 .net *"_ivl_7", 1 0, L_0000023b05fb97d8;  1 drivers
v0000023b05f2bbb0_0 .net "address", 31 0, v0000023b05fad8d0_0;  alias, 1 drivers
v0000023b05f2bd90_0 .var/i "i", 31 0;
v0000023b05f2be30_0 .net "q", 31 0, L_0000023b05f34c20;  alias, 1 drivers
L_0000023b06011c30 .array/port v0000023b05f2b7f0, L_0000023b06012630;
L_0000023b06012c70 .part v0000023b05fad8d0_0, 0, 10;
L_0000023b06012630 .concat [ 10 2 0 0], L_0000023b06012c70, L_0000023b05fb97d8;
S_0000023b05eda4e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000023b05f34c90 .functor BUFZ 32, L_0000023b06012450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023b05f35630 .functor BUFZ 32, L_0000023b060119b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f5ba60_1 .array/port v0000023b05f5ba60, 1;
L_0000023b05f34f30 .functor BUFZ 32, v0000023b05f5ba60_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f5ba60_2 .array/port v0000023b05f5ba60, 2;
L_0000023b05f350f0 .functor BUFZ 32, v0000023b05f5ba60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f5ba60_3 .array/port v0000023b05f5ba60, 3;
L_0000023b05f352b0 .functor BUFZ 32, v0000023b05f5ba60_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f5ba60_4 .array/port v0000023b05f5ba60, 4;
L_0000023b05f35710 .functor BUFZ 32, v0000023b05f5ba60_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f5ba60_5 .array/port v0000023b05f5ba60, 5;
L_0000023b05f35400 .functor BUFZ 32, v0000023b05f5ba60_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f5ba60_6 .array/port v0000023b05f5ba60, 6;
L_0000023b05f35a20 .functor BUFZ 32, v0000023b05f5ba60_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023b05f07670_0 .net *"_ivl_0", 31 0, L_0000023b06012450;  1 drivers
v0000023b05f5c3c0_0 .net *"_ivl_10", 6 0, L_0000023b06011230;  1 drivers
L_0000023b05fb98b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b05f5bce0_0 .net *"_ivl_13", 1 0, L_0000023b05fb98b0;  1 drivers
v0000023b05f5bec0_0 .net *"_ivl_2", 6 0, L_0000023b06011cd0;  1 drivers
L_0000023b05fb9868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023b05f5bf60_0 .net *"_ivl_5", 1 0, L_0000023b05fb9868;  1 drivers
v0000023b05f5c460_0 .net *"_ivl_8", 31 0, L_0000023b060119b0;  1 drivers
v0000023b05f5d4a0_0 .net "clk", 0 0, L_0000023b05f357f0;  alias, 1 drivers
v0000023b05f5cfa0_0 .var/i "i", 31 0;
v0000023b05f5d040_0 .net "readData1", 31 0, L_0000023b05f34c90;  alias, 1 drivers
v0000023b05f5bc40_0 .net "readData2", 31 0, L_0000023b05f35630;  alias, 1 drivers
v0000023b05f5d540_0 .net "readRegister1", 4 0, L_0000023b05fb7160;  alias, 1 drivers
v0000023b05f5d5e0_0 .net "readRegister2", 4 0, L_0000023b05fb7e80;  alias, 1 drivers
v0000023b05f5ba60 .array "registers", 31 0, 31 0;
v0000023b05f5bd80_0 .net "regs0", 31 0, L_0000023b05f34f30;  alias, 1 drivers
v0000023b05f5c280_0 .net "regs1", 31 0, L_0000023b05f350f0;  alias, 1 drivers
v0000023b05f5d680_0 .net "regs2", 31 0, L_0000023b05f352b0;  alias, 1 drivers
v0000023b05f5bb00_0 .net "regs3", 31 0, L_0000023b05f35710;  alias, 1 drivers
v0000023b05f5bba0_0 .net "regs4", 31 0, L_0000023b05f35400;  alias, 1 drivers
v0000023b05f5cc80_0 .net "regs5", 31 0, L_0000023b05f35a20;  alias, 1 drivers
v0000023b05f5caa0_0 .net "rst", 0 0, v0000023b05fb7700_0;  alias, 1 drivers
v0000023b05f5c5a0_0 .net "we", 0 0, v0000023b05f2c830_0;  alias, 1 drivers
v0000023b05f5c500_0 .net "writeData", 31 0, L_0000023b06015e10;  alias, 1 drivers
v0000023b05f5d0e0_0 .net "writeRegister", 4 0, L_0000023b06011190;  alias, 1 drivers
E_0000023b05f396d0/0 .event negedge, v0000023b05f2b6b0_0;
E_0000023b05f396d0/1 .event posedge, v0000023b05f5d4a0_0;
E_0000023b05f396d0 .event/or E_0000023b05f396d0/0, E_0000023b05f396d0/1;
L_0000023b06012450 .array/port v0000023b05f5ba60, L_0000023b06011cd0;
L_0000023b06011cd0 .concat [ 5 2 0 0], L_0000023b05fb7160, L_0000023b05fb9868;
L_0000023b060119b0 .array/port v0000023b05f5ba60, L_0000023b06011230;
L_0000023b06011230 .concat [ 5 2 0 0], L_0000023b05fb7e80, L_0000023b05fb98b0;
S_0000023b05ec0240 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000023b05eda4e0;
 .timescale 0 0;
v0000023b05f070d0_0 .var/i "i", 31 0;
S_0000023b05ec03d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023b05f393d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023b05f34e50 .functor NOT 1, v0000023b05f2b430_0, C4<0>, C4<0>, C4<0>;
v0000023b05f5c140_0 .net *"_ivl_0", 0 0, L_0000023b05f34e50;  1 drivers
v0000023b05f5d7c0_0 .net "in1", 4 0, L_0000023b05fb7e80;  alias, 1 drivers
v0000023b05f5c640_0 .net "in2", 4 0, L_0000023b05fb86a0;  alias, 1 drivers
v0000023b05f5d180_0 .net "out", 4 0, L_0000023b06011190;  alias, 1 drivers
v0000023b05f5d720_0 .net "s", 0 0, v0000023b05f2b430_0;  alias, 1 drivers
L_0000023b06011190 .functor MUXZ 5, L_0000023b05fb86a0, L_0000023b05fb7e80, L_0000023b05f34e50, C4<>;
S_0000023b05ef2980 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023b05f38c10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023b05ef6140 .functor NOT 1, v0000023b05f2c6f0_0, C4<0>, C4<0>, C4<0>;
v0000023b05f5c000_0 .net *"_ivl_0", 0 0, L_0000023b05ef6140;  1 drivers
v0000023b05f5c6e0_0 .net "in1", 31 0, v0000023b05f5d400_0;  alias, 1 drivers
v0000023b05f5d220_0 .net "in2", 31 0, v0000023b05faca70_0;  alias, 1 drivers
v0000023b05f5cd20_0 .net "out", 31 0, L_0000023b06015e10;  alias, 1 drivers
v0000023b05f5c820_0 .net "s", 0 0, v0000023b05f2c6f0_0;  alias, 1 drivers
L_0000023b06015e10 .functor MUXZ 32, v0000023b05faca70_0, v0000023b05f5d400_0, L_0000023b05ef6140, C4<>;
S_0000023b05ef2b10 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023b05ea6af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023b05ea6b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000023b05ea6b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023b05ea6b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000023b05ea6bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023b05ea6c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023b05ea6c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023b05ea6c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023b05ea6cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023b05ea6ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023b05ea6d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023b05ea6d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023b05fb9d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023b05f5be20_0 .net/2u *"_ivl_0", 31 0, L_0000023b05fb9d30;  1 drivers
v0000023b05f5c0a0_0 .net "opSel", 3 0, v0000023b05f2c5b0_0;  alias, 1 drivers
v0000023b05f5d360_0 .net "operand1", 31 0, L_0000023b06015eb0;  alias, 1 drivers
v0000023b05f5ce60_0 .net "operand2", 31 0, L_0000023b06012a90;  alias, 1 drivers
v0000023b05f5d400_0 .var "result", 31 0;
v0000023b05f5d860_0 .net "zero", 0 0, L_0000023b06016e50;  alias, 1 drivers
E_0000023b05f39950 .event anyedge, v0000023b05f2c5b0_0, v0000023b05f5d360_0, v0000023b05f2b250_0;
L_0000023b06016e50 .cmp/eq 32, v0000023b05f5d400_0, L_0000023b05fb9d30;
S_0000023b05ea6da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000023b05f5da20 .param/l "RType" 0 4 2, C4<000000>;
P_0000023b05f5da58 .param/l "add" 0 4 5, C4<100000>;
P_0000023b05f5da90 .param/l "addi" 0 4 8, C4<001000>;
P_0000023b05f5dac8 .param/l "addu" 0 4 5, C4<100001>;
P_0000023b05f5db00 .param/l "and_" 0 4 5, C4<100100>;
P_0000023b05f5db38 .param/l "andi" 0 4 8, C4<001100>;
P_0000023b05f5db70 .param/l "beq" 0 4 10, C4<000100>;
P_0000023b05f5dba8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023b05f5dbe0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023b05f5dc18 .param/l "j" 0 4 12, C4<000010>;
P_0000023b05f5dc50 .param/l "jal" 0 4 12, C4<000011>;
P_0000023b05f5dc88 .param/l "jr" 0 4 6, C4<001000>;
P_0000023b05f5dcc0 .param/l "lw" 0 4 8, C4<100011>;
P_0000023b05f5dcf8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023b05f5dd30 .param/l "or_" 0 4 5, C4<100101>;
P_0000023b05f5dd68 .param/l "ori" 0 4 8, C4<001101>;
P_0000023b05f5dda0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023b05f5ddd8 .param/l "sll" 0 4 6, C4<000000>;
P_0000023b05f5de10 .param/l "slt" 0 4 5, C4<101010>;
P_0000023b05f5de48 .param/l "slti" 0 4 8, C4<101010>;
P_0000023b05f5de80 .param/l "srl" 0 4 6, C4<000010>;
P_0000023b05f5deb8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023b05f5def0 .param/l "subu" 0 4 5, C4<100011>;
P_0000023b05f5df28 .param/l "sw" 0 4 8, C4<101011>;
P_0000023b05f5df60 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023b05f5df98 .param/l "xori" 0 4 8, C4<001110>;
v0000023b05f5c8c0_0 .var "PCsrc", 1 0;
v0000023b05f5c1e0_0 .net "excep_flag", 0 0, o0000023b05f61888;  alias, 0 drivers
v0000023b05f5cdc0_0 .net "funct", 5 0, L_0000023b05fb8f60;  alias, 1 drivers
v0000023b05f5c320_0 .net "opcode", 5 0, L_0000023b05fb8740;  alias, 1 drivers
v0000023b05f5d900_0 .net "operand1", 31 0, L_0000023b05f34c90;  alias, 1 drivers
v0000023b05f5c780_0 .net "operand2", 31 0, L_0000023b06012a90;  alias, 1 drivers
v0000023b05f5cf00_0 .net "rst", 0 0, v0000023b05fb7700_0;  alias, 1 drivers
E_0000023b05f39490/0 .event anyedge, v0000023b05f2b6b0_0, v0000023b05f5c1e0_0, v0000023b05f2b610_0, v0000023b05f5d040_0;
E_0000023b05f39490/1 .event anyedge, v0000023b05f2b250_0, v0000023b05f2b570_0;
E_0000023b05f39490 .event/or E_0000023b05f39490/0, E_0000023b05f39490/1;
S_0000023b05ed95c0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023b05f5c960 .array "DataMem", 0 1023, 31 0;
v0000023b05f5d2c0_0 .net "address", 31 0, v0000023b05f5d400_0;  alias, 1 drivers
v0000023b05f5ca00_0 .net "clock", 0 0, L_0000023b05f357f0;  alias, 1 drivers
v0000023b05f5cb40_0 .net "data", 31 0, L_0000023b05f35630;  alias, 1 drivers
v0000023b05f5cbe0_0 .var/i "i", 31 0;
v0000023b05faca70_0 .var "q", 31 0;
v0000023b05fad650_0 .net "rden", 0 0, v0000023b05f2c790_0;  alias, 1 drivers
v0000023b05fad6f0_0 .net "wren", 0 0, v0000023b05f2c650_0;  alias, 1 drivers
E_0000023b05f39850 .event negedge, v0000023b05f5d4a0_0;
S_0000023b05ed9750 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000023b05f46c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023b05f38cd0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023b05fac9d0_0 .net "PCin", 31 0, L_0000023b06012db0;  alias, 1 drivers
v0000023b05fad8d0_0 .var "PCout", 31 0;
v0000023b05fad970_0 .net "clk", 0 0, L_0000023b05f357f0;  alias, 1 drivers
v0000023b05fad510_0 .net "rst", 0 0, v0000023b05fb7700_0;  alias, 1 drivers
    .scope S_0000023b05ea6da0;
T_0 ;
    %wait E_0000023b05f39490;
    %load/vec4 v0000023b05f5cf00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b05f5c8c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023b05f5c1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000023b05f5c8c0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000023b05f5c320_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000023b05f5d900_0;
    %load/vec4 v0000023b05f5c780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000023b05f5c320_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000023b05f5d900_0;
    %load/vec4 v0000023b05f5c780_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000023b05f5c320_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000023b05f5c320_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000023b05f5c320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000023b05f5cdc0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000023b05f5c8c0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023b05f5c8c0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023b05ed9750;
T_1 ;
    %wait E_0000023b05f396d0;
    %load/vec4 v0000023b05fad510_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023b05fad8d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023b05fac9d0_0;
    %assign/vec4 v0000023b05fad8d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023b05eda350;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b05f2bd90_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023b05f2bd90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023b05f2bd90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %load/vec4 v0000023b05f2bd90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b05f2bd90_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f2b7f0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023b05ec0d10;
T_3 ;
    %wait E_0000023b05f39390;
    %load/vec4 v0000023b05f2b6b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023b05f2b390_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023b05f2c650_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023b05f2c6f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023b05f2c790_0, 0;
    %assign/vec4 v0000023b05f2b430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023b05f2b390_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023b05f2c5b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023b05f2b2f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023b05f2c830_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023b05f2c650_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023b05f2c6f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023b05f2c790_0, 0, 1;
    %store/vec4 v0000023b05f2b430_0, 0, 1;
    %load/vec4 v0000023b05f2b610_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b390_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %load/vec4 v0000023b05f2b570_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023b05f2b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c6f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2c650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023b05f2b2f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023b05f2c5b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023b05eda4e0;
T_4 ;
    %wait E_0000023b05f396d0;
    %fork t_1, S_0000023b05ec0240;
    %jmp t_0;
    .scope S_0000023b05ec0240;
t_1 ;
    %load/vec4 v0000023b05f5caa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b05f070d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023b05f070d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023b05f070d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f5ba60, 0, 4;
    %load/vec4 v0000023b05f070d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b05f070d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023b05f5c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023b05f5c500_0;
    %load/vec4 v0000023b05f5d0e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f5ba60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f5ba60, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023b05eda4e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023b05eda4e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b05f5cfa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023b05f5cfa0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023b05f5cfa0_0;
    %ix/getv/s 4, v0000023b05f5cfa0_0;
    %load/vec4a v0000023b05f5ba60, 4;
    %ix/getv/s 4, v0000023b05f5cfa0_0;
    %load/vec4a v0000023b05f5ba60, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023b05f5cfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b05f5cfa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023b05ef2b10;
T_6 ;
    %wait E_0000023b05f39950;
    %load/vec4 v0000023b05f5c0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %add;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %sub;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %and;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %or;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %xor;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %or;
    %inv;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023b05f5d360_0;
    %load/vec4 v0000023b05f5ce60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023b05f5ce60_0;
    %load/vec4 v0000023b05f5d360_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023b05f5d360_0;
    %ix/getv 4, v0000023b05f5ce60_0;
    %shiftl 4;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023b05f5d360_0;
    %ix/getv 4, v0000023b05f5ce60_0;
    %shiftr 4;
    %assign/vec4 v0000023b05f5d400_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023b05ed95c0;
T_7 ;
    %wait E_0000023b05f39850;
    %load/vec4 v0000023b05fad650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023b05f5d2c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000023b05f5c960, 4;
    %assign/vec4 v0000023b05faca70_0, 0;
T_7.0 ;
    %load/vec4 v0000023b05fad6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023b05f5cb40_0;
    %ix/getv 3, v0000023b05f5d2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023b05f5c960, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023b05ed95c0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000023b05ed95c0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023b05f5cbe0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023b05f5cbe0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023b05f5cbe0_0;
    %load/vec4a v0000023b05f5c960, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v0000023b05f5cbe0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023b05f5cbe0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023b05f5cbe0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023b05f46c60;
T_10 ;
    %wait E_0000023b05f396d0;
    %load/vec4 v0000023b05fb8880_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023b05fb6e10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023b05fb6e10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023b05fb6e10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023b05f43ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b05fb75c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b05fb7700_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023b05f43ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023b05fb75c0_0;
    %inv;
    %assign/vec4 v0000023b05fb75c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023b05f43ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b05fb7700_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b05fb7700_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000023b05fb8240_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
