
IO_Tile_1_31

 (15 14)  (91 511)  (91 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (90 510)  (90 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IO_Tile_2_31

 (15 14)  (145 511)  (145 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (144 510)  (144 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_3_31

 (15 14)  (199 511)  (199 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (198 510)  (198 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_4_31

 (15 14)  (253 511)  (253 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (252 510)  (252 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_5_31

 (15 14)  (307 511)  (307 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (306 510)  (306 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_6_31

 (15 14)  (361 511)  (361 511)  IO control bit: GIOLEFT0_extra_padeb_test_1

 (14 15)  (360 510)  (360 510)  IO control bit: GIOLEFT0_extra_padeb_test_0



IO_Tile_7_31

 (15 14)  (403 511)  (403 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (402 510)  (402 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_8_31

 (15 14)  (457 511)  (457 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (456 510)  (456 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_9_31

 (15 14)  (511 511)  (511 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (510 510)  (510 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_10_31

 (3 2)  (555 499)  (555 499)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_5

 (2 4)  (554 500)  (554 500)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_7

 (3 4)  (555 500)  (555 500)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_8

 (3 5)  (555 501)  (555 501)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_6

 (3 7)  (555 502)  (555 502)  PLL config bit: CLOCK_T_10_31_IOUP_cf_bit_9

 (15 14)  (565 511)  (565 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (564 510)  (564 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_11_31

 (2 0)  (608 496)  (608 496)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_1

 (3 2)  (609 499)  (609 499)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_5

 (3 5)  (609 501)  (609 501)  PLL config bit: CLOCK_T_11_31_IOUP_cf_bit_6

 (15 14)  (619 511)  (619 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (618 510)  (618 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_12_31

 (5 2)  (653 499)  (653 499)  routing T_12_31.span12_vert_3 <X> T_12_31.lc_trk_g0_3
 (7 2)  (655 499)  (655 499)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (656 499)  (656 499)  routing T_12_31.span12_vert_3 <X> T_12_31.lc_trk_g0_3
 (8 3)  (656 498)  (656 498)  routing T_12_31.span12_vert_3 <X> T_12_31.lc_trk_g0_3
 (14 4)  (672 500)  (672 500)  routing T_12_31.lc_trk_g0_3 <X> T_12_31.wire_gbuf/in
 (15 4)  (673 500)  (673 500)  Enable bit of Mux _fablink/Mux => lc_trk_g0_3 wire_gbuf/in
 (2 6)  (662 503)  (662 503)  IO control bit: GIOUP1_REN_1

 (3 9)  (663 505)  (663 505)  IO control bit: GIOUP1_IE_1

 (17 13)  (641 509)  (641 509)  IOB_1 IO Functioning bit
 (14 15)  (672 510)  (672 510)  IO control bit: GIOUP1_extra_padeb_test_0



IO_Tile_13_31

 (16 0)  (698 496)  (698 496)  IOB_0 IO Functioning bit
 (3 1)  (721 497)  (721 497)  IO control bit: GIOUP0_REN_0

 (17 3)  (699 498)  (699 498)  IOB_0 IO Functioning bit
 (12 4)  (728 500)  (728 500)  routing T_13_31.lc_trk_g1_1 <X> T_13_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (698 500)  (698 500)  IOB_0 IO Functioning bit
 (13 5)  (729 501)  (729 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (731 503)  (731 503)  IO control bit: GIOUP0_cf_bit_35

 (5 8)  (711 504)  (711 504)  routing T_13_31.span4_vert_25 <X> T_13_31.lc_trk_g1_1
 (6 8)  (712 504)  (712 504)  routing T_13_31.span4_vert_25 <X> T_13_31.lc_trk_g1_1
 (7 8)  (713 504)  (713 504)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (714 505)  (714 505)  routing T_13_31.span4_vert_25 <X> T_13_31.lc_trk_g1_1
 (15 14)  (731 511)  (731 511)  IO control bit: GIOUP0_extra_padeb_test_1



IO_Tile_14_31

 (2 0)  (774 496)  (774 496)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_1

 (3 2)  (775 499)  (775 499)  PLL config bit: CLOCK_T_14_31_IOUP_cf_bit_5

 (15 14)  (785 511)  (785 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (784 510)  (784 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_15_31

 (15 14)  (839 511)  (839 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (838 510)  (838 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_16_31

 (15 4)  (893 500)  (893 500)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (892 501)  (892 501)  routing T_16_31.lc_trk_g1_4 <X> T_16_31.fabout
 (15 5)  (893 501)  (893 501)  routing T_16_31.lc_trk_g1_4 <X> T_16_31.fabout
 (4 12)  (872 508)  (872 508)  routing T_16_31.span12_vert_4 <X> T_16_31.lc_trk_g1_4
 (4 13)  (872 509)  (872 509)  routing T_16_31.span12_vert_4 <X> T_16_31.lc_trk_g1_4
 (5 13)  (873 509)  (873 509)  routing T_16_31.span12_vert_4 <X> T_16_31.lc_trk_g1_4
 (7 13)  (875 509)  (875 509)  Enable bit of Mux _local_links/g1_mux_4 => span12_vert_4 lc_trk_g1_4
 (15 14)  (893 511)  (893 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (892 510)  (892 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_17_31

 (13 1)  (945 497)  (945 497)  routing T_17_31.span4_vert_1 <X> T_17_31.span4_horz_r_0
 (14 1)  (946 497)  (946 497)  routing T_17_31.span4_vert_1 <X> T_17_31.span4_horz_r_0
 (15 14)  (947 511)  (947 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (946 510)  (946 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_18_31

 (3 1)  (991 497)  (991 497)  IO control bit: BIOUP_REN_0

 (17 1)  (969 497)  (969 497)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (969 498)  (969 498)  IOB_0 IO Functioning bit
 (2 6)  (990 503)  (990 503)  IO control bit: BIOUP_REN_1

 (3 6)  (991 503)  (991 503)  IO control bit: BIOUP_IE_0

 (15 6)  (1001 503)  (1001 503)  IO control bit: BIOUP_cf_bit_35

 (0 9)  (987 505)  (987 505)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (3 9)  (991 505)  (991 505)  IO control bit: BIOUP_IE_1

 (15 12)  (1001 508)  (1001 508)  IO control bit: BIOUP_cf_bit_39

 (17 13)  (969 509)  (969 509)  IOB_1 IO Functioning bit
 (15 14)  (1001 511)  (1001 511)  IO control bit: BIOUP_extra_padeb_test_1

 (14 15)  (1000 510)  (1000 510)  IO control bit: BIOUP_extra_padeb_test_0



IO_Tile_19_31

 (4 0)  (1034 496)  (1034 496)  routing T_19_31.span4_horz_r_8 <X> T_19_31.lc_trk_g0_0
 (6 0)  (1036 496)  (1036 496)  routing T_19_31.span4_vert_1 <X> T_19_31.lc_trk_g0_1
 (7 0)  (1037 496)  (1037 496)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1038 496)  (1038 496)  routing T_19_31.span4_vert_1 <X> T_19_31.lc_trk_g0_1
 (16 0)  (1022 496)  (1022 496)  IOB_0 IO Functioning bit
 (3 1)  (1045 497)  (1045 497)  IO control bit: GIORIGHT0_REN_0

 (5 1)  (1035 497)  (1035 497)  routing T_19_31.span4_horz_r_8 <X> T_19_31.lc_trk_g0_0
 (7 1)  (1037 497)  (1037 497)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (4 2)  (1034 499)  (1034 499)  routing T_19_31.span12_vert_2 <X> T_19_31.lc_trk_g0_2
 (4 3)  (1034 498)  (1034 498)  routing T_19_31.span12_vert_2 <X> T_19_31.lc_trk_g0_2
 (5 3)  (1035 498)  (1035 498)  routing T_19_31.span12_vert_2 <X> T_19_31.lc_trk_g0_2
 (7 3)  (1037 498)  (1037 498)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (1023 498)  (1023 498)  IOB_0 IO Functioning bit
 (11 4)  (1051 500)  (1051 500)  routing T_19_31.lc_trk_g1_0 <X> T_19_31.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1023 500)  (1023 500)  IOB_0 IO Functioning bit
 (11 5)  (1051 501)  (1051 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1052 501)  (1052 501)  routing T_19_31.lc_trk_g0_2 <X> T_19_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1053 501)  (1053 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1044 503)  (1044 503)  IO control bit: GIORIGHT0_REN_1

 (15 6)  (1055 503)  (1055 503)  IO control bit: GIORIGHT0_cf_bit_35

 (4 8)  (1034 504)  (1034 504)  routing T_19_31.span4_horz_r_8 <X> T_19_31.lc_trk_g1_0
 (5 9)  (1035 505)  (1035 505)  routing T_19_31.span4_horz_r_8 <X> T_19_31.lc_trk_g1_0
 (7 9)  (1037 505)  (1037 505)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (16 10)  (1022 507)  (1022 507)  IOB_1 IO Functioning bit
 (11 11)  (1051 506)  (1051 506)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1053 506)  (1053 506)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (1055 508)  (1055 508)  IO control bit: GIORIGHT0_cf_bit_39

 (17 13)  (1023 509)  (1023 509)  IOB_1 IO Functioning bit
 (17 14)  (1023 511)  (1023 511)  IOB_1 IO Functioning bit


IO_Tile_20_31

 (15 14)  (1097 511)  (1097 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1096 510)  (1096 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_21_31

 (15 14)  (1151 511)  (1151 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1150 510)  (1150 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_22_31

 (15 14)  (1205 511)  (1205 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1204 510)  (1204 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_23_31

 (15 14)  (1259 511)  (1259 511)  IO control bit: IOUP_extra_padeb_test_1

 (14 15)  (1258 510)  (1258 510)  IO control bit: IOUP_extra_padeb_test_0



IO_Tile_24_31

 (15 14)  (1313 511)  (1313 511)  IO control bit: HIPBIOUP_extra_padeb_test_1

 (14 15)  (1312 510)  (1312 510)  IO control bit: HIPBIOUP_extra_padeb_test_0



IpCon_Tile_0_30

 (36 0)  (36 480)  (36 480)  LC_0 Logic Functioning bit
 (37 0)  (37 480)  (37 480)  LC_0 Logic Functioning bit
 (42 0)  (42 480)  (42 480)  LC_0 Logic Functioning bit
 (43 0)  (43 480)  (43 480)  LC_0 Logic Functioning bit
 (50 0)  (50 480)  (50 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 481)  (36 481)  LC_0 Logic Functioning bit
 (37 1)  (37 481)  (37 481)  LC_0 Logic Functioning bit
 (42 1)  (42 481)  (42 481)  LC_0 Logic Functioning bit
 (43 1)  (43 481)  (43 481)  LC_0 Logic Functioning bit
 (36 2)  (36 482)  (36 482)  LC_1 Logic Functioning bit
 (37 2)  (37 482)  (37 482)  LC_1 Logic Functioning bit
 (42 2)  (42 482)  (42 482)  LC_1 Logic Functioning bit
 (43 2)  (43 482)  (43 482)  LC_1 Logic Functioning bit
 (50 2)  (50 482)  (50 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 483)  (36 483)  LC_1 Logic Functioning bit
 (37 3)  (37 483)  (37 483)  LC_1 Logic Functioning bit
 (42 3)  (42 483)  (42 483)  LC_1 Logic Functioning bit
 (43 3)  (43 483)  (43 483)  LC_1 Logic Functioning bit
 (36 4)  (36 484)  (36 484)  LC_2 Logic Functioning bit
 (37 4)  (37 484)  (37 484)  LC_2 Logic Functioning bit
 (42 4)  (42 484)  (42 484)  LC_2 Logic Functioning bit
 (43 4)  (43 484)  (43 484)  LC_2 Logic Functioning bit
 (50 4)  (50 484)  (50 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 485)  (36 485)  LC_2 Logic Functioning bit
 (37 5)  (37 485)  (37 485)  LC_2 Logic Functioning bit
 (42 5)  (42 485)  (42 485)  LC_2 Logic Functioning bit
 (43 5)  (43 485)  (43 485)  LC_2 Logic Functioning bit
 (36 6)  (36 486)  (36 486)  LC_3 Logic Functioning bit
 (37 6)  (37 486)  (37 486)  LC_3 Logic Functioning bit
 (42 6)  (42 486)  (42 486)  LC_3 Logic Functioning bit
 (43 6)  (43 486)  (43 486)  LC_3 Logic Functioning bit
 (50 6)  (50 486)  (50 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 487)  (36 487)  LC_3 Logic Functioning bit
 (37 7)  (37 487)  (37 487)  LC_3 Logic Functioning bit
 (42 7)  (42 487)  (42 487)  LC_3 Logic Functioning bit
 (43 7)  (43 487)  (43 487)  LC_3 Logic Functioning bit
 (36 8)  (36 488)  (36 488)  LC_4 Logic Functioning bit
 (37 8)  (37 488)  (37 488)  LC_4 Logic Functioning bit
 (42 8)  (42 488)  (42 488)  LC_4 Logic Functioning bit
 (43 8)  (43 488)  (43 488)  LC_4 Logic Functioning bit
 (50 8)  (50 488)  (50 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 489)  (36 489)  LC_4 Logic Functioning bit
 (37 9)  (37 489)  (37 489)  LC_4 Logic Functioning bit
 (42 9)  (42 489)  (42 489)  LC_4 Logic Functioning bit
 (43 9)  (43 489)  (43 489)  LC_4 Logic Functioning bit
 (36 10)  (36 490)  (36 490)  LC_5 Logic Functioning bit
 (37 10)  (37 490)  (37 490)  LC_5 Logic Functioning bit
 (42 10)  (42 490)  (42 490)  LC_5 Logic Functioning bit
 (43 10)  (43 490)  (43 490)  LC_5 Logic Functioning bit
 (50 10)  (50 490)  (50 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 491)  (36 491)  LC_5 Logic Functioning bit
 (37 11)  (37 491)  (37 491)  LC_5 Logic Functioning bit
 (42 11)  (42 491)  (42 491)  LC_5 Logic Functioning bit
 (43 11)  (43 491)  (43 491)  LC_5 Logic Functioning bit
 (36 12)  (36 492)  (36 492)  LC_6 Logic Functioning bit
 (37 12)  (37 492)  (37 492)  LC_6 Logic Functioning bit
 (42 12)  (42 492)  (42 492)  LC_6 Logic Functioning bit
 (43 12)  (43 492)  (43 492)  LC_6 Logic Functioning bit
 (50 12)  (50 492)  (50 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 493)  (36 493)  LC_6 Logic Functioning bit
 (37 13)  (37 493)  (37 493)  LC_6 Logic Functioning bit
 (42 13)  (42 493)  (42 493)  LC_6 Logic Functioning bit
 (43 13)  (43 493)  (43 493)  LC_6 Logic Functioning bit
 (36 14)  (36 494)  (36 494)  LC_7 Logic Functioning bit
 (37 14)  (37 494)  (37 494)  LC_7 Logic Functioning bit
 (42 14)  (42 494)  (42 494)  LC_7 Logic Functioning bit
 (43 14)  (43 494)  (43 494)  LC_7 Logic Functioning bit
 (50 14)  (50 494)  (50 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 495)  (36 495)  LC_7 Logic Functioning bit
 (37 15)  (37 495)  (37 495)  LC_7 Logic Functioning bit
 (42 15)  (42 495)  (42 495)  LC_7 Logic Functioning bit
 (43 15)  (43 495)  (43 495)  LC_7 Logic Functioning bit


LogicTile_1_30

 (32 0)  (86 480)  (86 480)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (87 480)  (87 480)  routing T_1_30.lc_trk_g2_1 <X> T_1_30.wire_logic_cluster/lc_0/in_3
 (36 0)  (90 480)  (90 480)  LC_0 Logic Functioning bit
 (37 0)  (91 480)  (91 480)  LC_0 Logic Functioning bit
 (38 0)  (92 480)  (92 480)  LC_0 Logic Functioning bit
 (39 0)  (93 480)  (93 480)  LC_0 Logic Functioning bit
 (51 0)  (105 480)  (105 480)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (106 480)  (106 480)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (90 481)  (90 481)  LC_0 Logic Functioning bit
 (37 1)  (91 481)  (91 481)  LC_0 Logic Functioning bit
 (38 1)  (92 481)  (92 481)  LC_0 Logic Functioning bit
 (39 1)  (93 481)  (93 481)  LC_0 Logic Functioning bit
 (15 8)  (69 488)  (69 488)  routing T_1_30.tnl_op_1 <X> T_1_30.lc_trk_g2_1
 (17 8)  (71 488)  (71 488)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (72 489)  (72 489)  routing T_1_30.tnl_op_1 <X> T_1_30.lc_trk_g2_1


LogicTile_17_30

 (19 1)  (929 481)  (929 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_19_30

 (19 1)  (1037 481)  (1037 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IpCon_Tile_25_30

 (36 0)  (1366 480)  (1366 480)  LC_0 Logic Functioning bit
 (37 0)  (1367 480)  (1367 480)  LC_0 Logic Functioning bit
 (42 0)  (1372 480)  (1372 480)  LC_0 Logic Functioning bit
 (43 0)  (1373 480)  (1373 480)  LC_0 Logic Functioning bit
 (50 0)  (1380 480)  (1380 480)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 481)  (1366 481)  LC_0 Logic Functioning bit
 (37 1)  (1367 481)  (1367 481)  LC_0 Logic Functioning bit
 (42 1)  (1372 481)  (1372 481)  LC_0 Logic Functioning bit
 (43 1)  (1373 481)  (1373 481)  LC_0 Logic Functioning bit
 (36 2)  (1366 482)  (1366 482)  LC_1 Logic Functioning bit
 (37 2)  (1367 482)  (1367 482)  LC_1 Logic Functioning bit
 (42 2)  (1372 482)  (1372 482)  LC_1 Logic Functioning bit
 (43 2)  (1373 482)  (1373 482)  LC_1 Logic Functioning bit
 (50 2)  (1380 482)  (1380 482)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 483)  (1366 483)  LC_1 Logic Functioning bit
 (37 3)  (1367 483)  (1367 483)  LC_1 Logic Functioning bit
 (42 3)  (1372 483)  (1372 483)  LC_1 Logic Functioning bit
 (43 3)  (1373 483)  (1373 483)  LC_1 Logic Functioning bit
 (36 4)  (1366 484)  (1366 484)  LC_2 Logic Functioning bit
 (37 4)  (1367 484)  (1367 484)  LC_2 Logic Functioning bit
 (42 4)  (1372 484)  (1372 484)  LC_2 Logic Functioning bit
 (43 4)  (1373 484)  (1373 484)  LC_2 Logic Functioning bit
 (50 4)  (1380 484)  (1380 484)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 485)  (1366 485)  LC_2 Logic Functioning bit
 (37 5)  (1367 485)  (1367 485)  LC_2 Logic Functioning bit
 (42 5)  (1372 485)  (1372 485)  LC_2 Logic Functioning bit
 (43 5)  (1373 485)  (1373 485)  LC_2 Logic Functioning bit
 (36 6)  (1366 486)  (1366 486)  LC_3 Logic Functioning bit
 (37 6)  (1367 486)  (1367 486)  LC_3 Logic Functioning bit
 (42 6)  (1372 486)  (1372 486)  LC_3 Logic Functioning bit
 (43 6)  (1373 486)  (1373 486)  LC_3 Logic Functioning bit
 (50 6)  (1380 486)  (1380 486)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 487)  (1366 487)  LC_3 Logic Functioning bit
 (37 7)  (1367 487)  (1367 487)  LC_3 Logic Functioning bit
 (42 7)  (1372 487)  (1372 487)  LC_3 Logic Functioning bit
 (43 7)  (1373 487)  (1373 487)  LC_3 Logic Functioning bit
 (36 8)  (1366 488)  (1366 488)  LC_4 Logic Functioning bit
 (37 8)  (1367 488)  (1367 488)  LC_4 Logic Functioning bit
 (42 8)  (1372 488)  (1372 488)  LC_4 Logic Functioning bit
 (43 8)  (1373 488)  (1373 488)  LC_4 Logic Functioning bit
 (50 8)  (1380 488)  (1380 488)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 489)  (1366 489)  LC_4 Logic Functioning bit
 (37 9)  (1367 489)  (1367 489)  LC_4 Logic Functioning bit
 (42 9)  (1372 489)  (1372 489)  LC_4 Logic Functioning bit
 (43 9)  (1373 489)  (1373 489)  LC_4 Logic Functioning bit
 (36 10)  (1366 490)  (1366 490)  LC_5 Logic Functioning bit
 (37 10)  (1367 490)  (1367 490)  LC_5 Logic Functioning bit
 (42 10)  (1372 490)  (1372 490)  LC_5 Logic Functioning bit
 (43 10)  (1373 490)  (1373 490)  LC_5 Logic Functioning bit
 (50 10)  (1380 490)  (1380 490)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 491)  (1366 491)  LC_5 Logic Functioning bit
 (37 11)  (1367 491)  (1367 491)  LC_5 Logic Functioning bit
 (42 11)  (1372 491)  (1372 491)  LC_5 Logic Functioning bit
 (43 11)  (1373 491)  (1373 491)  LC_5 Logic Functioning bit
 (36 12)  (1366 492)  (1366 492)  LC_6 Logic Functioning bit
 (37 12)  (1367 492)  (1367 492)  LC_6 Logic Functioning bit
 (42 12)  (1372 492)  (1372 492)  LC_6 Logic Functioning bit
 (43 12)  (1373 492)  (1373 492)  LC_6 Logic Functioning bit
 (50 12)  (1380 492)  (1380 492)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 493)  (1366 493)  LC_6 Logic Functioning bit
 (37 13)  (1367 493)  (1367 493)  LC_6 Logic Functioning bit
 (42 13)  (1372 493)  (1372 493)  LC_6 Logic Functioning bit
 (43 13)  (1373 493)  (1373 493)  LC_6 Logic Functioning bit
 (36 14)  (1366 494)  (1366 494)  LC_7 Logic Functioning bit
 (37 14)  (1367 494)  (1367 494)  LC_7 Logic Functioning bit
 (42 14)  (1372 494)  (1372 494)  LC_7 Logic Functioning bit
 (43 14)  (1373 494)  (1373 494)  LC_7 Logic Functioning bit
 (50 14)  (1380 494)  (1380 494)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 495)  (1366 495)  LC_7 Logic Functioning bit
 (37 15)  (1367 495)  (1367 495)  LC_7 Logic Functioning bit
 (42 15)  (1372 495)  (1372 495)  LC_7 Logic Functioning bit
 (43 15)  (1373 495)  (1373 495)  LC_7 Logic Functioning bit


IpCon_Tile_0_29

 (36 0)  (36 464)  (36 464)  LC_0 Logic Functioning bit
 (37 0)  (37 464)  (37 464)  LC_0 Logic Functioning bit
 (42 0)  (42 464)  (42 464)  LC_0 Logic Functioning bit
 (43 0)  (43 464)  (43 464)  LC_0 Logic Functioning bit
 (50 0)  (50 464)  (50 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 465)  (36 465)  LC_0 Logic Functioning bit
 (37 1)  (37 465)  (37 465)  LC_0 Logic Functioning bit
 (42 1)  (42 465)  (42 465)  LC_0 Logic Functioning bit
 (43 1)  (43 465)  (43 465)  LC_0 Logic Functioning bit
 (36 2)  (36 466)  (36 466)  LC_1 Logic Functioning bit
 (37 2)  (37 466)  (37 466)  LC_1 Logic Functioning bit
 (42 2)  (42 466)  (42 466)  LC_1 Logic Functioning bit
 (43 2)  (43 466)  (43 466)  LC_1 Logic Functioning bit
 (50 2)  (50 466)  (50 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 467)  (36 467)  LC_1 Logic Functioning bit
 (37 3)  (37 467)  (37 467)  LC_1 Logic Functioning bit
 (42 3)  (42 467)  (42 467)  LC_1 Logic Functioning bit
 (43 3)  (43 467)  (43 467)  LC_1 Logic Functioning bit
 (36 4)  (36 468)  (36 468)  LC_2 Logic Functioning bit
 (37 4)  (37 468)  (37 468)  LC_2 Logic Functioning bit
 (42 4)  (42 468)  (42 468)  LC_2 Logic Functioning bit
 (43 4)  (43 468)  (43 468)  LC_2 Logic Functioning bit
 (50 4)  (50 468)  (50 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 469)  (36 469)  LC_2 Logic Functioning bit
 (37 5)  (37 469)  (37 469)  LC_2 Logic Functioning bit
 (42 5)  (42 469)  (42 469)  LC_2 Logic Functioning bit
 (43 5)  (43 469)  (43 469)  LC_2 Logic Functioning bit
 (36 6)  (36 470)  (36 470)  LC_3 Logic Functioning bit
 (37 6)  (37 470)  (37 470)  LC_3 Logic Functioning bit
 (42 6)  (42 470)  (42 470)  LC_3 Logic Functioning bit
 (43 6)  (43 470)  (43 470)  LC_3 Logic Functioning bit
 (50 6)  (50 470)  (50 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 471)  (36 471)  LC_3 Logic Functioning bit
 (37 7)  (37 471)  (37 471)  LC_3 Logic Functioning bit
 (42 7)  (42 471)  (42 471)  LC_3 Logic Functioning bit
 (43 7)  (43 471)  (43 471)  LC_3 Logic Functioning bit
 (36 8)  (36 472)  (36 472)  LC_4 Logic Functioning bit
 (37 8)  (37 472)  (37 472)  LC_4 Logic Functioning bit
 (42 8)  (42 472)  (42 472)  LC_4 Logic Functioning bit
 (43 8)  (43 472)  (43 472)  LC_4 Logic Functioning bit
 (50 8)  (50 472)  (50 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 473)  (36 473)  LC_4 Logic Functioning bit
 (37 9)  (37 473)  (37 473)  LC_4 Logic Functioning bit
 (42 9)  (42 473)  (42 473)  LC_4 Logic Functioning bit
 (43 9)  (43 473)  (43 473)  LC_4 Logic Functioning bit
 (36 10)  (36 474)  (36 474)  LC_5 Logic Functioning bit
 (37 10)  (37 474)  (37 474)  LC_5 Logic Functioning bit
 (42 10)  (42 474)  (42 474)  LC_5 Logic Functioning bit
 (43 10)  (43 474)  (43 474)  LC_5 Logic Functioning bit
 (50 10)  (50 474)  (50 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 475)  (36 475)  LC_5 Logic Functioning bit
 (37 11)  (37 475)  (37 475)  LC_5 Logic Functioning bit
 (42 11)  (42 475)  (42 475)  LC_5 Logic Functioning bit
 (43 11)  (43 475)  (43 475)  LC_5 Logic Functioning bit
 (36 12)  (36 476)  (36 476)  LC_6 Logic Functioning bit
 (37 12)  (37 476)  (37 476)  LC_6 Logic Functioning bit
 (42 12)  (42 476)  (42 476)  LC_6 Logic Functioning bit
 (43 12)  (43 476)  (43 476)  LC_6 Logic Functioning bit
 (50 12)  (50 476)  (50 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 477)  (36 477)  LC_6 Logic Functioning bit
 (37 13)  (37 477)  (37 477)  LC_6 Logic Functioning bit
 (42 13)  (42 477)  (42 477)  LC_6 Logic Functioning bit
 (43 13)  (43 477)  (43 477)  LC_6 Logic Functioning bit
 (36 14)  (36 478)  (36 478)  LC_7 Logic Functioning bit
 (37 14)  (37 478)  (37 478)  LC_7 Logic Functioning bit
 (42 14)  (42 478)  (42 478)  LC_7 Logic Functioning bit
 (43 14)  (43 478)  (43 478)  LC_7 Logic Functioning bit
 (50 14)  (50 478)  (50 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 479)  (36 479)  LC_7 Logic Functioning bit
 (37 15)  (37 479)  (37 479)  LC_7 Logic Functioning bit
 (42 15)  (42 479)  (42 479)  LC_7 Logic Functioning bit
 (43 15)  (43 479)  (43 479)  LC_7 Logic Functioning bit


LogicTile_13_29

 (9 3)  (703 467)  (703 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36
 (10 3)  (704 467)  (704 467)  routing T_13_29.sp4_v_b_5 <X> T_13_29.sp4_v_t_36


IpCon_Tile_25_29

 (36 0)  (1366 464)  (1366 464)  LC_0 Logic Functioning bit
 (37 0)  (1367 464)  (1367 464)  LC_0 Logic Functioning bit
 (42 0)  (1372 464)  (1372 464)  LC_0 Logic Functioning bit
 (43 0)  (1373 464)  (1373 464)  LC_0 Logic Functioning bit
 (50 0)  (1380 464)  (1380 464)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 465)  (1366 465)  LC_0 Logic Functioning bit
 (37 1)  (1367 465)  (1367 465)  LC_0 Logic Functioning bit
 (42 1)  (1372 465)  (1372 465)  LC_0 Logic Functioning bit
 (43 1)  (1373 465)  (1373 465)  LC_0 Logic Functioning bit
 (36 2)  (1366 466)  (1366 466)  LC_1 Logic Functioning bit
 (37 2)  (1367 466)  (1367 466)  LC_1 Logic Functioning bit
 (42 2)  (1372 466)  (1372 466)  LC_1 Logic Functioning bit
 (43 2)  (1373 466)  (1373 466)  LC_1 Logic Functioning bit
 (50 2)  (1380 466)  (1380 466)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 467)  (1366 467)  LC_1 Logic Functioning bit
 (37 3)  (1367 467)  (1367 467)  LC_1 Logic Functioning bit
 (42 3)  (1372 467)  (1372 467)  LC_1 Logic Functioning bit
 (43 3)  (1373 467)  (1373 467)  LC_1 Logic Functioning bit
 (36 4)  (1366 468)  (1366 468)  LC_2 Logic Functioning bit
 (37 4)  (1367 468)  (1367 468)  LC_2 Logic Functioning bit
 (42 4)  (1372 468)  (1372 468)  LC_2 Logic Functioning bit
 (43 4)  (1373 468)  (1373 468)  LC_2 Logic Functioning bit
 (50 4)  (1380 468)  (1380 468)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 469)  (1366 469)  LC_2 Logic Functioning bit
 (37 5)  (1367 469)  (1367 469)  LC_2 Logic Functioning bit
 (42 5)  (1372 469)  (1372 469)  LC_2 Logic Functioning bit
 (43 5)  (1373 469)  (1373 469)  LC_2 Logic Functioning bit
 (36 6)  (1366 470)  (1366 470)  LC_3 Logic Functioning bit
 (37 6)  (1367 470)  (1367 470)  LC_3 Logic Functioning bit
 (42 6)  (1372 470)  (1372 470)  LC_3 Logic Functioning bit
 (43 6)  (1373 470)  (1373 470)  LC_3 Logic Functioning bit
 (50 6)  (1380 470)  (1380 470)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 471)  (1366 471)  LC_3 Logic Functioning bit
 (37 7)  (1367 471)  (1367 471)  LC_3 Logic Functioning bit
 (42 7)  (1372 471)  (1372 471)  LC_3 Logic Functioning bit
 (43 7)  (1373 471)  (1373 471)  LC_3 Logic Functioning bit
 (36 8)  (1366 472)  (1366 472)  LC_4 Logic Functioning bit
 (37 8)  (1367 472)  (1367 472)  LC_4 Logic Functioning bit
 (42 8)  (1372 472)  (1372 472)  LC_4 Logic Functioning bit
 (43 8)  (1373 472)  (1373 472)  LC_4 Logic Functioning bit
 (50 8)  (1380 472)  (1380 472)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 473)  (1366 473)  LC_4 Logic Functioning bit
 (37 9)  (1367 473)  (1367 473)  LC_4 Logic Functioning bit
 (42 9)  (1372 473)  (1372 473)  LC_4 Logic Functioning bit
 (43 9)  (1373 473)  (1373 473)  LC_4 Logic Functioning bit
 (36 10)  (1366 474)  (1366 474)  LC_5 Logic Functioning bit
 (37 10)  (1367 474)  (1367 474)  LC_5 Logic Functioning bit
 (42 10)  (1372 474)  (1372 474)  LC_5 Logic Functioning bit
 (43 10)  (1373 474)  (1373 474)  LC_5 Logic Functioning bit
 (50 10)  (1380 474)  (1380 474)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 475)  (1366 475)  LC_5 Logic Functioning bit
 (37 11)  (1367 475)  (1367 475)  LC_5 Logic Functioning bit
 (42 11)  (1372 475)  (1372 475)  LC_5 Logic Functioning bit
 (43 11)  (1373 475)  (1373 475)  LC_5 Logic Functioning bit
 (36 12)  (1366 476)  (1366 476)  LC_6 Logic Functioning bit
 (37 12)  (1367 476)  (1367 476)  LC_6 Logic Functioning bit
 (42 12)  (1372 476)  (1372 476)  LC_6 Logic Functioning bit
 (43 12)  (1373 476)  (1373 476)  LC_6 Logic Functioning bit
 (50 12)  (1380 476)  (1380 476)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 477)  (1366 477)  LC_6 Logic Functioning bit
 (37 13)  (1367 477)  (1367 477)  LC_6 Logic Functioning bit
 (42 13)  (1372 477)  (1372 477)  LC_6 Logic Functioning bit
 (43 13)  (1373 477)  (1373 477)  LC_6 Logic Functioning bit
 (36 14)  (1366 478)  (1366 478)  LC_7 Logic Functioning bit
 (37 14)  (1367 478)  (1367 478)  LC_7 Logic Functioning bit
 (42 14)  (1372 478)  (1372 478)  LC_7 Logic Functioning bit
 (43 14)  (1373 478)  (1373 478)  LC_7 Logic Functioning bit
 (50 14)  (1380 478)  (1380 478)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 479)  (1366 479)  LC_7 Logic Functioning bit
 (37 15)  (1367 479)  (1367 479)  LC_7 Logic Functioning bit
 (42 15)  (1372 479)  (1372 479)  LC_7 Logic Functioning bit
 (43 15)  (1373 479)  (1373 479)  LC_7 Logic Functioning bit


IpCon_Tile_0_28

 (36 0)  (36 448)  (36 448)  LC_0 Logic Functioning bit
 (37 0)  (37 448)  (37 448)  LC_0 Logic Functioning bit
 (42 0)  (42 448)  (42 448)  LC_0 Logic Functioning bit
 (43 0)  (43 448)  (43 448)  LC_0 Logic Functioning bit
 (50 0)  (50 448)  (50 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 449)  (36 449)  LC_0 Logic Functioning bit
 (37 1)  (37 449)  (37 449)  LC_0 Logic Functioning bit
 (42 1)  (42 449)  (42 449)  LC_0 Logic Functioning bit
 (43 1)  (43 449)  (43 449)  LC_0 Logic Functioning bit
 (36 2)  (36 450)  (36 450)  LC_1 Logic Functioning bit
 (37 2)  (37 450)  (37 450)  LC_1 Logic Functioning bit
 (42 2)  (42 450)  (42 450)  LC_1 Logic Functioning bit
 (43 2)  (43 450)  (43 450)  LC_1 Logic Functioning bit
 (50 2)  (50 450)  (50 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 451)  (36 451)  LC_1 Logic Functioning bit
 (37 3)  (37 451)  (37 451)  LC_1 Logic Functioning bit
 (42 3)  (42 451)  (42 451)  LC_1 Logic Functioning bit
 (43 3)  (43 451)  (43 451)  LC_1 Logic Functioning bit
 (36 4)  (36 452)  (36 452)  LC_2 Logic Functioning bit
 (37 4)  (37 452)  (37 452)  LC_2 Logic Functioning bit
 (42 4)  (42 452)  (42 452)  LC_2 Logic Functioning bit
 (43 4)  (43 452)  (43 452)  LC_2 Logic Functioning bit
 (50 4)  (50 452)  (50 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 453)  (36 453)  LC_2 Logic Functioning bit
 (37 5)  (37 453)  (37 453)  LC_2 Logic Functioning bit
 (42 5)  (42 453)  (42 453)  LC_2 Logic Functioning bit
 (43 5)  (43 453)  (43 453)  LC_2 Logic Functioning bit
 (36 6)  (36 454)  (36 454)  LC_3 Logic Functioning bit
 (37 6)  (37 454)  (37 454)  LC_3 Logic Functioning bit
 (42 6)  (42 454)  (42 454)  LC_3 Logic Functioning bit
 (43 6)  (43 454)  (43 454)  LC_3 Logic Functioning bit
 (50 6)  (50 454)  (50 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 455)  (36 455)  LC_3 Logic Functioning bit
 (37 7)  (37 455)  (37 455)  LC_3 Logic Functioning bit
 (42 7)  (42 455)  (42 455)  LC_3 Logic Functioning bit
 (43 7)  (43 455)  (43 455)  LC_3 Logic Functioning bit
 (36 8)  (36 456)  (36 456)  LC_4 Logic Functioning bit
 (37 8)  (37 456)  (37 456)  LC_4 Logic Functioning bit
 (42 8)  (42 456)  (42 456)  LC_4 Logic Functioning bit
 (43 8)  (43 456)  (43 456)  LC_4 Logic Functioning bit
 (50 8)  (50 456)  (50 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 457)  (36 457)  LC_4 Logic Functioning bit
 (37 9)  (37 457)  (37 457)  LC_4 Logic Functioning bit
 (42 9)  (42 457)  (42 457)  LC_4 Logic Functioning bit
 (43 9)  (43 457)  (43 457)  LC_4 Logic Functioning bit
 (36 10)  (36 458)  (36 458)  LC_5 Logic Functioning bit
 (37 10)  (37 458)  (37 458)  LC_5 Logic Functioning bit
 (42 10)  (42 458)  (42 458)  LC_5 Logic Functioning bit
 (43 10)  (43 458)  (43 458)  LC_5 Logic Functioning bit
 (50 10)  (50 458)  (50 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 459)  (36 459)  LC_5 Logic Functioning bit
 (37 11)  (37 459)  (37 459)  LC_5 Logic Functioning bit
 (42 11)  (42 459)  (42 459)  LC_5 Logic Functioning bit
 (43 11)  (43 459)  (43 459)  LC_5 Logic Functioning bit
 (36 12)  (36 460)  (36 460)  LC_6 Logic Functioning bit
 (37 12)  (37 460)  (37 460)  LC_6 Logic Functioning bit
 (42 12)  (42 460)  (42 460)  LC_6 Logic Functioning bit
 (43 12)  (43 460)  (43 460)  LC_6 Logic Functioning bit
 (50 12)  (50 460)  (50 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 461)  (36 461)  LC_6 Logic Functioning bit
 (37 13)  (37 461)  (37 461)  LC_6 Logic Functioning bit
 (42 13)  (42 461)  (42 461)  LC_6 Logic Functioning bit
 (43 13)  (43 461)  (43 461)  LC_6 Logic Functioning bit
 (36 14)  (36 462)  (36 462)  LC_7 Logic Functioning bit
 (37 14)  (37 462)  (37 462)  LC_7 Logic Functioning bit
 (42 14)  (42 462)  (42 462)  LC_7 Logic Functioning bit
 (43 14)  (43 462)  (43 462)  LC_7 Logic Functioning bit
 (50 14)  (50 462)  (50 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 463)  (36 463)  LC_7 Logic Functioning bit
 (37 15)  (37 463)  (37 463)  LC_7 Logic Functioning bit
 (42 15)  (42 463)  (42 463)  LC_7 Logic Functioning bit
 (43 15)  (43 463)  (43 463)  LC_7 Logic Functioning bit


IpCon_Tile_25_28

 (36 0)  (1366 448)  (1366 448)  LC_0 Logic Functioning bit
 (37 0)  (1367 448)  (1367 448)  LC_0 Logic Functioning bit
 (42 0)  (1372 448)  (1372 448)  LC_0 Logic Functioning bit
 (43 0)  (1373 448)  (1373 448)  LC_0 Logic Functioning bit
 (50 0)  (1380 448)  (1380 448)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 449)  (1366 449)  LC_0 Logic Functioning bit
 (37 1)  (1367 449)  (1367 449)  LC_0 Logic Functioning bit
 (42 1)  (1372 449)  (1372 449)  LC_0 Logic Functioning bit
 (43 1)  (1373 449)  (1373 449)  LC_0 Logic Functioning bit
 (36 2)  (1366 450)  (1366 450)  LC_1 Logic Functioning bit
 (37 2)  (1367 450)  (1367 450)  LC_1 Logic Functioning bit
 (42 2)  (1372 450)  (1372 450)  LC_1 Logic Functioning bit
 (43 2)  (1373 450)  (1373 450)  LC_1 Logic Functioning bit
 (50 2)  (1380 450)  (1380 450)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 451)  (1366 451)  LC_1 Logic Functioning bit
 (37 3)  (1367 451)  (1367 451)  LC_1 Logic Functioning bit
 (42 3)  (1372 451)  (1372 451)  LC_1 Logic Functioning bit
 (43 3)  (1373 451)  (1373 451)  LC_1 Logic Functioning bit
 (36 4)  (1366 452)  (1366 452)  LC_2 Logic Functioning bit
 (37 4)  (1367 452)  (1367 452)  LC_2 Logic Functioning bit
 (42 4)  (1372 452)  (1372 452)  LC_2 Logic Functioning bit
 (43 4)  (1373 452)  (1373 452)  LC_2 Logic Functioning bit
 (50 4)  (1380 452)  (1380 452)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 453)  (1366 453)  LC_2 Logic Functioning bit
 (37 5)  (1367 453)  (1367 453)  LC_2 Logic Functioning bit
 (42 5)  (1372 453)  (1372 453)  LC_2 Logic Functioning bit
 (43 5)  (1373 453)  (1373 453)  LC_2 Logic Functioning bit
 (36 6)  (1366 454)  (1366 454)  LC_3 Logic Functioning bit
 (37 6)  (1367 454)  (1367 454)  LC_3 Logic Functioning bit
 (42 6)  (1372 454)  (1372 454)  LC_3 Logic Functioning bit
 (43 6)  (1373 454)  (1373 454)  LC_3 Logic Functioning bit
 (50 6)  (1380 454)  (1380 454)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 455)  (1366 455)  LC_3 Logic Functioning bit
 (37 7)  (1367 455)  (1367 455)  LC_3 Logic Functioning bit
 (42 7)  (1372 455)  (1372 455)  LC_3 Logic Functioning bit
 (43 7)  (1373 455)  (1373 455)  LC_3 Logic Functioning bit
 (36 8)  (1366 456)  (1366 456)  LC_4 Logic Functioning bit
 (37 8)  (1367 456)  (1367 456)  LC_4 Logic Functioning bit
 (42 8)  (1372 456)  (1372 456)  LC_4 Logic Functioning bit
 (43 8)  (1373 456)  (1373 456)  LC_4 Logic Functioning bit
 (50 8)  (1380 456)  (1380 456)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 457)  (1366 457)  LC_4 Logic Functioning bit
 (37 9)  (1367 457)  (1367 457)  LC_4 Logic Functioning bit
 (42 9)  (1372 457)  (1372 457)  LC_4 Logic Functioning bit
 (43 9)  (1373 457)  (1373 457)  LC_4 Logic Functioning bit
 (36 10)  (1366 458)  (1366 458)  LC_5 Logic Functioning bit
 (37 10)  (1367 458)  (1367 458)  LC_5 Logic Functioning bit
 (42 10)  (1372 458)  (1372 458)  LC_5 Logic Functioning bit
 (43 10)  (1373 458)  (1373 458)  LC_5 Logic Functioning bit
 (50 10)  (1380 458)  (1380 458)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 459)  (1366 459)  LC_5 Logic Functioning bit
 (37 11)  (1367 459)  (1367 459)  LC_5 Logic Functioning bit
 (42 11)  (1372 459)  (1372 459)  LC_5 Logic Functioning bit
 (43 11)  (1373 459)  (1373 459)  LC_5 Logic Functioning bit
 (36 12)  (1366 460)  (1366 460)  LC_6 Logic Functioning bit
 (37 12)  (1367 460)  (1367 460)  LC_6 Logic Functioning bit
 (42 12)  (1372 460)  (1372 460)  LC_6 Logic Functioning bit
 (43 12)  (1373 460)  (1373 460)  LC_6 Logic Functioning bit
 (50 12)  (1380 460)  (1380 460)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 461)  (1366 461)  LC_6 Logic Functioning bit
 (37 13)  (1367 461)  (1367 461)  LC_6 Logic Functioning bit
 (42 13)  (1372 461)  (1372 461)  LC_6 Logic Functioning bit
 (43 13)  (1373 461)  (1373 461)  LC_6 Logic Functioning bit
 (36 14)  (1366 462)  (1366 462)  LC_7 Logic Functioning bit
 (37 14)  (1367 462)  (1367 462)  LC_7 Logic Functioning bit
 (42 14)  (1372 462)  (1372 462)  LC_7 Logic Functioning bit
 (43 14)  (1373 462)  (1373 462)  LC_7 Logic Functioning bit
 (50 14)  (1380 462)  (1380 462)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 463)  (1366 463)  LC_7 Logic Functioning bit
 (37 15)  (1367 463)  (1367 463)  LC_7 Logic Functioning bit
 (42 15)  (1372 463)  (1372 463)  LC_7 Logic Functioning bit
 (43 15)  (1373 463)  (1373 463)  LC_7 Logic Functioning bit


IpCon_Tile_0_27

 (36 0)  (36 432)  (36 432)  LC_0 Logic Functioning bit
 (37 0)  (37 432)  (37 432)  LC_0 Logic Functioning bit
 (42 0)  (42 432)  (42 432)  LC_0 Logic Functioning bit
 (43 0)  (43 432)  (43 432)  LC_0 Logic Functioning bit
 (50 0)  (50 432)  (50 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 433)  (36 433)  LC_0 Logic Functioning bit
 (37 1)  (37 433)  (37 433)  LC_0 Logic Functioning bit
 (42 1)  (42 433)  (42 433)  LC_0 Logic Functioning bit
 (43 1)  (43 433)  (43 433)  LC_0 Logic Functioning bit
 (36 2)  (36 434)  (36 434)  LC_1 Logic Functioning bit
 (37 2)  (37 434)  (37 434)  LC_1 Logic Functioning bit
 (42 2)  (42 434)  (42 434)  LC_1 Logic Functioning bit
 (43 2)  (43 434)  (43 434)  LC_1 Logic Functioning bit
 (50 2)  (50 434)  (50 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 435)  (36 435)  LC_1 Logic Functioning bit
 (37 3)  (37 435)  (37 435)  LC_1 Logic Functioning bit
 (42 3)  (42 435)  (42 435)  LC_1 Logic Functioning bit
 (43 3)  (43 435)  (43 435)  LC_1 Logic Functioning bit
 (36 4)  (36 436)  (36 436)  LC_2 Logic Functioning bit
 (37 4)  (37 436)  (37 436)  LC_2 Logic Functioning bit
 (42 4)  (42 436)  (42 436)  LC_2 Logic Functioning bit
 (43 4)  (43 436)  (43 436)  LC_2 Logic Functioning bit
 (50 4)  (50 436)  (50 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 437)  (36 437)  LC_2 Logic Functioning bit
 (37 5)  (37 437)  (37 437)  LC_2 Logic Functioning bit
 (42 5)  (42 437)  (42 437)  LC_2 Logic Functioning bit
 (43 5)  (43 437)  (43 437)  LC_2 Logic Functioning bit
 (36 6)  (36 438)  (36 438)  LC_3 Logic Functioning bit
 (37 6)  (37 438)  (37 438)  LC_3 Logic Functioning bit
 (42 6)  (42 438)  (42 438)  LC_3 Logic Functioning bit
 (43 6)  (43 438)  (43 438)  LC_3 Logic Functioning bit
 (50 6)  (50 438)  (50 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 439)  (36 439)  LC_3 Logic Functioning bit
 (37 7)  (37 439)  (37 439)  LC_3 Logic Functioning bit
 (42 7)  (42 439)  (42 439)  LC_3 Logic Functioning bit
 (43 7)  (43 439)  (43 439)  LC_3 Logic Functioning bit
 (36 8)  (36 440)  (36 440)  LC_4 Logic Functioning bit
 (37 8)  (37 440)  (37 440)  LC_4 Logic Functioning bit
 (42 8)  (42 440)  (42 440)  LC_4 Logic Functioning bit
 (43 8)  (43 440)  (43 440)  LC_4 Logic Functioning bit
 (50 8)  (50 440)  (50 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 441)  (36 441)  LC_4 Logic Functioning bit
 (37 9)  (37 441)  (37 441)  LC_4 Logic Functioning bit
 (42 9)  (42 441)  (42 441)  LC_4 Logic Functioning bit
 (43 9)  (43 441)  (43 441)  LC_4 Logic Functioning bit
 (36 10)  (36 442)  (36 442)  LC_5 Logic Functioning bit
 (37 10)  (37 442)  (37 442)  LC_5 Logic Functioning bit
 (42 10)  (42 442)  (42 442)  LC_5 Logic Functioning bit
 (43 10)  (43 442)  (43 442)  LC_5 Logic Functioning bit
 (50 10)  (50 442)  (50 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 443)  (36 443)  LC_5 Logic Functioning bit
 (37 11)  (37 443)  (37 443)  LC_5 Logic Functioning bit
 (42 11)  (42 443)  (42 443)  LC_5 Logic Functioning bit
 (43 11)  (43 443)  (43 443)  LC_5 Logic Functioning bit
 (36 12)  (36 444)  (36 444)  LC_6 Logic Functioning bit
 (37 12)  (37 444)  (37 444)  LC_6 Logic Functioning bit
 (42 12)  (42 444)  (42 444)  LC_6 Logic Functioning bit
 (43 12)  (43 444)  (43 444)  LC_6 Logic Functioning bit
 (50 12)  (50 444)  (50 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 445)  (36 445)  LC_6 Logic Functioning bit
 (37 13)  (37 445)  (37 445)  LC_6 Logic Functioning bit
 (42 13)  (42 445)  (42 445)  LC_6 Logic Functioning bit
 (43 13)  (43 445)  (43 445)  LC_6 Logic Functioning bit
 (36 14)  (36 446)  (36 446)  LC_7 Logic Functioning bit
 (37 14)  (37 446)  (37 446)  LC_7 Logic Functioning bit
 (42 14)  (42 446)  (42 446)  LC_7 Logic Functioning bit
 (43 14)  (43 446)  (43 446)  LC_7 Logic Functioning bit
 (50 14)  (50 446)  (50 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 447)  (36 447)  LC_7 Logic Functioning bit
 (37 15)  (37 447)  (37 447)  LC_7 Logic Functioning bit
 (42 15)  (42 447)  (42 447)  LC_7 Logic Functioning bit
 (43 15)  (43 447)  (43 447)  LC_7 Logic Functioning bit


LogicTile_1_27



LogicTile_2_27



LogicTile_3_27



LogicTile_4_27



LogicTile_5_27



RAM_Tile_6_27



LogicTile_7_27



LogicTile_8_27



LogicTile_9_27



LogicTile_10_27



LogicTile_11_27



LogicTile_12_27



LogicTile_13_27



LogicTile_14_27



LogicTile_15_27



LogicTile_16_27



LogicTile_17_27



LogicTile_18_27

 (4 0)  (968 432)  (968 432)  routing T_18_27.sp4_v_t_41 <X> T_18_27.sp4_v_b_0
 (6 0)  (970 432)  (970 432)  routing T_18_27.sp4_v_t_41 <X> T_18_27.sp4_v_b_0


RAM_Tile_19_27



LogicTile_20_27



LogicTile_21_27



LogicTile_22_27



LogicTile_23_27



LogicTile_24_27



IpCon_Tile_25_27

 (36 0)  (1366 432)  (1366 432)  LC_0 Logic Functioning bit
 (37 0)  (1367 432)  (1367 432)  LC_0 Logic Functioning bit
 (42 0)  (1372 432)  (1372 432)  LC_0 Logic Functioning bit
 (43 0)  (1373 432)  (1373 432)  LC_0 Logic Functioning bit
 (50 0)  (1380 432)  (1380 432)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 433)  (1366 433)  LC_0 Logic Functioning bit
 (37 1)  (1367 433)  (1367 433)  LC_0 Logic Functioning bit
 (42 1)  (1372 433)  (1372 433)  LC_0 Logic Functioning bit
 (43 1)  (1373 433)  (1373 433)  LC_0 Logic Functioning bit
 (36 2)  (1366 434)  (1366 434)  LC_1 Logic Functioning bit
 (37 2)  (1367 434)  (1367 434)  LC_1 Logic Functioning bit
 (42 2)  (1372 434)  (1372 434)  LC_1 Logic Functioning bit
 (43 2)  (1373 434)  (1373 434)  LC_1 Logic Functioning bit
 (50 2)  (1380 434)  (1380 434)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 435)  (1366 435)  LC_1 Logic Functioning bit
 (37 3)  (1367 435)  (1367 435)  LC_1 Logic Functioning bit
 (42 3)  (1372 435)  (1372 435)  LC_1 Logic Functioning bit
 (43 3)  (1373 435)  (1373 435)  LC_1 Logic Functioning bit
 (36 4)  (1366 436)  (1366 436)  LC_2 Logic Functioning bit
 (37 4)  (1367 436)  (1367 436)  LC_2 Logic Functioning bit
 (42 4)  (1372 436)  (1372 436)  LC_2 Logic Functioning bit
 (43 4)  (1373 436)  (1373 436)  LC_2 Logic Functioning bit
 (50 4)  (1380 436)  (1380 436)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 437)  (1366 437)  LC_2 Logic Functioning bit
 (37 5)  (1367 437)  (1367 437)  LC_2 Logic Functioning bit
 (42 5)  (1372 437)  (1372 437)  LC_2 Logic Functioning bit
 (43 5)  (1373 437)  (1373 437)  LC_2 Logic Functioning bit
 (36 6)  (1366 438)  (1366 438)  LC_3 Logic Functioning bit
 (37 6)  (1367 438)  (1367 438)  LC_3 Logic Functioning bit
 (42 6)  (1372 438)  (1372 438)  LC_3 Logic Functioning bit
 (43 6)  (1373 438)  (1373 438)  LC_3 Logic Functioning bit
 (50 6)  (1380 438)  (1380 438)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 439)  (1366 439)  LC_3 Logic Functioning bit
 (37 7)  (1367 439)  (1367 439)  LC_3 Logic Functioning bit
 (42 7)  (1372 439)  (1372 439)  LC_3 Logic Functioning bit
 (43 7)  (1373 439)  (1373 439)  LC_3 Logic Functioning bit
 (36 8)  (1366 440)  (1366 440)  LC_4 Logic Functioning bit
 (37 8)  (1367 440)  (1367 440)  LC_4 Logic Functioning bit
 (42 8)  (1372 440)  (1372 440)  LC_4 Logic Functioning bit
 (43 8)  (1373 440)  (1373 440)  LC_4 Logic Functioning bit
 (50 8)  (1380 440)  (1380 440)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 441)  (1366 441)  LC_4 Logic Functioning bit
 (37 9)  (1367 441)  (1367 441)  LC_4 Logic Functioning bit
 (42 9)  (1372 441)  (1372 441)  LC_4 Logic Functioning bit
 (43 9)  (1373 441)  (1373 441)  LC_4 Logic Functioning bit
 (36 10)  (1366 442)  (1366 442)  LC_5 Logic Functioning bit
 (37 10)  (1367 442)  (1367 442)  LC_5 Logic Functioning bit
 (42 10)  (1372 442)  (1372 442)  LC_5 Logic Functioning bit
 (43 10)  (1373 442)  (1373 442)  LC_5 Logic Functioning bit
 (50 10)  (1380 442)  (1380 442)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 443)  (1366 443)  LC_5 Logic Functioning bit
 (37 11)  (1367 443)  (1367 443)  LC_5 Logic Functioning bit
 (42 11)  (1372 443)  (1372 443)  LC_5 Logic Functioning bit
 (43 11)  (1373 443)  (1373 443)  LC_5 Logic Functioning bit
 (36 12)  (1366 444)  (1366 444)  LC_6 Logic Functioning bit
 (37 12)  (1367 444)  (1367 444)  LC_6 Logic Functioning bit
 (42 12)  (1372 444)  (1372 444)  LC_6 Logic Functioning bit
 (43 12)  (1373 444)  (1373 444)  LC_6 Logic Functioning bit
 (50 12)  (1380 444)  (1380 444)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 445)  (1366 445)  LC_6 Logic Functioning bit
 (37 13)  (1367 445)  (1367 445)  LC_6 Logic Functioning bit
 (42 13)  (1372 445)  (1372 445)  LC_6 Logic Functioning bit
 (43 13)  (1373 445)  (1373 445)  LC_6 Logic Functioning bit
 (36 14)  (1366 446)  (1366 446)  LC_7 Logic Functioning bit
 (37 14)  (1367 446)  (1367 446)  LC_7 Logic Functioning bit
 (42 14)  (1372 446)  (1372 446)  LC_7 Logic Functioning bit
 (43 14)  (1373 446)  (1373 446)  LC_7 Logic Functioning bit
 (50 14)  (1380 446)  (1380 446)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 447)  (1366 447)  LC_7 Logic Functioning bit
 (37 15)  (1367 447)  (1367 447)  LC_7 Logic Functioning bit
 (42 15)  (1372 447)  (1372 447)  LC_7 Logic Functioning bit
 (43 15)  (1373 447)  (1373 447)  LC_7 Logic Functioning bit


DSP_Tile_0_26



LogicTile_1_26

 (3 0)  (57 416)  (57 416)  routing T_1_26.sp12_v_t_23 <X> T_1_26.sp12_v_b_0
 (3 4)  (57 420)  (57 420)  routing T_1_26.sp12_v_t_23 <X> T_1_26.sp12_h_r_0


LogicTile_2_26



LogicTile_3_26



LogicTile_4_26



LogicTile_5_26



RAM_Tile_6_26



LogicTile_7_26



LogicTile_8_26



LogicTile_9_26



LogicTile_10_26



LogicTile_11_26



LogicTile_12_26

 (7 14)  (643 430)  (643 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_26

 (3 1)  (697 417)  (697 417)  routing T_13_26.sp12_h_l_23 <X> T_13_26.sp12_v_b_0
 (7 14)  (701 430)  (701 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_14_26

 (7 14)  (755 430)  (755 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_15_26

 (7 14)  (809 430)  (809 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_16_26

 (7 14)  (863 430)  (863 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_17_26

 (7 12)  (917 428)  (917 428)  Column buffer control bit: LH_colbuf_cntl_5

 (7 14)  (917 430)  (917 430)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_18_26

 (7 12)  (971 428)  (971 428)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (971 429)  (971 429)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (971 430)  (971 430)  Column buffer control bit: LH_colbuf_cntl_7



RAM_Tile_19_26



LogicTile_20_26



LogicTile_21_26



LogicTile_22_26



LogicTile_23_26



LogicTile_24_26



DSP_Tile_25_26



LogicTile_13_25

 (11 6)  (705 406)  (705 406)  routing T_13_25.sp4_v_b_2 <X> T_13_25.sp4_v_t_40
 (12 7)  (706 407)  (706 407)  routing T_13_25.sp4_v_b_2 <X> T_13_25.sp4_v_t_40


LogicTile_17_24

 (0 2)  (910 386)  (910 386)  routing T_17_24.glb_netwk_7 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (1 2)  (911 386)  (911 386)  routing T_17_24.glb_netwk_7 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (2 2)  (912 386)  (912 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 387)  (910 387)  routing T_17_24.glb_netwk_7 <X> T_17_24.wire_logic_cluster/lc_7/clk
 (0 4)  (910 388)  (910 388)  routing T_17_24.glb_netwk_5 <X> T_17_24.wire_logic_cluster/lc_7/cen
 (1 4)  (911 388)  (911 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (26 6)  (936 390)  (936 390)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (36 6)  (946 390)  (946 390)  LC_3 Logic Functioning bit
 (38 6)  (948 390)  (948 390)  LC_3 Logic Functioning bit
 (41 6)  (951 390)  (951 390)  LC_3 Logic Functioning bit
 (43 6)  (953 390)  (953 390)  LC_3 Logic Functioning bit
 (45 6)  (955 390)  (955 390)  LC_3 Logic Functioning bit
 (48 6)  (958 390)  (958 390)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (938 391)  (938 391)  routing T_17_24.lc_trk_g2_5 <X> T_17_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 391)  (939 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (947 391)  (947 391)  LC_3 Logic Functioning bit
 (39 7)  (949 391)  (949 391)  LC_3 Logic Functioning bit
 (40 7)  (950 391)  (950 391)  LC_3 Logic Functioning bit
 (42 7)  (952 391)  (952 391)  LC_3 Logic Functioning bit
 (17 10)  (927 394)  (927 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (928 395)  (928 395)  routing T_17_24.sp4_r_v_b_37 <X> T_17_24.lc_trk_g2_5


LogicTile_13_23

 (15 3)  (709 371)  (709 371)  routing T_13_23.sp4_v_t_9 <X> T_13_23.lc_trk_g0_4
 (16 3)  (710 371)  (710 371)  routing T_13_23.sp4_v_t_9 <X> T_13_23.lc_trk_g0_4
 (17 3)  (711 371)  (711 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 4)  (720 372)  (720 372)  routing T_13_23.lc_trk_g0_4 <X> T_13_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (721 372)  (721 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (722 372)  (722 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 372)  (723 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 372)  (724 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 372)  (726 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 372)  (727 372)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (728 372)  (728 372)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (29 5)  (723 373)  (723 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (40 5)  (734 373)  (734 373)  LC_2 Logic Functioning bit
 (42 5)  (736 373)  (736 373)  LC_2 Logic Functioning bit
 (14 12)  (708 380)  (708 380)  routing T_13_23.sp12_v_b_0 <X> T_13_23.lc_trk_g3_0
 (14 13)  (708 381)  (708 381)  routing T_13_23.sp12_v_b_0 <X> T_13_23.lc_trk_g3_0
 (15 13)  (709 381)  (709 381)  routing T_13_23.sp12_v_b_0 <X> T_13_23.lc_trk_g3_0
 (17 13)  (711 381)  (711 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (14 14)  (708 382)  (708 382)  routing T_13_23.sp12_v_t_3 <X> T_13_23.lc_trk_g3_4
 (14 15)  (708 383)  (708 383)  routing T_13_23.sp12_v_t_3 <X> T_13_23.lc_trk_g3_4
 (15 15)  (709 383)  (709 383)  routing T_13_23.sp12_v_t_3 <X> T_13_23.lc_trk_g3_4
 (17 15)  (711 383)  (711 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_14_23

 (25 0)  (773 368)  (773 368)  routing T_14_23.lft_op_2 <X> T_14_23.lc_trk_g0_2
 (22 1)  (770 369)  (770 369)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (772 369)  (772 369)  routing T_14_23.lft_op_2 <X> T_14_23.lc_trk_g0_2
 (0 2)  (748 370)  (748 370)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 2)  (749 370)  (749 370)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (2 2)  (750 370)  (750 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 371)  (748 371)  routing T_14_23.glb_netwk_7 <X> T_14_23.wire_logic_cluster/lc_7/clk
 (1 4)  (749 372)  (749 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (16 4)  (764 372)  (764 372)  routing T_14_23.sp4_v_b_1 <X> T_14_23.lc_trk_g1_1
 (17 4)  (765 372)  (765 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (766 372)  (766 372)  routing T_14_23.sp4_v_b_1 <X> T_14_23.lc_trk_g1_1
 (1 5)  (749 373)  (749 373)  routing T_14_23.lc_trk_g0_2 <X> T_14_23.wire_logic_cluster/lc_7/cen
 (32 6)  (780 374)  (780 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 374)  (782 374)  routing T_14_23.lc_trk_g1_1 <X> T_14_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (784 374)  (784 374)  LC_3 Logic Functioning bit
 (37 6)  (785 374)  (785 374)  LC_3 Logic Functioning bit
 (38 6)  (786 374)  (786 374)  LC_3 Logic Functioning bit
 (39 6)  (787 374)  (787 374)  LC_3 Logic Functioning bit
 (45 6)  (793 374)  (793 374)  LC_3 Logic Functioning bit
 (36 7)  (784 375)  (784 375)  LC_3 Logic Functioning bit
 (37 7)  (785 375)  (785 375)  LC_3 Logic Functioning bit
 (38 7)  (786 375)  (786 375)  LC_3 Logic Functioning bit
 (39 7)  (787 375)  (787 375)  LC_3 Logic Functioning bit
 (53 7)  (801 375)  (801 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39


LogicTile_15_23

 (17 1)  (819 369)  (819 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (29 6)  (831 374)  (831 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 374)  (834 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 374)  (835 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 374)  (836 374)  routing T_15_23.lc_trk_g3_1 <X> T_15_23.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 374)  (839 374)  LC_3 Logic Functioning bit
 (39 6)  (841 374)  (841 374)  LC_3 Logic Functioning bit
 (37 7)  (839 375)  (839 375)  LC_3 Logic Functioning bit
 (39 7)  (841 375)  (841 375)  LC_3 Logic Functioning bit
 (17 12)  (819 380)  (819 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (820 380)  (820 380)  routing T_15_23.bnl_op_1 <X> T_15_23.lc_trk_g3_1
 (18 13)  (820 381)  (820 381)  routing T_15_23.bnl_op_1 <X> T_15_23.lc_trk_g3_1


LogicTile_16_23

 (14 0)  (870 368)  (870 368)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g0_0
 (21 0)  (877 368)  (877 368)  routing T_16_23.lft_op_3 <X> T_16_23.lc_trk_g0_3
 (22 0)  (878 368)  (878 368)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (880 368)  (880 368)  routing T_16_23.lft_op_3 <X> T_16_23.lc_trk_g0_3
 (26 0)  (882 368)  (882 368)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 0)  (885 368)  (885 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 368)  (888 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 368)  (890 368)  routing T_16_23.lc_trk_g1_0 <X> T_16_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (893 368)  (893 368)  LC_0 Logic Functioning bit
 (41 0)  (897 368)  (897 368)  LC_0 Logic Functioning bit
 (42 0)  (898 368)  (898 368)  LC_0 Logic Functioning bit
 (43 0)  (899 368)  (899 368)  LC_0 Logic Functioning bit
 (45 0)  (901 368)  (901 368)  LC_0 Logic Functioning bit
 (53 0)  (909 368)  (909 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (873 369)  (873 369)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (882 369)  (882 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 369)  (883 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (884 369)  (884 369)  routing T_16_23.lc_trk_g3_7 <X> T_16_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 369)  (885 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 369)  (886 369)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 369)  (888 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (892 369)  (892 369)  LC_0 Logic Functioning bit
 (43 1)  (899 369)  (899 369)  LC_0 Logic Functioning bit
 (0 2)  (856 370)  (856 370)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (857 370)  (857 370)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (858 370)  (858 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 371)  (856 371)  routing T_16_23.glb_netwk_7 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (0 4)  (856 372)  (856 372)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 4)  (857 372)  (857 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (856 373)  (856 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (1 5)  (857 373)  (857 373)  routing T_16_23.lc_trk_g3_3 <X> T_16_23.wire_logic_cluster/lc_7/cen
 (15 5)  (871 373)  (871 373)  routing T_16_23.sp4_v_t_5 <X> T_16_23.lc_trk_g1_0
 (16 5)  (872 373)  (872 373)  routing T_16_23.sp4_v_t_5 <X> T_16_23.lc_trk_g1_0
 (17 5)  (873 373)  (873 373)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 12)  (878 380)  (878 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (879 380)  (879 380)  routing T_16_23.sp4_v_t_30 <X> T_16_23.lc_trk_g3_3
 (24 12)  (880 380)  (880 380)  routing T_16_23.sp4_v_t_30 <X> T_16_23.lc_trk_g3_3
 (22 14)  (878 382)  (878 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (879 382)  (879 382)  routing T_16_23.sp4_h_r_31 <X> T_16_23.lc_trk_g3_7
 (24 14)  (880 382)  (880 382)  routing T_16_23.sp4_h_r_31 <X> T_16_23.lc_trk_g3_7
 (21 15)  (877 383)  (877 383)  routing T_16_23.sp4_h_r_31 <X> T_16_23.lc_trk_g3_7


LogicTile_17_23

 (22 0)  (932 368)  (932 368)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (934 368)  (934 368)  routing T_17_23.top_op_3 <X> T_17_23.lc_trk_g0_3
 (21 1)  (931 369)  (931 369)  routing T_17_23.top_op_3 <X> T_17_23.lc_trk_g0_3
 (0 2)  (910 370)  (910 370)  routing T_17_23.glb_netwk_7 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (1 2)  (911 370)  (911 370)  routing T_17_23.glb_netwk_7 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (2 2)  (912 370)  (912 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 371)  (910 371)  routing T_17_23.glb_netwk_7 <X> T_17_23.wire_logic_cluster/lc_7/clk
 (0 4)  (910 372)  (910 372)  routing T_17_23.glb_netwk_5 <X> T_17_23.wire_logic_cluster/lc_7/cen
 (1 4)  (911 372)  (911 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (32 12)  (942 380)  (942 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (946 380)  (946 380)  LC_6 Logic Functioning bit
 (37 12)  (947 380)  (947 380)  LC_6 Logic Functioning bit
 (38 12)  (948 380)  (948 380)  LC_6 Logic Functioning bit
 (39 12)  (949 380)  (949 380)  LC_6 Logic Functioning bit
 (45 12)  (955 380)  (955 380)  LC_6 Logic Functioning bit
 (31 13)  (941 381)  (941 381)  routing T_17_23.lc_trk_g0_3 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (946 381)  (946 381)  LC_6 Logic Functioning bit
 (37 13)  (947 381)  (947 381)  LC_6 Logic Functioning bit
 (38 13)  (948 381)  (948 381)  LC_6 Logic Functioning bit
 (39 13)  (949 381)  (949 381)  LC_6 Logic Functioning bit
 (48 13)  (958 381)  (958 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_18_23

 (0 2)  (964 370)  (964 370)  routing T_18_23.glb_netwk_7 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (1 2)  (965 370)  (965 370)  routing T_18_23.glb_netwk_7 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (2 2)  (966 370)  (966 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (964 371)  (964 371)  routing T_18_23.glb_netwk_7 <X> T_18_23.wire_logic_cluster/lc_7/clk
 (0 4)  (964 372)  (964 372)  routing T_18_23.glb_netwk_5 <X> T_18_23.wire_logic_cluster/lc_7/cen
 (1 4)  (965 372)  (965 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (32 8)  (996 376)  (996 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 376)  (997 376)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (34 8)  (998 376)  (998 376)  routing T_18_23.lc_trk_g3_0 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 376)  (1000 376)  LC_4 Logic Functioning bit
 (37 8)  (1001 376)  (1001 376)  LC_4 Logic Functioning bit
 (38 8)  (1002 376)  (1002 376)  LC_4 Logic Functioning bit
 (39 8)  (1003 376)  (1003 376)  LC_4 Logic Functioning bit
 (45 8)  (1009 376)  (1009 376)  LC_4 Logic Functioning bit
 (52 8)  (1016 376)  (1016 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (1000 377)  (1000 377)  LC_4 Logic Functioning bit
 (37 9)  (1001 377)  (1001 377)  LC_4 Logic Functioning bit
 (38 9)  (1002 377)  (1002 377)  LC_4 Logic Functioning bit
 (39 9)  (1003 377)  (1003 377)  LC_4 Logic Functioning bit
 (9 10)  (973 378)  (973 378)  routing T_18_23.sp4_v_b_7 <X> T_18_23.sp4_h_l_42
 (14 13)  (978 381)  (978 381)  routing T_18_23.sp12_v_b_16 <X> T_18_23.lc_trk_g3_0
 (16 13)  (980 381)  (980 381)  routing T_18_23.sp12_v_b_16 <X> T_18_23.lc_trk_g3_0
 (17 13)  (981 381)  (981 381)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


IpCon_Tile_0_22

 (36 0)  (36 352)  (36 352)  LC_0 Logic Functioning bit
 (37 0)  (37 352)  (37 352)  LC_0 Logic Functioning bit
 (42 0)  (42 352)  (42 352)  LC_0 Logic Functioning bit
 (43 0)  (43 352)  (43 352)  LC_0 Logic Functioning bit
 (50 0)  (50 352)  (50 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 353)  (36 353)  LC_0 Logic Functioning bit
 (37 1)  (37 353)  (37 353)  LC_0 Logic Functioning bit
 (42 1)  (42 353)  (42 353)  LC_0 Logic Functioning bit
 (43 1)  (43 353)  (43 353)  LC_0 Logic Functioning bit
 (36 2)  (36 354)  (36 354)  LC_1 Logic Functioning bit
 (37 2)  (37 354)  (37 354)  LC_1 Logic Functioning bit
 (42 2)  (42 354)  (42 354)  LC_1 Logic Functioning bit
 (43 2)  (43 354)  (43 354)  LC_1 Logic Functioning bit
 (50 2)  (50 354)  (50 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 355)  (36 355)  LC_1 Logic Functioning bit
 (37 3)  (37 355)  (37 355)  LC_1 Logic Functioning bit
 (42 3)  (42 355)  (42 355)  LC_1 Logic Functioning bit
 (43 3)  (43 355)  (43 355)  LC_1 Logic Functioning bit
 (36 4)  (36 356)  (36 356)  LC_2 Logic Functioning bit
 (37 4)  (37 356)  (37 356)  LC_2 Logic Functioning bit
 (42 4)  (42 356)  (42 356)  LC_2 Logic Functioning bit
 (43 4)  (43 356)  (43 356)  LC_2 Logic Functioning bit
 (50 4)  (50 356)  (50 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 357)  (36 357)  LC_2 Logic Functioning bit
 (37 5)  (37 357)  (37 357)  LC_2 Logic Functioning bit
 (42 5)  (42 357)  (42 357)  LC_2 Logic Functioning bit
 (43 5)  (43 357)  (43 357)  LC_2 Logic Functioning bit
 (36 6)  (36 358)  (36 358)  LC_3 Logic Functioning bit
 (37 6)  (37 358)  (37 358)  LC_3 Logic Functioning bit
 (42 6)  (42 358)  (42 358)  LC_3 Logic Functioning bit
 (43 6)  (43 358)  (43 358)  LC_3 Logic Functioning bit
 (50 6)  (50 358)  (50 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 359)  (36 359)  LC_3 Logic Functioning bit
 (37 7)  (37 359)  (37 359)  LC_3 Logic Functioning bit
 (42 7)  (42 359)  (42 359)  LC_3 Logic Functioning bit
 (43 7)  (43 359)  (43 359)  LC_3 Logic Functioning bit
 (36 8)  (36 360)  (36 360)  LC_4 Logic Functioning bit
 (37 8)  (37 360)  (37 360)  LC_4 Logic Functioning bit
 (42 8)  (42 360)  (42 360)  LC_4 Logic Functioning bit
 (43 8)  (43 360)  (43 360)  LC_4 Logic Functioning bit
 (50 8)  (50 360)  (50 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 361)  (36 361)  LC_4 Logic Functioning bit
 (37 9)  (37 361)  (37 361)  LC_4 Logic Functioning bit
 (42 9)  (42 361)  (42 361)  LC_4 Logic Functioning bit
 (43 9)  (43 361)  (43 361)  LC_4 Logic Functioning bit
 (36 10)  (36 362)  (36 362)  LC_5 Logic Functioning bit
 (37 10)  (37 362)  (37 362)  LC_5 Logic Functioning bit
 (42 10)  (42 362)  (42 362)  LC_5 Logic Functioning bit
 (43 10)  (43 362)  (43 362)  LC_5 Logic Functioning bit
 (50 10)  (50 362)  (50 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 363)  (36 363)  LC_5 Logic Functioning bit
 (37 11)  (37 363)  (37 363)  LC_5 Logic Functioning bit
 (42 11)  (42 363)  (42 363)  LC_5 Logic Functioning bit
 (43 11)  (43 363)  (43 363)  LC_5 Logic Functioning bit
 (36 12)  (36 364)  (36 364)  LC_6 Logic Functioning bit
 (37 12)  (37 364)  (37 364)  LC_6 Logic Functioning bit
 (42 12)  (42 364)  (42 364)  LC_6 Logic Functioning bit
 (43 12)  (43 364)  (43 364)  LC_6 Logic Functioning bit
 (50 12)  (50 364)  (50 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 365)  (36 365)  LC_6 Logic Functioning bit
 (37 13)  (37 365)  (37 365)  LC_6 Logic Functioning bit
 (42 13)  (42 365)  (42 365)  LC_6 Logic Functioning bit
 (43 13)  (43 365)  (43 365)  LC_6 Logic Functioning bit
 (36 14)  (36 366)  (36 366)  LC_7 Logic Functioning bit
 (37 14)  (37 366)  (37 366)  LC_7 Logic Functioning bit
 (42 14)  (42 366)  (42 366)  LC_7 Logic Functioning bit
 (43 14)  (43 366)  (43 366)  LC_7 Logic Functioning bit
 (50 14)  (50 366)  (50 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 367)  (36 367)  LC_7 Logic Functioning bit
 (37 15)  (37 367)  (37 367)  LC_7 Logic Functioning bit
 (42 15)  (42 367)  (42 367)  LC_7 Logic Functioning bit
 (43 15)  (43 367)  (43 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (21 0)  (657 352)  (657 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (22 0)  (658 352)  (658 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (659 352)  (659 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (24 0)  (660 352)  (660 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (21 1)  (657 353)  (657 353)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (0 2)  (636 354)  (636 354)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (637 354)  (637 354)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (638 354)  (638 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (668 354)  (668 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (669 354)  (669 354)  routing T_12_22.lc_trk_g2_0 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (672 354)  (672 354)  LC_1 Logic Functioning bit
 (37 2)  (673 354)  (673 354)  LC_1 Logic Functioning bit
 (38 2)  (674 354)  (674 354)  LC_1 Logic Functioning bit
 (39 2)  (675 354)  (675 354)  LC_1 Logic Functioning bit
 (45 2)  (681 354)  (681 354)  LC_1 Logic Functioning bit
 (46 2)  (682 354)  (682 354)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (636 355)  (636 355)  routing T_12_22.glb_netwk_7 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (36 3)  (672 355)  (672 355)  LC_1 Logic Functioning bit
 (37 3)  (673 355)  (673 355)  LC_1 Logic Functioning bit
 (38 3)  (674 355)  (674 355)  LC_1 Logic Functioning bit
 (39 3)  (675 355)  (675 355)  LC_1 Logic Functioning bit
 (0 4)  (636 356)  (636 356)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (1 4)  (637 356)  (637 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (639 356)  (639 356)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (31 4)  (667 356)  (667 356)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 356)  (668 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 356)  (669 356)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 356)  (672 356)  LC_2 Logic Functioning bit
 (37 4)  (673 356)  (673 356)  LC_2 Logic Functioning bit
 (38 4)  (674 356)  (674 356)  LC_2 Logic Functioning bit
 (39 4)  (675 356)  (675 356)  LC_2 Logic Functioning bit
 (45 4)  (681 356)  (681 356)  LC_2 Logic Functioning bit
 (1 5)  (637 357)  (637 357)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.wire_logic_cluster/lc_7/cen
 (3 5)  (639 357)  (639 357)  routing T_12_22.sp12_v_b_0 <X> T_12_22.sp12_h_r_0
 (36 5)  (672 357)  (672 357)  LC_2 Logic Functioning bit
 (37 5)  (673 357)  (673 357)  LC_2 Logic Functioning bit
 (38 5)  (674 357)  (674 357)  LC_2 Logic Functioning bit
 (39 5)  (675 357)  (675 357)  LC_2 Logic Functioning bit
 (51 5)  (687 357)  (687 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (25 8)  (661 360)  (661 360)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g2_2
 (32 8)  (668 360)  (668 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (672 360)  (672 360)  LC_4 Logic Functioning bit
 (37 8)  (673 360)  (673 360)  LC_4 Logic Functioning bit
 (38 8)  (674 360)  (674 360)  LC_4 Logic Functioning bit
 (39 8)  (675 360)  (675 360)  LC_4 Logic Functioning bit
 (45 8)  (681 360)  (681 360)  LC_4 Logic Functioning bit
 (14 9)  (650 361)  (650 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (15 9)  (651 361)  (651 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (16 9)  (652 361)  (652 361)  routing T_12_22.sp4_h_r_24 <X> T_12_22.lc_trk_g2_0
 (17 9)  (653 361)  (653 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (658 361)  (658 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (659 361)  (659 361)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g2_2
 (25 9)  (661 361)  (661 361)  routing T_12_22.sp4_v_t_23 <X> T_12_22.lc_trk_g2_2
 (31 9)  (667 361)  (667 361)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (672 361)  (672 361)  LC_4 Logic Functioning bit
 (37 9)  (673 361)  (673 361)  LC_4 Logic Functioning bit
 (38 9)  (674 361)  (674 361)  LC_4 Logic Functioning bit
 (39 9)  (675 361)  (675 361)  LC_4 Logic Functioning bit
 (46 9)  (682 361)  (682 361)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (17 10)  (653 362)  (653 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (654 363)  (654 363)  routing T_12_22.sp4_r_v_b_37 <X> T_12_22.lc_trk_g2_5


LogicTile_13_22

 (16 0)  (710 352)  (710 352)  routing T_13_22.sp4_v_b_9 <X> T_13_22.lc_trk_g0_1
 (17 0)  (711 352)  (711 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (712 352)  (712 352)  routing T_13_22.sp4_v_b_9 <X> T_13_22.lc_trk_g0_1
 (32 0)  (726 352)  (726 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 352)  (728 352)  routing T_13_22.lc_trk_g1_0 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 352)  (730 352)  LC_0 Logic Functioning bit
 (37 0)  (731 352)  (731 352)  LC_0 Logic Functioning bit
 (38 0)  (732 352)  (732 352)  LC_0 Logic Functioning bit
 (39 0)  (733 352)  (733 352)  LC_0 Logic Functioning bit
 (45 0)  (739 352)  (739 352)  LC_0 Logic Functioning bit
 (18 1)  (712 353)  (712 353)  routing T_13_22.sp4_v_b_9 <X> T_13_22.lc_trk_g0_1
 (22 1)  (716 353)  (716 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (718 353)  (718 353)  routing T_13_22.top_op_2 <X> T_13_22.lc_trk_g0_2
 (25 1)  (719 353)  (719 353)  routing T_13_22.top_op_2 <X> T_13_22.lc_trk_g0_2
 (36 1)  (730 353)  (730 353)  LC_0 Logic Functioning bit
 (37 1)  (731 353)  (731 353)  LC_0 Logic Functioning bit
 (38 1)  (732 353)  (732 353)  LC_0 Logic Functioning bit
 (39 1)  (733 353)  (733 353)  LC_0 Logic Functioning bit
 (0 2)  (694 354)  (694 354)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (695 354)  (695 354)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (696 354)  (696 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (720 354)  (720 354)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (36 2)  (730 354)  (730 354)  LC_1 Logic Functioning bit
 (38 2)  (732 354)  (732 354)  LC_1 Logic Functioning bit
 (41 2)  (735 354)  (735 354)  LC_1 Logic Functioning bit
 (43 2)  (737 354)  (737 354)  LC_1 Logic Functioning bit
 (45 2)  (739 354)  (739 354)  LC_1 Logic Functioning bit
 (0 3)  (694 355)  (694 355)  routing T_13_22.glb_netwk_7 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (27 3)  (721 355)  (721 355)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 355)  (722 355)  routing T_13_22.lc_trk_g3_4 <X> T_13_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 355)  (723 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (731 355)  (731 355)  LC_1 Logic Functioning bit
 (39 3)  (733 355)  (733 355)  LC_1 Logic Functioning bit
 (40 3)  (734 355)  (734 355)  LC_1 Logic Functioning bit
 (42 3)  (736 355)  (736 355)  LC_1 Logic Functioning bit
 (1 4)  (695 356)  (695 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (32 4)  (726 356)  (726 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 356)  (727 356)  routing T_13_22.lc_trk_g2_1 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 356)  (730 356)  LC_2 Logic Functioning bit
 (37 4)  (731 356)  (731 356)  LC_2 Logic Functioning bit
 (38 4)  (732 356)  (732 356)  LC_2 Logic Functioning bit
 (39 4)  (733 356)  (733 356)  LC_2 Logic Functioning bit
 (45 4)  (739 356)  (739 356)  LC_2 Logic Functioning bit
 (1 5)  (695 357)  (695 357)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (17 5)  (711 357)  (711 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (36 5)  (730 357)  (730 357)  LC_2 Logic Functioning bit
 (37 5)  (731 357)  (731 357)  LC_2 Logic Functioning bit
 (38 5)  (732 357)  (732 357)  LC_2 Logic Functioning bit
 (39 5)  (733 357)  (733 357)  LC_2 Logic Functioning bit
 (17 6)  (711 358)  (711 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (31 6)  (725 358)  (725 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 358)  (726 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 358)  (727 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (728 358)  (728 358)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 358)  (730 358)  LC_3 Logic Functioning bit
 (37 6)  (731 358)  (731 358)  LC_3 Logic Functioning bit
 (38 6)  (732 358)  (732 358)  LC_3 Logic Functioning bit
 (39 6)  (733 358)  (733 358)  LC_3 Logic Functioning bit
 (45 6)  (739 358)  (739 358)  LC_3 Logic Functioning bit
 (53 6)  (747 358)  (747 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (725 359)  (725 359)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (730 359)  (730 359)  LC_3 Logic Functioning bit
 (37 7)  (731 359)  (731 359)  LC_3 Logic Functioning bit
 (38 7)  (732 359)  (732 359)  LC_3 Logic Functioning bit
 (39 7)  (733 359)  (733 359)  LC_3 Logic Functioning bit
 (15 8)  (709 360)  (709 360)  routing T_13_22.sp12_v_b_1 <X> T_13_22.lc_trk_g2_1
 (17 8)  (711 360)  (711 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (712 360)  (712 360)  routing T_13_22.sp12_v_b_1 <X> T_13_22.lc_trk_g2_1
 (29 8)  (723 360)  (723 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (36 8)  (730 360)  (730 360)  LC_4 Logic Functioning bit
 (38 8)  (732 360)  (732 360)  LC_4 Logic Functioning bit
 (41 8)  (735 360)  (735 360)  LC_4 Logic Functioning bit
 (43 8)  (737 360)  (737 360)  LC_4 Logic Functioning bit
 (45 8)  (739 360)  (739 360)  LC_4 Logic Functioning bit
 (18 9)  (712 361)  (712 361)  routing T_13_22.sp12_v_b_1 <X> T_13_22.lc_trk_g2_1
 (36 9)  (730 361)  (730 361)  LC_4 Logic Functioning bit
 (38 9)  (732 361)  (732 361)  LC_4 Logic Functioning bit
 (41 9)  (735 361)  (735 361)  LC_4 Logic Functioning bit
 (43 9)  (737 361)  (737 361)  LC_4 Logic Functioning bit
 (16 10)  (710 362)  (710 362)  routing T_13_22.sp4_v_b_37 <X> T_13_22.lc_trk_g2_5
 (17 10)  (711 362)  (711 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (712 362)  (712 362)  routing T_13_22.sp4_v_b_37 <X> T_13_22.lc_trk_g2_5
 (31 10)  (725 362)  (725 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 362)  (726 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 362)  (728 362)  routing T_13_22.lc_trk_g1_5 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 362)  (730 362)  LC_5 Logic Functioning bit
 (37 10)  (731 362)  (731 362)  LC_5 Logic Functioning bit
 (38 10)  (732 362)  (732 362)  LC_5 Logic Functioning bit
 (39 10)  (733 362)  (733 362)  LC_5 Logic Functioning bit
 (45 10)  (739 362)  (739 362)  LC_5 Logic Functioning bit
 (18 11)  (712 363)  (712 363)  routing T_13_22.sp4_v_b_37 <X> T_13_22.lc_trk_g2_5
 (36 11)  (730 363)  (730 363)  LC_5 Logic Functioning bit
 (37 11)  (731 363)  (731 363)  LC_5 Logic Functioning bit
 (38 11)  (732 363)  (732 363)  LC_5 Logic Functioning bit
 (39 11)  (733 363)  (733 363)  LC_5 Logic Functioning bit
 (3 12)  (697 364)  (697 364)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (5 12)  (699 364)  (699 364)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_h_r_9
 (12 12)  (706 364)  (706 364)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_h_r_11
 (31 12)  (725 364)  (725 364)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 364)  (726 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 364)  (727 364)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 364)  (730 364)  LC_6 Logic Functioning bit
 (37 12)  (731 364)  (731 364)  LC_6 Logic Functioning bit
 (38 12)  (732 364)  (732 364)  LC_6 Logic Functioning bit
 (39 12)  (733 364)  (733 364)  LC_6 Logic Functioning bit
 (45 12)  (739 364)  (739 364)  LC_6 Logic Functioning bit
 (3 13)  (697 365)  (697 365)  routing T_13_22.sp12_v_b_1 <X> T_13_22.sp12_h_r_1
 (6 13)  (700 365)  (700 365)  routing T_13_22.sp4_v_b_9 <X> T_13_22.sp4_h_r_9
 (11 13)  (705 365)  (705 365)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_h_r_11
 (13 13)  (707 365)  (707 365)  routing T_13_22.sp4_v_b_5 <X> T_13_22.sp4_h_r_11
 (36 13)  (730 365)  (730 365)  LC_6 Logic Functioning bit
 (37 13)  (731 365)  (731 365)  LC_6 Logic Functioning bit
 (38 13)  (732 365)  (732 365)  LC_6 Logic Functioning bit
 (39 13)  (733 365)  (733 365)  LC_6 Logic Functioning bit
 (22 14)  (716 366)  (716 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (14 15)  (708 367)  (708 367)  routing T_13_22.sp4_r_v_b_44 <X> T_13_22.lc_trk_g3_4
 (17 15)  (711 367)  (711 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (21 15)  (715 367)  (715 367)  routing T_13_22.sp4_r_v_b_47 <X> T_13_22.lc_trk_g3_7


LogicTile_14_22

 (14 0)  (762 352)  (762 352)  routing T_14_22.lft_op_0 <X> T_14_22.lc_trk_g0_0
 (15 0)  (763 352)  (763 352)  routing T_14_22.lft_op_1 <X> T_14_22.lc_trk_g0_1
 (17 0)  (765 352)  (765 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (766 352)  (766 352)  routing T_14_22.lft_op_1 <X> T_14_22.lc_trk_g0_1
 (22 0)  (770 352)  (770 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (771 352)  (771 352)  routing T_14_22.sp4_v_b_19 <X> T_14_22.lc_trk_g0_3
 (24 0)  (772 352)  (772 352)  routing T_14_22.sp4_v_b_19 <X> T_14_22.lc_trk_g0_3
 (29 0)  (777 352)  (777 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 352)  (778 352)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 352)  (779 352)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 352)  (780 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 352)  (781 352)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (785 352)  (785 352)  LC_0 Logic Functioning bit
 (38 0)  (786 352)  (786 352)  LC_0 Logic Functioning bit
 (40 0)  (788 352)  (788 352)  LC_0 Logic Functioning bit
 (41 0)  (789 352)  (789 352)  LC_0 Logic Functioning bit
 (42 0)  (790 352)  (790 352)  LC_0 Logic Functioning bit
 (15 1)  (763 353)  (763 353)  routing T_14_22.lft_op_0 <X> T_14_22.lc_trk_g0_0
 (17 1)  (765 353)  (765 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (29 1)  (777 353)  (777 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (779 353)  (779 353)  routing T_14_22.lc_trk_g2_7 <X> T_14_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 353)  (780 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (782 353)  (782 353)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.input_2_0
 (38 1)  (786 353)  (786 353)  LC_0 Logic Functioning bit
 (40 1)  (788 353)  (788 353)  LC_0 Logic Functioning bit
 (41 1)  (789 353)  (789 353)  LC_0 Logic Functioning bit
 (5 2)  (753 354)  (753 354)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_h_l_37
 (15 2)  (763 354)  (763 354)  routing T_14_22.bot_op_5 <X> T_14_22.lc_trk_g0_5
 (17 2)  (765 354)  (765 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (774 354)  (774 354)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (775 354)  (775 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 354)  (776 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 354)  (777 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 354)  (778 354)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 354)  (780 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 354)  (781 354)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 354)  (784 354)  LC_1 Logic Functioning bit
 (38 2)  (786 354)  (786 354)  LC_1 Logic Functioning bit
 (39 2)  (787 354)  (787 354)  LC_1 Logic Functioning bit
 (40 2)  (788 354)  (788 354)  LC_1 Logic Functioning bit
 (41 2)  (789 354)  (789 354)  LC_1 Logic Functioning bit
 (50 2)  (798 354)  (798 354)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (777 355)  (777 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 355)  (778 355)  routing T_14_22.lc_trk_g3_7 <X> T_14_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 355)  (779 355)  routing T_14_22.lc_trk_g2_2 <X> T_14_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (785 355)  (785 355)  LC_1 Logic Functioning bit
 (38 3)  (786 355)  (786 355)  LC_1 Logic Functioning bit
 (41 3)  (789 355)  (789 355)  LC_1 Logic Functioning bit
 (15 4)  (763 356)  (763 356)  routing T_14_22.bot_op_1 <X> T_14_22.lc_trk_g1_1
 (17 4)  (765 356)  (765 356)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (775 356)  (775 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 356)  (776 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 356)  (777 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 356)  (778 356)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 356)  (779 356)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 356)  (780 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (782 356)  (782 356)  routing T_14_22.lc_trk_g1_4 <X> T_14_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (788 356)  (788 356)  LC_2 Logic Functioning bit
 (42 4)  (790 356)  (790 356)  LC_2 Logic Functioning bit
 (15 5)  (763 357)  (763 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (16 5)  (764 357)  (764 357)  routing T_14_22.sp4_v_t_5 <X> T_14_22.lc_trk_g1_0
 (17 5)  (765 357)  (765 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (774 357)  (774 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (775 357)  (775 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (776 357)  (776 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 357)  (777 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 357)  (778 357)  routing T_14_22.lc_trk_g3_6 <X> T_14_22.wire_logic_cluster/lc_2/in_1
 (14 6)  (762 358)  (762 358)  routing T_14_22.sp4_v_b_4 <X> T_14_22.lc_trk_g1_4
 (15 6)  (763 358)  (763 358)  routing T_14_22.bot_op_5 <X> T_14_22.lc_trk_g1_5
 (17 6)  (765 358)  (765 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (769 358)  (769 358)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g1_7
 (22 6)  (770 358)  (770 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (771 358)  (771 358)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g1_7
 (25 6)  (773 358)  (773 358)  routing T_14_22.lft_op_6 <X> T_14_22.lc_trk_g1_6
 (26 6)  (774 358)  (774 358)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 358)  (775 358)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 358)  (777 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 358)  (779 358)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 358)  (780 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 358)  (781 358)  routing T_14_22.lc_trk_g2_4 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 358)  (783 358)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.input_2_3
 (37 6)  (785 358)  (785 358)  LC_3 Logic Functioning bit
 (40 6)  (788 358)  (788 358)  LC_3 Logic Functioning bit
 (42 6)  (790 358)  (790 358)  LC_3 Logic Functioning bit
 (16 7)  (764 359)  (764 359)  routing T_14_22.sp4_v_b_4 <X> T_14_22.lc_trk_g1_4
 (17 7)  (765 359)  (765 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (21 7)  (769 359)  (769 359)  routing T_14_22.sp4_v_b_15 <X> T_14_22.lc_trk_g1_7
 (22 7)  (770 359)  (770 359)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (772 359)  (772 359)  routing T_14_22.lft_op_6 <X> T_14_22.lc_trk_g1_6
 (26 7)  (774 359)  (774 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (775 359)  (775 359)  routing T_14_22.lc_trk_g1_6 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 359)  (777 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (780 359)  (780 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (785 359)  (785 359)  LC_3 Logic Functioning bit
 (38 7)  (786 359)  (786 359)  LC_3 Logic Functioning bit
 (40 7)  (788 359)  (788 359)  LC_3 Logic Functioning bit
 (41 7)  (789 359)  (789 359)  LC_3 Logic Functioning bit
 (42 7)  (790 359)  (790 359)  LC_3 Logic Functioning bit
 (5 8)  (753 360)  (753 360)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_h_r_6
 (14 8)  (762 360)  (762 360)  routing T_14_22.sp4_h_l_21 <X> T_14_22.lc_trk_g2_0
 (25 8)  (773 360)  (773 360)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (29 8)  (777 360)  (777 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (780 360)  (780 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 360)  (781 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 360)  (782 360)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 360)  (783 360)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.input_2_4
 (37 8)  (785 360)  (785 360)  LC_4 Logic Functioning bit
 (40 8)  (788 360)  (788 360)  LC_4 Logic Functioning bit
 (42 8)  (790 360)  (790 360)  LC_4 Logic Functioning bit
 (4 9)  (752 361)  (752 361)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_h_r_6
 (6 9)  (754 361)  (754 361)  routing T_14_22.sp4_v_b_0 <X> T_14_22.sp4_h_r_6
 (15 9)  (763 361)  (763 361)  routing T_14_22.sp4_h_l_21 <X> T_14_22.lc_trk_g2_0
 (16 9)  (764 361)  (764 361)  routing T_14_22.sp4_h_l_21 <X> T_14_22.lc_trk_g2_0
 (17 9)  (765 361)  (765 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (770 361)  (770 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (771 361)  (771 361)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (24 9)  (772 361)  (772 361)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (25 9)  (773 361)  (773 361)  routing T_14_22.sp4_h_r_42 <X> T_14_22.lc_trk_g2_2
 (27 9)  (775 361)  (775 361)  routing T_14_22.lc_trk_g1_1 <X> T_14_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 361)  (777 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (779 361)  (779 361)  routing T_14_22.lc_trk_g3_2 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (780 361)  (780 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (782 361)  (782 361)  routing T_14_22.lc_trk_g1_5 <X> T_14_22.input_2_4
 (36 9)  (784 361)  (784 361)  LC_4 Logic Functioning bit
 (39 9)  (787 361)  (787 361)  LC_4 Logic Functioning bit
 (40 9)  (788 361)  (788 361)  LC_4 Logic Functioning bit
 (41 9)  (789 361)  (789 361)  LC_4 Logic Functioning bit
 (43 9)  (791 361)  (791 361)  LC_4 Logic Functioning bit
 (14 10)  (762 362)  (762 362)  routing T_14_22.bnl_op_4 <X> T_14_22.lc_trk_g2_4
 (21 10)  (769 362)  (769 362)  routing T_14_22.bnl_op_7 <X> T_14_22.lc_trk_g2_7
 (22 10)  (770 362)  (770 362)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (774 362)  (774 362)  routing T_14_22.lc_trk_g0_5 <X> T_14_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (775 362)  (775 362)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 362)  (776 362)  routing T_14_22.lc_trk_g3_1 <X> T_14_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 362)  (777 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (780 362)  (780 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 362)  (781 362)  routing T_14_22.lc_trk_g2_0 <X> T_14_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (784 362)  (784 362)  LC_5 Logic Functioning bit
 (38 10)  (786 362)  (786 362)  LC_5 Logic Functioning bit
 (39 10)  (787 362)  (787 362)  LC_5 Logic Functioning bit
 (40 10)  (788 362)  (788 362)  LC_5 Logic Functioning bit
 (41 10)  (789 362)  (789 362)  LC_5 Logic Functioning bit
 (50 10)  (798 362)  (798 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (762 363)  (762 363)  routing T_14_22.bnl_op_4 <X> T_14_22.lc_trk_g2_4
 (17 11)  (765 363)  (765 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (769 363)  (769 363)  routing T_14_22.bnl_op_7 <X> T_14_22.lc_trk_g2_7
 (29 11)  (777 363)  (777 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (785 363)  (785 363)  LC_5 Logic Functioning bit
 (38 11)  (786 363)  (786 363)  LC_5 Logic Functioning bit
 (41 11)  (789 363)  (789 363)  LC_5 Logic Functioning bit
 (12 12)  (760 364)  (760 364)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_h_r_11
 (15 12)  (763 364)  (763 364)  routing T_14_22.sp4_h_r_25 <X> T_14_22.lc_trk_g3_1
 (16 12)  (764 364)  (764 364)  routing T_14_22.sp4_h_r_25 <X> T_14_22.lc_trk_g3_1
 (17 12)  (765 364)  (765 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (769 364)  (769 364)  routing T_14_22.sp4_v_t_14 <X> T_14_22.lc_trk_g3_3
 (22 12)  (770 364)  (770 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (771 364)  (771 364)  routing T_14_22.sp4_v_t_14 <X> T_14_22.lc_trk_g3_3
 (25 12)  (773 364)  (773 364)  routing T_14_22.bnl_op_2 <X> T_14_22.lc_trk_g3_2
 (26 12)  (774 364)  (774 364)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (777 364)  (777 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 364)  (780 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (782 364)  (782 364)  routing T_14_22.lc_trk_g1_0 <X> T_14_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (784 364)  (784 364)  LC_6 Logic Functioning bit
 (38 12)  (786 364)  (786 364)  LC_6 Logic Functioning bit
 (41 12)  (789 364)  (789 364)  LC_6 Logic Functioning bit
 (42 12)  (790 364)  (790 364)  LC_6 Logic Functioning bit
 (43 12)  (791 364)  (791 364)  LC_6 Logic Functioning bit
 (50 12)  (798 364)  (798 364)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (759 365)  (759 365)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_h_r_11
 (13 13)  (761 365)  (761 365)  routing T_14_22.sp4_v_b_5 <X> T_14_22.sp4_h_r_11
 (18 13)  (766 365)  (766 365)  routing T_14_22.sp4_h_r_25 <X> T_14_22.lc_trk_g3_1
 (22 13)  (770 365)  (770 365)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (773 365)  (773 365)  routing T_14_22.bnl_op_2 <X> T_14_22.lc_trk_g3_2
 (26 13)  (774 365)  (774 365)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (775 365)  (775 365)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 365)  (777 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 365)  (778 365)  routing T_14_22.lc_trk_g0_3 <X> T_14_22.wire_logic_cluster/lc_6/in_1
 (42 13)  (790 365)  (790 365)  LC_6 Logic Functioning bit
 (21 14)  (769 366)  (769 366)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g3_7
 (22 14)  (770 366)  (770 366)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (772 366)  (772 366)  routing T_14_22.rgt_op_7 <X> T_14_22.lc_trk_g3_7
 (22 15)  (770 367)  (770 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (773 367)  (773 367)  routing T_14_22.sp4_r_v_b_46 <X> T_14_22.lc_trk_g3_6


LogicTile_15_22

 (32 0)  (834 352)  (834 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 352)  (835 352)  routing T_15_22.lc_trk_g2_1 <X> T_15_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 352)  (838 352)  LC_0 Logic Functioning bit
 (37 0)  (839 352)  (839 352)  LC_0 Logic Functioning bit
 (38 0)  (840 352)  (840 352)  LC_0 Logic Functioning bit
 (39 0)  (841 352)  (841 352)  LC_0 Logic Functioning bit
 (45 0)  (847 352)  (847 352)  LC_0 Logic Functioning bit
 (48 0)  (850 352)  (850 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (36 1)  (838 353)  (838 353)  LC_0 Logic Functioning bit
 (37 1)  (839 353)  (839 353)  LC_0 Logic Functioning bit
 (38 1)  (840 353)  (840 353)  LC_0 Logic Functioning bit
 (39 1)  (841 353)  (841 353)  LC_0 Logic Functioning bit
 (0 2)  (802 354)  (802 354)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (803 354)  (803 354)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (804 354)  (804 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 354)  (817 354)  routing T_15_22.sp4_v_b_21 <X> T_15_22.lc_trk_g0_5
 (16 2)  (818 354)  (818 354)  routing T_15_22.sp4_v_b_21 <X> T_15_22.lc_trk_g0_5
 (17 2)  (819 354)  (819 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (827 354)  (827 354)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (31 2)  (833 354)  (833 354)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 354)  (834 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (838 354)  (838 354)  LC_1 Logic Functioning bit
 (37 2)  (839 354)  (839 354)  LC_1 Logic Functioning bit
 (38 2)  (840 354)  (840 354)  LC_1 Logic Functioning bit
 (39 2)  (841 354)  (841 354)  LC_1 Logic Functioning bit
 (45 2)  (847 354)  (847 354)  LC_1 Logic Functioning bit
 (0 3)  (802 355)  (802 355)  routing T_15_22.glb_netwk_7 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (22 3)  (824 355)  (824 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (825 355)  (825 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (24 3)  (826 355)  (826 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (25 3)  (827 355)  (827 355)  routing T_15_22.sp4_h_l_11 <X> T_15_22.lc_trk_g0_6
 (31 3)  (833 355)  (833 355)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (838 355)  (838 355)  LC_1 Logic Functioning bit
 (37 3)  (839 355)  (839 355)  LC_1 Logic Functioning bit
 (38 3)  (840 355)  (840 355)  LC_1 Logic Functioning bit
 (39 3)  (841 355)  (841 355)  LC_1 Logic Functioning bit
 (0 4)  (802 356)  (802 356)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 4)  (803 356)  (803 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (11 4)  (813 356)  (813 356)  routing T_15_22.sp4_v_t_39 <X> T_15_22.sp4_v_b_5
 (21 4)  (823 356)  (823 356)  routing T_15_22.sp4_h_r_19 <X> T_15_22.lc_trk_g1_3
 (22 4)  (824 356)  (824 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (825 356)  (825 356)  routing T_15_22.sp4_h_r_19 <X> T_15_22.lc_trk_g1_3
 (24 4)  (826 356)  (826 356)  routing T_15_22.sp4_h_r_19 <X> T_15_22.lc_trk_g1_3
 (31 4)  (833 356)  (833 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 356)  (834 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 356)  (836 356)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 356)  (838 356)  LC_2 Logic Functioning bit
 (37 4)  (839 356)  (839 356)  LC_2 Logic Functioning bit
 (38 4)  (840 356)  (840 356)  LC_2 Logic Functioning bit
 (39 4)  (841 356)  (841 356)  LC_2 Logic Functioning bit
 (45 4)  (847 356)  (847 356)  LC_2 Logic Functioning bit
 (0 5)  (802 357)  (802 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (1 5)  (803 357)  (803 357)  routing T_15_22.lc_trk_g3_3 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (10 5)  (812 357)  (812 357)  routing T_15_22.sp4_h_r_11 <X> T_15_22.sp4_v_b_4
 (12 5)  (814 357)  (814 357)  routing T_15_22.sp4_v_t_39 <X> T_15_22.sp4_v_b_5
 (21 5)  (823 357)  (823 357)  routing T_15_22.sp4_h_r_19 <X> T_15_22.lc_trk_g1_3
 (31 5)  (833 357)  (833 357)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 357)  (838 357)  LC_2 Logic Functioning bit
 (37 5)  (839 357)  (839 357)  LC_2 Logic Functioning bit
 (38 5)  (840 357)  (840 357)  LC_2 Logic Functioning bit
 (39 5)  (841 357)  (841 357)  LC_2 Logic Functioning bit
 (47 5)  (849 357)  (849 357)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (817 358)  (817 358)  routing T_15_22.sp12_h_r_5 <X> T_15_22.lc_trk_g1_5
 (17 6)  (819 358)  (819 358)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (820 358)  (820 358)  routing T_15_22.sp12_h_r_5 <X> T_15_22.lc_trk_g1_5
 (25 6)  (827 358)  (827 358)  routing T_15_22.sp4_v_b_6 <X> T_15_22.lc_trk_g1_6
 (31 6)  (833 358)  (833 358)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 358)  (834 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 358)  (836 358)  routing T_15_22.lc_trk_g1_5 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 358)  (838 358)  LC_3 Logic Functioning bit
 (37 6)  (839 358)  (839 358)  LC_3 Logic Functioning bit
 (38 6)  (840 358)  (840 358)  LC_3 Logic Functioning bit
 (39 6)  (841 358)  (841 358)  LC_3 Logic Functioning bit
 (45 6)  (847 358)  (847 358)  LC_3 Logic Functioning bit
 (18 7)  (820 359)  (820 359)  routing T_15_22.sp12_h_r_5 <X> T_15_22.lc_trk_g1_5
 (22 7)  (824 359)  (824 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (825 359)  (825 359)  routing T_15_22.sp4_v_b_6 <X> T_15_22.lc_trk_g1_6
 (36 7)  (838 359)  (838 359)  LC_3 Logic Functioning bit
 (37 7)  (839 359)  (839 359)  LC_3 Logic Functioning bit
 (38 7)  (840 359)  (840 359)  LC_3 Logic Functioning bit
 (39 7)  (841 359)  (841 359)  LC_3 Logic Functioning bit
 (51 7)  (853 359)  (853 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (16 8)  (818 360)  (818 360)  routing T_15_22.sp12_v_t_6 <X> T_15_22.lc_trk_g2_1
 (17 8)  (819 360)  (819 360)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (21 8)  (823 360)  (823 360)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g2_3
 (22 8)  (824 360)  (824 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (825 360)  (825 360)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g2_3
 (24 8)  (826 360)  (826 360)  routing T_15_22.sp4_h_r_35 <X> T_15_22.lc_trk_g2_3
 (31 8)  (833 360)  (833 360)  routing T_15_22.lc_trk_g0_5 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 360)  (834 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (838 360)  (838 360)  LC_4 Logic Functioning bit
 (37 8)  (839 360)  (839 360)  LC_4 Logic Functioning bit
 (38 8)  (840 360)  (840 360)  LC_4 Logic Functioning bit
 (39 8)  (841 360)  (841 360)  LC_4 Logic Functioning bit
 (45 8)  (847 360)  (847 360)  LC_4 Logic Functioning bit
 (36 9)  (838 361)  (838 361)  LC_4 Logic Functioning bit
 (37 9)  (839 361)  (839 361)  LC_4 Logic Functioning bit
 (38 9)  (840 361)  (840 361)  LC_4 Logic Functioning bit
 (39 9)  (841 361)  (841 361)  LC_4 Logic Functioning bit
 (5 10)  (807 362)  (807 362)  routing T_15_22.sp4_v_b_6 <X> T_15_22.sp4_h_l_43
 (32 10)  (834 362)  (834 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 362)  (835 362)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (836 362)  (836 362)  routing T_15_22.lc_trk_g3_1 <X> T_15_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 362)  (838 362)  LC_5 Logic Functioning bit
 (37 10)  (839 362)  (839 362)  LC_5 Logic Functioning bit
 (38 10)  (840 362)  (840 362)  LC_5 Logic Functioning bit
 (39 10)  (841 362)  (841 362)  LC_5 Logic Functioning bit
 (45 10)  (847 362)  (847 362)  LC_5 Logic Functioning bit
 (36 11)  (838 363)  (838 363)  LC_5 Logic Functioning bit
 (37 11)  (839 363)  (839 363)  LC_5 Logic Functioning bit
 (38 11)  (840 363)  (840 363)  LC_5 Logic Functioning bit
 (39 11)  (841 363)  (841 363)  LC_5 Logic Functioning bit
 (48 11)  (850 363)  (850 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (817 364)  (817 364)  routing T_15_22.sp4_h_r_33 <X> T_15_22.lc_trk_g3_1
 (16 12)  (818 364)  (818 364)  routing T_15_22.sp4_h_r_33 <X> T_15_22.lc_trk_g3_1
 (17 12)  (819 364)  (819 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (820 364)  (820 364)  routing T_15_22.sp4_h_r_33 <X> T_15_22.lc_trk_g3_1
 (21 12)  (823 364)  (823 364)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (22 12)  (824 364)  (824 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (825 364)  (825 364)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (24 12)  (826 364)  (826 364)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (32 12)  (834 364)  (834 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 364)  (835 364)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 364)  (838 364)  LC_6 Logic Functioning bit
 (37 12)  (839 364)  (839 364)  LC_6 Logic Functioning bit
 (38 12)  (840 364)  (840 364)  LC_6 Logic Functioning bit
 (39 12)  (841 364)  (841 364)  LC_6 Logic Functioning bit
 (45 12)  (847 364)  (847 364)  LC_6 Logic Functioning bit
 (21 13)  (823 365)  (823 365)  routing T_15_22.sp4_h_r_43 <X> T_15_22.lc_trk_g3_3
 (31 13)  (833 365)  (833 365)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 365)  (838 365)  LC_6 Logic Functioning bit
 (37 13)  (839 365)  (839 365)  LC_6 Logic Functioning bit
 (38 13)  (840 365)  (840 365)  LC_6 Logic Functioning bit
 (39 13)  (841 365)  (841 365)  LC_6 Logic Functioning bit
 (51 13)  (853 365)  (853 365)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (32 14)  (834 366)  (834 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 366)  (836 366)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 366)  (838 366)  LC_7 Logic Functioning bit
 (37 14)  (839 366)  (839 366)  LC_7 Logic Functioning bit
 (38 14)  (840 366)  (840 366)  LC_7 Logic Functioning bit
 (39 14)  (841 366)  (841 366)  LC_7 Logic Functioning bit
 (45 14)  (847 366)  (847 366)  LC_7 Logic Functioning bit
 (31 15)  (833 367)  (833 367)  routing T_15_22.lc_trk_g1_3 <X> T_15_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 367)  (838 367)  LC_7 Logic Functioning bit
 (37 15)  (839 367)  (839 367)  LC_7 Logic Functioning bit
 (38 15)  (840 367)  (840 367)  LC_7 Logic Functioning bit
 (39 15)  (841 367)  (841 367)  LC_7 Logic Functioning bit


LogicTile_16_22

 (32 0)  (888 352)  (888 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 352)  (889 352)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 352)  (892 352)  LC_0 Logic Functioning bit
 (37 0)  (893 352)  (893 352)  LC_0 Logic Functioning bit
 (38 0)  (894 352)  (894 352)  LC_0 Logic Functioning bit
 (39 0)  (895 352)  (895 352)  LC_0 Logic Functioning bit
 (45 0)  (901 352)  (901 352)  LC_0 Logic Functioning bit
 (31 1)  (887 353)  (887 353)  routing T_16_22.lc_trk_g2_3 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (892 353)  (892 353)  LC_0 Logic Functioning bit
 (37 1)  (893 353)  (893 353)  LC_0 Logic Functioning bit
 (38 1)  (894 353)  (894 353)  LC_0 Logic Functioning bit
 (39 1)  (895 353)  (895 353)  LC_0 Logic Functioning bit
 (51 1)  (907 353)  (907 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (856 354)  (856 354)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (857 354)  (857 354)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (858 354)  (858 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 355)  (856 355)  routing T_16_22.glb_netwk_7 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (0 4)  (856 356)  (856 356)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 4)  (857 356)  (857 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (878 356)  (878 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (856 357)  (856 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (1 5)  (857 357)  (857 357)  routing T_16_22.lc_trk_g3_3 <X> T_16_22.wire_logic_cluster/lc_7/cen
 (32 6)  (888 358)  (888 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 358)  (890 358)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 358)  (892 358)  LC_3 Logic Functioning bit
 (37 6)  (893 358)  (893 358)  LC_3 Logic Functioning bit
 (38 6)  (894 358)  (894 358)  LC_3 Logic Functioning bit
 (39 6)  (895 358)  (895 358)  LC_3 Logic Functioning bit
 (45 6)  (901 358)  (901 358)  LC_3 Logic Functioning bit
 (46 6)  (902 358)  (902 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (887 359)  (887 359)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 359)  (892 359)  LC_3 Logic Functioning bit
 (37 7)  (893 359)  (893 359)  LC_3 Logic Functioning bit
 (38 7)  (894 359)  (894 359)  LC_3 Logic Functioning bit
 (39 7)  (895 359)  (895 359)  LC_3 Logic Functioning bit
 (21 8)  (877 360)  (877 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (22 8)  (878 360)  (878 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (879 360)  (879 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (24 8)  (880 360)  (880 360)  routing T_16_22.sp4_h_r_35 <X> T_16_22.lc_trk_g2_3
 (31 8)  (887 360)  (887 360)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 360)  (888 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 360)  (889 360)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 360)  (890 360)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 360)  (892 360)  LC_4 Logic Functioning bit
 (37 8)  (893 360)  (893 360)  LC_4 Logic Functioning bit
 (38 8)  (894 360)  (894 360)  LC_4 Logic Functioning bit
 (39 8)  (895 360)  (895 360)  LC_4 Logic Functioning bit
 (45 8)  (901 360)  (901 360)  LC_4 Logic Functioning bit
 (31 9)  (887 361)  (887 361)  routing T_16_22.lc_trk_g3_6 <X> T_16_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (892 361)  (892 361)  LC_4 Logic Functioning bit
 (37 9)  (893 361)  (893 361)  LC_4 Logic Functioning bit
 (38 9)  (894 361)  (894 361)  LC_4 Logic Functioning bit
 (39 9)  (895 361)  (895 361)  LC_4 Logic Functioning bit
 (51 9)  (907 361)  (907 361)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (862 362)  (862 362)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_v_t_43
 (4 11)  (860 363)  (860 363)  routing T_16_22.sp4_v_b_1 <X> T_16_22.sp4_h_l_43
 (5 11)  (861 363)  (861 363)  routing T_16_22.sp4_v_b_3 <X> T_16_22.sp4_v_t_43
 (21 12)  (877 364)  (877 364)  routing T_16_22.sp4_v_t_14 <X> T_16_22.lc_trk_g3_3
 (22 12)  (878 364)  (878 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (879 364)  (879 364)  routing T_16_22.sp4_v_t_14 <X> T_16_22.lc_trk_g3_3
 (25 14)  (881 366)  (881 366)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6
 (22 15)  (878 367)  (878 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (879 367)  (879 367)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6
 (24 15)  (880 367)  (880 367)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6
 (25 15)  (881 367)  (881 367)  routing T_16_22.sp4_h_r_46 <X> T_16_22.lc_trk_g3_6


LogicTile_17_22

 (0 2)  (910 354)  (910 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (911 354)  (911 354)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (912 354)  (912 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (910 355)  (910 355)  routing T_17_22.glb_netwk_7 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 4)  (911 356)  (911 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (16 4)  (926 356)  (926 356)  routing T_17_22.sp12_h_r_9 <X> T_17_22.lc_trk_g1_1
 (17 4)  (927 356)  (927 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (22 4)  (932 356)  (932 356)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (933 356)  (933 356)  routing T_17_22.sp12_h_r_11 <X> T_17_22.lc_trk_g1_3
 (0 5)  (910 357)  (910 357)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (1 5)  (911 357)  (911 357)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/cen
 (32 6)  (942 358)  (942 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 358)  (944 358)  routing T_17_22.lc_trk_g1_1 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 358)  (946 358)  LC_3 Logic Functioning bit
 (37 6)  (947 358)  (947 358)  LC_3 Logic Functioning bit
 (38 6)  (948 358)  (948 358)  LC_3 Logic Functioning bit
 (39 6)  (949 358)  (949 358)  LC_3 Logic Functioning bit
 (45 6)  (955 358)  (955 358)  LC_3 Logic Functioning bit
 (36 7)  (946 359)  (946 359)  LC_3 Logic Functioning bit
 (37 7)  (947 359)  (947 359)  LC_3 Logic Functioning bit
 (38 7)  (948 359)  (948 359)  LC_3 Logic Functioning bit
 (39 7)  (949 359)  (949 359)  LC_3 Logic Functioning bit
 (48 7)  (958 359)  (958 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22


IpCon_Tile_25_22

 (36 0)  (1366 352)  (1366 352)  LC_0 Logic Functioning bit
 (37 0)  (1367 352)  (1367 352)  LC_0 Logic Functioning bit
 (42 0)  (1372 352)  (1372 352)  LC_0 Logic Functioning bit
 (43 0)  (1373 352)  (1373 352)  LC_0 Logic Functioning bit
 (50 0)  (1380 352)  (1380 352)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 353)  (1366 353)  LC_0 Logic Functioning bit
 (37 1)  (1367 353)  (1367 353)  LC_0 Logic Functioning bit
 (42 1)  (1372 353)  (1372 353)  LC_0 Logic Functioning bit
 (43 1)  (1373 353)  (1373 353)  LC_0 Logic Functioning bit
 (36 2)  (1366 354)  (1366 354)  LC_1 Logic Functioning bit
 (37 2)  (1367 354)  (1367 354)  LC_1 Logic Functioning bit
 (42 2)  (1372 354)  (1372 354)  LC_1 Logic Functioning bit
 (43 2)  (1373 354)  (1373 354)  LC_1 Logic Functioning bit
 (50 2)  (1380 354)  (1380 354)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 355)  (1366 355)  LC_1 Logic Functioning bit
 (37 3)  (1367 355)  (1367 355)  LC_1 Logic Functioning bit
 (42 3)  (1372 355)  (1372 355)  LC_1 Logic Functioning bit
 (43 3)  (1373 355)  (1373 355)  LC_1 Logic Functioning bit
 (36 4)  (1366 356)  (1366 356)  LC_2 Logic Functioning bit
 (37 4)  (1367 356)  (1367 356)  LC_2 Logic Functioning bit
 (42 4)  (1372 356)  (1372 356)  LC_2 Logic Functioning bit
 (43 4)  (1373 356)  (1373 356)  LC_2 Logic Functioning bit
 (50 4)  (1380 356)  (1380 356)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 357)  (1366 357)  LC_2 Logic Functioning bit
 (37 5)  (1367 357)  (1367 357)  LC_2 Logic Functioning bit
 (42 5)  (1372 357)  (1372 357)  LC_2 Logic Functioning bit
 (43 5)  (1373 357)  (1373 357)  LC_2 Logic Functioning bit
 (36 6)  (1366 358)  (1366 358)  LC_3 Logic Functioning bit
 (37 6)  (1367 358)  (1367 358)  LC_3 Logic Functioning bit
 (42 6)  (1372 358)  (1372 358)  LC_3 Logic Functioning bit
 (43 6)  (1373 358)  (1373 358)  LC_3 Logic Functioning bit
 (50 6)  (1380 358)  (1380 358)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 359)  (1366 359)  LC_3 Logic Functioning bit
 (37 7)  (1367 359)  (1367 359)  LC_3 Logic Functioning bit
 (42 7)  (1372 359)  (1372 359)  LC_3 Logic Functioning bit
 (43 7)  (1373 359)  (1373 359)  LC_3 Logic Functioning bit
 (36 8)  (1366 360)  (1366 360)  LC_4 Logic Functioning bit
 (37 8)  (1367 360)  (1367 360)  LC_4 Logic Functioning bit
 (42 8)  (1372 360)  (1372 360)  LC_4 Logic Functioning bit
 (43 8)  (1373 360)  (1373 360)  LC_4 Logic Functioning bit
 (50 8)  (1380 360)  (1380 360)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 361)  (1366 361)  LC_4 Logic Functioning bit
 (37 9)  (1367 361)  (1367 361)  LC_4 Logic Functioning bit
 (42 9)  (1372 361)  (1372 361)  LC_4 Logic Functioning bit
 (43 9)  (1373 361)  (1373 361)  LC_4 Logic Functioning bit
 (36 10)  (1366 362)  (1366 362)  LC_5 Logic Functioning bit
 (37 10)  (1367 362)  (1367 362)  LC_5 Logic Functioning bit
 (42 10)  (1372 362)  (1372 362)  LC_5 Logic Functioning bit
 (43 10)  (1373 362)  (1373 362)  LC_5 Logic Functioning bit
 (50 10)  (1380 362)  (1380 362)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 363)  (1366 363)  LC_5 Logic Functioning bit
 (37 11)  (1367 363)  (1367 363)  LC_5 Logic Functioning bit
 (42 11)  (1372 363)  (1372 363)  LC_5 Logic Functioning bit
 (43 11)  (1373 363)  (1373 363)  LC_5 Logic Functioning bit
 (36 12)  (1366 364)  (1366 364)  LC_6 Logic Functioning bit
 (37 12)  (1367 364)  (1367 364)  LC_6 Logic Functioning bit
 (42 12)  (1372 364)  (1372 364)  LC_6 Logic Functioning bit
 (43 12)  (1373 364)  (1373 364)  LC_6 Logic Functioning bit
 (50 12)  (1380 364)  (1380 364)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 365)  (1366 365)  LC_6 Logic Functioning bit
 (37 13)  (1367 365)  (1367 365)  LC_6 Logic Functioning bit
 (42 13)  (1372 365)  (1372 365)  LC_6 Logic Functioning bit
 (43 13)  (1373 365)  (1373 365)  LC_6 Logic Functioning bit
 (36 14)  (1366 366)  (1366 366)  LC_7 Logic Functioning bit
 (37 14)  (1367 366)  (1367 366)  LC_7 Logic Functioning bit
 (42 14)  (1372 366)  (1372 366)  LC_7 Logic Functioning bit
 (43 14)  (1373 366)  (1373 366)  LC_7 Logic Functioning bit
 (50 14)  (1380 366)  (1380 366)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 367)  (1366 367)  LC_7 Logic Functioning bit
 (37 15)  (1367 367)  (1367 367)  LC_7 Logic Functioning bit
 (42 15)  (1372 367)  (1372 367)  LC_7 Logic Functioning bit
 (43 15)  (1373 367)  (1373 367)  LC_7 Logic Functioning bit


IpCon_Tile_0_21

 (36 0)  (36 336)  (36 336)  LC_0 Logic Functioning bit
 (37 0)  (37 336)  (37 336)  LC_0 Logic Functioning bit
 (42 0)  (42 336)  (42 336)  LC_0 Logic Functioning bit
 (43 0)  (43 336)  (43 336)  LC_0 Logic Functioning bit
 (50 0)  (50 336)  (50 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 337)  (36 337)  LC_0 Logic Functioning bit
 (37 1)  (37 337)  (37 337)  LC_0 Logic Functioning bit
 (42 1)  (42 337)  (42 337)  LC_0 Logic Functioning bit
 (43 1)  (43 337)  (43 337)  LC_0 Logic Functioning bit
 (36 2)  (36 338)  (36 338)  LC_1 Logic Functioning bit
 (37 2)  (37 338)  (37 338)  LC_1 Logic Functioning bit
 (42 2)  (42 338)  (42 338)  LC_1 Logic Functioning bit
 (43 2)  (43 338)  (43 338)  LC_1 Logic Functioning bit
 (50 2)  (50 338)  (50 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 339)  (36 339)  LC_1 Logic Functioning bit
 (37 3)  (37 339)  (37 339)  LC_1 Logic Functioning bit
 (42 3)  (42 339)  (42 339)  LC_1 Logic Functioning bit
 (43 3)  (43 339)  (43 339)  LC_1 Logic Functioning bit
 (36 4)  (36 340)  (36 340)  LC_2 Logic Functioning bit
 (37 4)  (37 340)  (37 340)  LC_2 Logic Functioning bit
 (42 4)  (42 340)  (42 340)  LC_2 Logic Functioning bit
 (43 4)  (43 340)  (43 340)  LC_2 Logic Functioning bit
 (50 4)  (50 340)  (50 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 341)  (36 341)  LC_2 Logic Functioning bit
 (37 5)  (37 341)  (37 341)  LC_2 Logic Functioning bit
 (42 5)  (42 341)  (42 341)  LC_2 Logic Functioning bit
 (43 5)  (43 341)  (43 341)  LC_2 Logic Functioning bit
 (36 6)  (36 342)  (36 342)  LC_3 Logic Functioning bit
 (37 6)  (37 342)  (37 342)  LC_3 Logic Functioning bit
 (42 6)  (42 342)  (42 342)  LC_3 Logic Functioning bit
 (43 6)  (43 342)  (43 342)  LC_3 Logic Functioning bit
 (50 6)  (50 342)  (50 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 343)  (36 343)  LC_3 Logic Functioning bit
 (37 7)  (37 343)  (37 343)  LC_3 Logic Functioning bit
 (42 7)  (42 343)  (42 343)  LC_3 Logic Functioning bit
 (43 7)  (43 343)  (43 343)  LC_3 Logic Functioning bit
 (36 8)  (36 344)  (36 344)  LC_4 Logic Functioning bit
 (37 8)  (37 344)  (37 344)  LC_4 Logic Functioning bit
 (42 8)  (42 344)  (42 344)  LC_4 Logic Functioning bit
 (43 8)  (43 344)  (43 344)  LC_4 Logic Functioning bit
 (50 8)  (50 344)  (50 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 345)  (36 345)  LC_4 Logic Functioning bit
 (37 9)  (37 345)  (37 345)  LC_4 Logic Functioning bit
 (42 9)  (42 345)  (42 345)  LC_4 Logic Functioning bit
 (43 9)  (43 345)  (43 345)  LC_4 Logic Functioning bit
 (36 10)  (36 346)  (36 346)  LC_5 Logic Functioning bit
 (37 10)  (37 346)  (37 346)  LC_5 Logic Functioning bit
 (42 10)  (42 346)  (42 346)  LC_5 Logic Functioning bit
 (43 10)  (43 346)  (43 346)  LC_5 Logic Functioning bit
 (50 10)  (50 346)  (50 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 347)  (36 347)  LC_5 Logic Functioning bit
 (37 11)  (37 347)  (37 347)  LC_5 Logic Functioning bit
 (42 11)  (42 347)  (42 347)  LC_5 Logic Functioning bit
 (43 11)  (43 347)  (43 347)  LC_5 Logic Functioning bit
 (36 12)  (36 348)  (36 348)  LC_6 Logic Functioning bit
 (37 12)  (37 348)  (37 348)  LC_6 Logic Functioning bit
 (42 12)  (42 348)  (42 348)  LC_6 Logic Functioning bit
 (43 12)  (43 348)  (43 348)  LC_6 Logic Functioning bit
 (50 12)  (50 348)  (50 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 349)  (36 349)  LC_6 Logic Functioning bit
 (37 13)  (37 349)  (37 349)  LC_6 Logic Functioning bit
 (42 13)  (42 349)  (42 349)  LC_6 Logic Functioning bit
 (43 13)  (43 349)  (43 349)  LC_6 Logic Functioning bit
 (36 14)  (36 350)  (36 350)  LC_7 Logic Functioning bit
 (37 14)  (37 350)  (37 350)  LC_7 Logic Functioning bit
 (42 14)  (42 350)  (42 350)  LC_7 Logic Functioning bit
 (43 14)  (43 350)  (43 350)  LC_7 Logic Functioning bit
 (50 14)  (50 350)  (50 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 351)  (36 351)  LC_7 Logic Functioning bit
 (37 15)  (37 351)  (37 351)  LC_7 Logic Functioning bit
 (42 15)  (42 351)  (42 351)  LC_7 Logic Functioning bit
 (43 15)  (43 351)  (43 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (22 1)  (658 337)  (658 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (660 337)  (660 337)  routing T_12_21.bot_op_2 <X> T_12_21.lc_trk_g0_2
 (0 2)  (636 338)  (636 338)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 2)  (637 338)  (637 338)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (2 2)  (638 338)  (638 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 339)  (636 339)  routing T_12_21.glb_netwk_7 <X> T_12_21.wire_logic_cluster/lc_7/clk
 (1 4)  (637 340)  (637 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (637 341)  (637 341)  routing T_12_21.lc_trk_g0_2 <X> T_12_21.wire_logic_cluster/lc_7/cen
 (4 9)  (640 345)  (640 345)  routing T_12_21.sp4_v_t_36 <X> T_12_21.sp4_h_r_6
 (26 14)  (662 350)  (662 350)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (36 14)  (672 350)  (672 350)  LC_7 Logic Functioning bit
 (38 14)  (674 350)  (674 350)  LC_7 Logic Functioning bit
 (41 14)  (677 350)  (677 350)  LC_7 Logic Functioning bit
 (43 14)  (679 350)  (679 350)  LC_7 Logic Functioning bit
 (45 14)  (681 350)  (681 350)  LC_7 Logic Functioning bit
 (17 15)  (653 351)  (653 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (663 351)  (663 351)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (664 351)  (664 351)  routing T_12_21.lc_trk_g3_4 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (665 351)  (665 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (673 351)  (673 351)  LC_7 Logic Functioning bit
 (39 15)  (675 351)  (675 351)  LC_7 Logic Functioning bit
 (40 15)  (676 351)  (676 351)  LC_7 Logic Functioning bit
 (42 15)  (678 351)  (678 351)  LC_7 Logic Functioning bit
 (46 15)  (682 351)  (682 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_21

 (32 0)  (726 336)  (726 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 336)  (728 336)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 336)  (730 336)  LC_0 Logic Functioning bit
 (37 0)  (731 336)  (731 336)  LC_0 Logic Functioning bit
 (38 0)  (732 336)  (732 336)  LC_0 Logic Functioning bit
 (39 0)  (733 336)  (733 336)  LC_0 Logic Functioning bit
 (45 0)  (739 336)  (739 336)  LC_0 Logic Functioning bit
 (31 1)  (725 337)  (725 337)  routing T_13_21.lc_trk_g1_2 <X> T_13_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (730 337)  (730 337)  LC_0 Logic Functioning bit
 (37 1)  (731 337)  (731 337)  LC_0 Logic Functioning bit
 (38 1)  (732 337)  (732 337)  LC_0 Logic Functioning bit
 (39 1)  (733 337)  (733 337)  LC_0 Logic Functioning bit
 (0 2)  (694 338)  (694 338)  routing T_13_21.glb_netwk_7 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (1 2)  (695 338)  (695 338)  routing T_13_21.glb_netwk_7 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (2 2)  (696 338)  (696 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (698 338)  (698 338)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_v_t_37
 (6 2)  (700 338)  (700 338)  routing T_13_21.sp4_v_b_4 <X> T_13_21.sp4_v_t_37
 (11 2)  (705 338)  (705 338)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_39
 (31 2)  (725 338)  (725 338)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 338)  (726 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 338)  (727 338)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 338)  (728 338)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 338)  (730 338)  LC_1 Logic Functioning bit
 (37 2)  (731 338)  (731 338)  LC_1 Logic Functioning bit
 (38 2)  (732 338)  (732 338)  LC_1 Logic Functioning bit
 (39 2)  (733 338)  (733 338)  LC_1 Logic Functioning bit
 (45 2)  (739 338)  (739 338)  LC_1 Logic Functioning bit
 (0 3)  (694 339)  (694 339)  routing T_13_21.glb_netwk_7 <X> T_13_21.wire_logic_cluster/lc_7/clk
 (12 3)  (706 339)  (706 339)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_39
 (15 3)  (709 339)  (709 339)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g0_4
 (16 3)  (710 339)  (710 339)  routing T_13_21.sp4_v_t_9 <X> T_13_21.lc_trk_g0_4
 (17 3)  (711 339)  (711 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (725 339)  (725 339)  routing T_13_21.lc_trk_g3_7 <X> T_13_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 339)  (730 339)  LC_1 Logic Functioning bit
 (37 3)  (731 339)  (731 339)  LC_1 Logic Functioning bit
 (38 3)  (732 339)  (732 339)  LC_1 Logic Functioning bit
 (39 3)  (733 339)  (733 339)  LC_1 Logic Functioning bit
 (0 4)  (694 340)  (694 340)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (1 4)  (695 340)  (695 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (726 340)  (726 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 340)  (727 340)  routing T_13_21.lc_trk_g2_1 <X> T_13_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 340)  (730 340)  LC_2 Logic Functioning bit
 (37 4)  (731 340)  (731 340)  LC_2 Logic Functioning bit
 (38 4)  (732 340)  (732 340)  LC_2 Logic Functioning bit
 (39 4)  (733 340)  (733 340)  LC_2 Logic Functioning bit
 (45 4)  (739 340)  (739 340)  LC_2 Logic Functioning bit
 (1 5)  (695 341)  (695 341)  routing T_13_21.lc_trk_g2_2 <X> T_13_21.wire_logic_cluster/lc_7/cen
 (15 5)  (709 341)  (709 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (16 5)  (710 341)  (710 341)  routing T_13_21.sp4_v_t_5 <X> T_13_21.lc_trk_g1_0
 (17 5)  (711 341)  (711 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (716 341)  (716 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (36 5)  (730 341)  (730 341)  LC_2 Logic Functioning bit
 (37 5)  (731 341)  (731 341)  LC_2 Logic Functioning bit
 (38 5)  (732 341)  (732 341)  LC_2 Logic Functioning bit
 (39 5)  (733 341)  (733 341)  LC_2 Logic Functioning bit
 (14 6)  (708 342)  (708 342)  routing T_13_21.sp4_v_b_4 <X> T_13_21.lc_trk_g1_4
 (36 6)  (730 342)  (730 342)  LC_3 Logic Functioning bit
 (38 6)  (732 342)  (732 342)  LC_3 Logic Functioning bit
 (41 6)  (735 342)  (735 342)  LC_3 Logic Functioning bit
 (43 6)  (737 342)  (737 342)  LC_3 Logic Functioning bit
 (45 6)  (739 342)  (739 342)  LC_3 Logic Functioning bit
 (16 7)  (710 343)  (710 343)  routing T_13_21.sp4_v_b_4 <X> T_13_21.lc_trk_g1_4
 (17 7)  (711 343)  (711 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (26 7)  (720 343)  (720 343)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (721 343)  (721 343)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 343)  (722 343)  routing T_13_21.lc_trk_g3_2 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 343)  (723 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (731 343)  (731 343)  LC_3 Logic Functioning bit
 (39 7)  (733 343)  (733 343)  LC_3 Logic Functioning bit
 (40 7)  (734 343)  (734 343)  LC_3 Logic Functioning bit
 (42 7)  (736 343)  (736 343)  LC_3 Logic Functioning bit
 (17 8)  (711 344)  (711 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (31 8)  (725 344)  (725 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 344)  (726 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 344)  (728 344)  routing T_13_21.lc_trk_g1_4 <X> T_13_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 344)  (730 344)  LC_4 Logic Functioning bit
 (37 8)  (731 344)  (731 344)  LC_4 Logic Functioning bit
 (38 8)  (732 344)  (732 344)  LC_4 Logic Functioning bit
 (39 8)  (733 344)  (733 344)  LC_4 Logic Functioning bit
 (45 8)  (739 344)  (739 344)  LC_4 Logic Functioning bit
 (22 9)  (716 345)  (716 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (718 345)  (718 345)  routing T_13_21.tnr_op_2 <X> T_13_21.lc_trk_g2_2
 (36 9)  (730 345)  (730 345)  LC_4 Logic Functioning bit
 (37 9)  (731 345)  (731 345)  LC_4 Logic Functioning bit
 (38 9)  (732 345)  (732 345)  LC_4 Logic Functioning bit
 (39 9)  (733 345)  (733 345)  LC_4 Logic Functioning bit
 (17 10)  (711 346)  (711 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (31 10)  (725 346)  (725 346)  routing T_13_21.lc_trk_g0_4 <X> T_13_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 346)  (726 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (730 346)  (730 346)  LC_5 Logic Functioning bit
 (37 10)  (731 346)  (731 346)  LC_5 Logic Functioning bit
 (38 10)  (732 346)  (732 346)  LC_5 Logic Functioning bit
 (39 10)  (733 346)  (733 346)  LC_5 Logic Functioning bit
 (45 10)  (739 346)  (739 346)  LC_5 Logic Functioning bit
 (36 11)  (730 347)  (730 347)  LC_5 Logic Functioning bit
 (37 11)  (731 347)  (731 347)  LC_5 Logic Functioning bit
 (38 11)  (732 347)  (732 347)  LC_5 Logic Functioning bit
 (39 11)  (733 347)  (733 347)  LC_5 Logic Functioning bit
 (25 12)  (719 348)  (719 348)  routing T_13_21.sp12_v_t_1 <X> T_13_21.lc_trk_g3_2
 (32 12)  (726 348)  (726 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 348)  (728 348)  routing T_13_21.lc_trk_g1_0 <X> T_13_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 348)  (730 348)  LC_6 Logic Functioning bit
 (37 12)  (731 348)  (731 348)  LC_6 Logic Functioning bit
 (38 12)  (732 348)  (732 348)  LC_6 Logic Functioning bit
 (39 12)  (733 348)  (733 348)  LC_6 Logic Functioning bit
 (45 12)  (739 348)  (739 348)  LC_6 Logic Functioning bit
 (22 13)  (716 349)  (716 349)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (718 349)  (718 349)  routing T_13_21.sp12_v_t_1 <X> T_13_21.lc_trk_g3_2
 (25 13)  (719 349)  (719 349)  routing T_13_21.sp12_v_t_1 <X> T_13_21.lc_trk_g3_2
 (36 13)  (730 349)  (730 349)  LC_6 Logic Functioning bit
 (37 13)  (731 349)  (731 349)  LC_6 Logic Functioning bit
 (38 13)  (732 349)  (732 349)  LC_6 Logic Functioning bit
 (39 13)  (733 349)  (733 349)  LC_6 Logic Functioning bit
 (46 13)  (740 349)  (740 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (22 14)  (716 350)  (716 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (717 350)  (717 350)  routing T_13_21.sp4_h_r_31 <X> T_13_21.lc_trk_g3_7
 (24 14)  (718 350)  (718 350)  routing T_13_21.sp4_h_r_31 <X> T_13_21.lc_trk_g3_7
 (26 14)  (720 350)  (720 350)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (36 14)  (730 350)  (730 350)  LC_7 Logic Functioning bit
 (38 14)  (732 350)  (732 350)  LC_7 Logic Functioning bit
 (41 14)  (735 350)  (735 350)  LC_7 Logic Functioning bit
 (43 14)  (737 350)  (737 350)  LC_7 Logic Functioning bit
 (45 14)  (739 350)  (739 350)  LC_7 Logic Functioning bit
 (21 15)  (715 351)  (715 351)  routing T_13_21.sp4_h_r_31 <X> T_13_21.lc_trk_g3_7
 (28 15)  (722 351)  (722 351)  routing T_13_21.lc_trk_g2_5 <X> T_13_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 351)  (723 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (731 351)  (731 351)  LC_7 Logic Functioning bit
 (39 15)  (733 351)  (733 351)  LC_7 Logic Functioning bit
 (40 15)  (734 351)  (734 351)  LC_7 Logic Functioning bit
 (42 15)  (736 351)  (736 351)  LC_7 Logic Functioning bit


LogicTile_14_21

 (19 0)  (767 336)  (767 336)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (26 0)  (774 336)  (774 336)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (28 0)  (776 336)  (776 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 336)  (777 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 336)  (778 336)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 336)  (779 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 336)  (780 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 336)  (782 336)  routing T_14_21.lc_trk_g1_4 <X> T_14_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 336)  (784 336)  LC_0 Logic Functioning bit
 (37 0)  (785 336)  (785 336)  LC_0 Logic Functioning bit
 (38 0)  (786 336)  (786 336)  LC_0 Logic Functioning bit
 (39 0)  (787 336)  (787 336)  LC_0 Logic Functioning bit
 (40 0)  (788 336)  (788 336)  LC_0 Logic Functioning bit
 (42 0)  (790 336)  (790 336)  LC_0 Logic Functioning bit
 (26 1)  (774 337)  (774 337)  routing T_14_21.lc_trk_g0_6 <X> T_14_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 337)  (777 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (784 337)  (784 337)  LC_0 Logic Functioning bit
 (38 1)  (786 337)  (786 337)  LC_0 Logic Functioning bit
 (41 1)  (789 337)  (789 337)  LC_0 Logic Functioning bit
 (43 1)  (791 337)  (791 337)  LC_0 Logic Functioning bit
 (0 2)  (748 338)  (748 338)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (749 338)  (749 338)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (750 338)  (750 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 338)  (763 338)  routing T_14_21.sp4_v_b_21 <X> T_14_21.lc_trk_g0_5
 (16 2)  (764 338)  (764 338)  routing T_14_21.sp4_v_b_21 <X> T_14_21.lc_trk_g0_5
 (17 2)  (765 338)  (765 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (774 338)  (774 338)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (775 338)  (775 338)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 338)  (777 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 338)  (778 338)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 338)  (780 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 338)  (781 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 338)  (782 338)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_1/in_3
 (38 2)  (786 338)  (786 338)  LC_1 Logic Functioning bit
 (39 2)  (787 338)  (787 338)  LC_1 Logic Functioning bit
 (45 2)  (793 338)  (793 338)  LC_1 Logic Functioning bit
 (50 2)  (798 338)  (798 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (748 339)  (748 339)  routing T_14_21.glb_netwk_7 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (22 3)  (770 339)  (770 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (771 339)  (771 339)  routing T_14_21.sp4_v_b_22 <X> T_14_21.lc_trk_g0_6
 (24 3)  (772 339)  (772 339)  routing T_14_21.sp4_v_b_22 <X> T_14_21.lc_trk_g0_6
 (29 3)  (777 339)  (777 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 339)  (778 339)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_1/in_1
 (39 3)  (787 339)  (787 339)  LC_1 Logic Functioning bit
 (41 3)  (789 339)  (789 339)  LC_1 Logic Functioning bit
 (15 4)  (763 340)  (763 340)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g1_1
 (17 4)  (765 340)  (765 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (766 340)  (766 340)  routing T_14_21.lft_op_1 <X> T_14_21.lc_trk_g1_1
 (21 4)  (769 340)  (769 340)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g1_3
 (22 4)  (770 340)  (770 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (772 340)  (772 340)  routing T_14_21.lft_op_3 <X> T_14_21.lc_trk_g1_3
 (28 4)  (776 340)  (776 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 340)  (777 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 340)  (778 340)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (780 340)  (780 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 340)  (781 340)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (783 340)  (783 340)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.input_2_2
 (39 4)  (787 340)  (787 340)  LC_2 Logic Functioning bit
 (40 4)  (788 340)  (788 340)  LC_2 Logic Functioning bit
 (41 4)  (789 340)  (789 340)  LC_2 Logic Functioning bit
 (42 4)  (790 340)  (790 340)  LC_2 Logic Functioning bit
 (43 4)  (791 340)  (791 340)  LC_2 Logic Functioning bit
 (46 4)  (794 340)  (794 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (775 341)  (775 341)  routing T_14_21.lc_trk_g1_1 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 341)  (777 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (780 341)  (780 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (781 341)  (781 341)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.input_2_2
 (34 5)  (782 341)  (782 341)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.input_2_2
 (39 5)  (787 341)  (787 341)  LC_2 Logic Functioning bit
 (41 5)  (789 341)  (789 341)  LC_2 Logic Functioning bit
 (43 5)  (791 341)  (791 341)  LC_2 Logic Functioning bit
 (14 6)  (762 342)  (762 342)  routing T_14_21.wire_logic_cluster/lc_4/out <X> T_14_21.lc_trk_g1_4
 (15 6)  (763 342)  (763 342)  routing T_14_21.lft_op_5 <X> T_14_21.lc_trk_g1_5
 (17 6)  (765 342)  (765 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (766 342)  (766 342)  routing T_14_21.lft_op_5 <X> T_14_21.lc_trk_g1_5
 (21 6)  (769 342)  (769 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (22 6)  (770 342)  (770 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (771 342)  (771 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (24 6)  (772 342)  (772 342)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (28 6)  (776 342)  (776 342)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 342)  (777 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 342)  (780 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 342)  (782 342)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (783 342)  (783 342)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.input_2_3
 (37 6)  (785 342)  (785 342)  LC_3 Logic Functioning bit
 (40 6)  (788 342)  (788 342)  LC_3 Logic Functioning bit
 (42 6)  (790 342)  (790 342)  LC_3 Logic Functioning bit
 (17 7)  (765 343)  (765 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (769 343)  (769 343)  routing T_14_21.sp4_h_l_10 <X> T_14_21.lc_trk_g1_7
 (28 7)  (776 343)  (776 343)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 343)  (777 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 343)  (778 343)  routing T_14_21.lc_trk_g2_2 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (779 343)  (779 343)  routing T_14_21.lc_trk_g1_3 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 343)  (780 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (781 343)  (781 343)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.input_2_3
 (36 7)  (784 343)  (784 343)  LC_3 Logic Functioning bit
 (39 7)  (787 343)  (787 343)  LC_3 Logic Functioning bit
 (40 7)  (788 343)  (788 343)  LC_3 Logic Functioning bit
 (41 7)  (789 343)  (789 343)  LC_3 Logic Functioning bit
 (43 7)  (791 343)  (791 343)  LC_3 Logic Functioning bit
 (46 7)  (794 343)  (794 343)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (14 8)  (762 344)  (762 344)  routing T_14_21.wire_logic_cluster/lc_0/out <X> T_14_21.lc_trk_g2_0
 (17 8)  (765 344)  (765 344)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (766 344)  (766 344)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g2_1
 (26 8)  (774 344)  (774 344)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (776 344)  (776 344)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 344)  (777 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (779 344)  (779 344)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 344)  (780 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (789 344)  (789 344)  LC_4 Logic Functioning bit
 (43 8)  (791 344)  (791 344)  LC_4 Logic Functioning bit
 (17 9)  (765 345)  (765 345)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (770 345)  (770 345)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (772 345)  (772 345)  routing T_14_21.tnl_op_2 <X> T_14_21.lc_trk_g2_2
 (25 9)  (773 345)  (773 345)  routing T_14_21.tnl_op_2 <X> T_14_21.lc_trk_g2_2
 (26 9)  (774 345)  (774 345)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 345)  (775 345)  routing T_14_21.lc_trk_g1_7 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 345)  (777 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (17 10)  (765 346)  (765 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 346)  (766 346)  routing T_14_21.wire_logic_cluster/lc_5/out <X> T_14_21.lc_trk_g2_5
 (25 10)  (773 346)  (773 346)  routing T_14_21.sp4_h_r_38 <X> T_14_21.lc_trk_g2_6
 (26 10)  (774 346)  (774 346)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (32 10)  (780 346)  (780 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 346)  (781 346)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (789 346)  (789 346)  LC_5 Logic Functioning bit
 (42 10)  (790 346)  (790 346)  LC_5 Logic Functioning bit
 (45 10)  (793 346)  (793 346)  LC_5 Logic Functioning bit
 (50 10)  (798 346)  (798 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (762 347)  (762 347)  routing T_14_21.tnl_op_4 <X> T_14_21.lc_trk_g2_4
 (15 11)  (763 347)  (763 347)  routing T_14_21.tnl_op_4 <X> T_14_21.lc_trk_g2_4
 (17 11)  (765 347)  (765 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (770 347)  (770 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (771 347)  (771 347)  routing T_14_21.sp4_h_r_38 <X> T_14_21.lc_trk_g2_6
 (24 11)  (772 347)  (772 347)  routing T_14_21.sp4_h_r_38 <X> T_14_21.lc_trk_g2_6
 (28 11)  (776 347)  (776 347)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 347)  (777 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (788 347)  (788 347)  LC_5 Logic Functioning bit
 (43 11)  (791 347)  (791 347)  LC_5 Logic Functioning bit
 (46 11)  (794 347)  (794 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (17 12)  (765 348)  (765 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 348)  (766 348)  routing T_14_21.wire_logic_cluster/lc_1/out <X> T_14_21.lc_trk_g3_1
 (26 12)  (774 348)  (774 348)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (776 348)  (776 348)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 348)  (777 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 348)  (778 348)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (780 348)  (780 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 348)  (781 348)  routing T_14_21.lc_trk_g2_1 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 348)  (783 348)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_6
 (39 12)  (787 348)  (787 348)  LC_6 Logic Functioning bit
 (40 12)  (788 348)  (788 348)  LC_6 Logic Functioning bit
 (41 12)  (789 348)  (789 348)  LC_6 Logic Functioning bit
 (42 12)  (790 348)  (790 348)  LC_6 Logic Functioning bit
 (43 12)  (791 348)  (791 348)  LC_6 Logic Functioning bit
 (27 13)  (775 349)  (775 349)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 349)  (777 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (32 13)  (780 349)  (780 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (781 349)  (781 349)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_6
 (39 13)  (787 349)  (787 349)  LC_6 Logic Functioning bit
 (41 13)  (789 349)  (789 349)  LC_6 Logic Functioning bit
 (43 13)  (791 349)  (791 349)  LC_6 Logic Functioning bit
 (4 14)  (752 350)  (752 350)  routing T_14_21.sp4_v_b_9 <X> T_14_21.sp4_v_t_44
 (15 14)  (763 350)  (763 350)  routing T_14_21.tnl_op_5 <X> T_14_21.lc_trk_g3_5
 (17 14)  (765 350)  (765 350)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (770 350)  (770 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (774 350)  (774 350)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (775 350)  (775 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 350)  (776 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 350)  (777 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 350)  (778 350)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (779 350)  (779 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 350)  (780 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 350)  (781 350)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 350)  (784 350)  LC_7 Logic Functioning bit
 (38 14)  (786 350)  (786 350)  LC_7 Logic Functioning bit
 (39 14)  (787 350)  (787 350)  LC_7 Logic Functioning bit
 (40 14)  (788 350)  (788 350)  LC_7 Logic Functioning bit
 (41 14)  (789 350)  (789 350)  LC_7 Logic Functioning bit
 (50 14)  (798 350)  (798 350)  Cascade bit: LH_LC07_inmux02_5

 (9 15)  (757 351)  (757 351)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_v_t_47
 (10 15)  (758 351)  (758 351)  routing T_14_21.sp4_v_b_2 <X> T_14_21.sp4_v_t_47
 (18 15)  (766 351)  (766 351)  routing T_14_21.tnl_op_5 <X> T_14_21.lc_trk_g3_5
 (28 15)  (776 351)  (776 351)  routing T_14_21.lc_trk_g2_5 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 351)  (777 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 351)  (778 351)  routing T_14_21.lc_trk_g3_7 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (779 351)  (779 351)  routing T_14_21.lc_trk_g2_6 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (37 15)  (785 351)  (785 351)  LC_7 Logic Functioning bit
 (38 15)  (786 351)  (786 351)  LC_7 Logic Functioning bit
 (41 15)  (789 351)  (789 351)  LC_7 Logic Functioning bit
 (46 15)  (794 351)  (794 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_21

 (29 0)  (831 336)  (831 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 336)  (832 336)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (834 336)  (834 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 336)  (835 336)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 336)  (837 336)  routing T_15_21.lc_trk_g0_4 <X> T_15_21.input_2_0
 (36 0)  (838 336)  (838 336)  LC_0 Logic Functioning bit
 (38 0)  (840 336)  (840 336)  LC_0 Logic Functioning bit
 (40 0)  (842 336)  (842 336)  LC_0 Logic Functioning bit
 (42 0)  (844 336)  (844 336)  LC_0 Logic Functioning bit
 (43 0)  (845 336)  (845 336)  LC_0 Logic Functioning bit
 (15 1)  (817 337)  (817 337)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g0_0
 (16 1)  (818 337)  (818 337)  routing T_15_21.sp4_v_t_5 <X> T_15_21.lc_trk_g0_0
 (17 1)  (819 337)  (819 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (828 337)  (828 337)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 337)  (829 337)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 337)  (830 337)  routing T_15_21.lc_trk_g3_3 <X> T_15_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 337)  (831 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (833 337)  (833 337)  routing T_15_21.lc_trk_g2_3 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 337)  (834 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (842 337)  (842 337)  LC_0 Logic Functioning bit
 (42 1)  (844 337)  (844 337)  LC_0 Logic Functioning bit
 (43 1)  (845 337)  (845 337)  LC_0 Logic Functioning bit
 (0 2)  (802 338)  (802 338)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (803 338)  (803 338)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (804 338)  (804 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (817 338)  (817 338)  routing T_15_21.lft_op_5 <X> T_15_21.lc_trk_g0_5
 (17 2)  (819 338)  (819 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (820 338)  (820 338)  routing T_15_21.lft_op_5 <X> T_15_21.lc_trk_g0_5
 (27 2)  (829 338)  (829 338)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 338)  (831 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (833 338)  (833 338)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 338)  (834 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 338)  (835 338)  routing T_15_21.lc_trk_g2_4 <X> T_15_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 338)  (838 338)  LC_1 Logic Functioning bit
 (38 2)  (840 338)  (840 338)  LC_1 Logic Functioning bit
 (41 2)  (843 338)  (843 338)  LC_1 Logic Functioning bit
 (42 2)  (844 338)  (844 338)  LC_1 Logic Functioning bit
 (43 2)  (845 338)  (845 338)  LC_1 Logic Functioning bit
 (50 2)  (852 338)  (852 338)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (802 339)  (802 339)  routing T_15_21.glb_netwk_7 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (14 3)  (816 339)  (816 339)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g0_4
 (15 3)  (817 339)  (817 339)  routing T_15_21.top_op_4 <X> T_15_21.lc_trk_g0_4
 (17 3)  (819 339)  (819 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (824 339)  (824 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (825 339)  (825 339)  routing T_15_21.sp4_v_b_22 <X> T_15_21.lc_trk_g0_6
 (24 3)  (826 339)  (826 339)  routing T_15_21.sp4_v_b_22 <X> T_15_21.lc_trk_g0_6
 (27 3)  (829 339)  (829 339)  routing T_15_21.lc_trk_g1_0 <X> T_15_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 339)  (831 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 339)  (832 339)  routing T_15_21.lc_trk_g1_3 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (43 3)  (845 339)  (845 339)  LC_1 Logic Functioning bit
 (15 4)  (817 340)  (817 340)  routing T_15_21.lft_op_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (819 340)  (819 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (820 340)  (820 340)  routing T_15_21.lft_op_1 <X> T_15_21.lc_trk_g1_1
 (22 4)  (824 340)  (824 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (825 340)  (825 340)  routing T_15_21.sp4_h_r_3 <X> T_15_21.lc_trk_g1_3
 (24 4)  (826 340)  (826 340)  routing T_15_21.sp4_h_r_3 <X> T_15_21.lc_trk_g1_3
 (17 5)  (819 341)  (819 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (823 341)  (823 341)  routing T_15_21.sp4_h_r_3 <X> T_15_21.lc_trk_g1_3
 (17 6)  (819 342)  (819 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (828 342)  (828 342)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (831 342)  (831 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 342)  (834 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 342)  (836 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (837 342)  (837 342)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (37 6)  (839 342)  (839 342)  LC_3 Logic Functioning bit
 (39 6)  (841 342)  (841 342)  LC_3 Logic Functioning bit
 (40 6)  (842 342)  (842 342)  LC_3 Logic Functioning bit
 (41 6)  (843 342)  (843 342)  LC_3 Logic Functioning bit
 (43 6)  (845 342)  (845 342)  LC_3 Logic Functioning bit
 (15 7)  (817 343)  (817 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (16 7)  (818 343)  (818 343)  routing T_15_21.sp4_v_t_9 <X> T_15_21.lc_trk_g1_4
 (17 7)  (819 343)  (819 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (29 7)  (831 343)  (831 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (834 343)  (834 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (835 343)  (835 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (34 7)  (836 343)  (836 343)  routing T_15_21.lc_trk_g3_4 <X> T_15_21.input_2_3
 (40 7)  (842 343)  (842 343)  LC_3 Logic Functioning bit
 (41 7)  (843 343)  (843 343)  LC_3 Logic Functioning bit
 (42 7)  (844 343)  (844 343)  LC_3 Logic Functioning bit
 (22 8)  (824 344)  (824 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (826 344)  (826 344)  routing T_15_21.tnl_op_3 <X> T_15_21.lc_trk_g2_3
 (28 8)  (830 344)  (830 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 344)  (831 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 344)  (832 344)  routing T_15_21.lc_trk_g2_5 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 344)  (833 344)  routing T_15_21.lc_trk_g0_5 <X> T_15_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 344)  (834 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (838 344)  (838 344)  LC_4 Logic Functioning bit
 (38 8)  (840 344)  (840 344)  LC_4 Logic Functioning bit
 (40 8)  (842 344)  (842 344)  LC_4 Logic Functioning bit
 (41 8)  (843 344)  (843 344)  LC_4 Logic Functioning bit
 (50 8)  (852 344)  (852 344)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (853 344)  (853 344)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (13 9)  (815 345)  (815 345)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_h_r_8
 (21 9)  (823 345)  (823 345)  routing T_15_21.tnl_op_3 <X> T_15_21.lc_trk_g2_3
 (27 9)  (829 345)  (829 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 345)  (830 345)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 345)  (831 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (838 345)  (838 345)  LC_4 Logic Functioning bit
 (39 9)  (841 345)  (841 345)  LC_4 Logic Functioning bit
 (40 9)  (842 345)  (842 345)  LC_4 Logic Functioning bit
 (41 9)  (843 345)  (843 345)  LC_4 Logic Functioning bit
 (9 10)  (811 346)  (811 346)  routing T_15_21.sp4_v_b_7 <X> T_15_21.sp4_h_l_42
 (14 10)  (816 346)  (816 346)  routing T_15_21.bnl_op_4 <X> T_15_21.lc_trk_g2_4
 (17 10)  (819 346)  (819 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (26 10)  (828 346)  (828 346)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (829 346)  (829 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 346)  (830 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 346)  (831 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 346)  (832 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (833 346)  (833 346)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 346)  (834 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 346)  (835 346)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 346)  (838 346)  LC_5 Logic Functioning bit
 (37 10)  (839 346)  (839 346)  LC_5 Logic Functioning bit
 (38 10)  (840 346)  (840 346)  LC_5 Logic Functioning bit
 (42 10)  (844 346)  (844 346)  LC_5 Logic Functioning bit
 (43 10)  (845 346)  (845 346)  LC_5 Logic Functioning bit
 (45 10)  (847 346)  (847 346)  LC_5 Logic Functioning bit
 (46 10)  (848 346)  (848 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (14 11)  (816 347)  (816 347)  routing T_15_21.bnl_op_4 <X> T_15_21.lc_trk_g2_4
 (17 11)  (819 347)  (819 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (820 347)  (820 347)  routing T_15_21.sp4_r_v_b_37 <X> T_15_21.lc_trk_g2_5
 (22 11)  (824 347)  (824 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (828 347)  (828 347)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 347)  (829 347)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 347)  (830 347)  routing T_15_21.lc_trk_g3_6 <X> T_15_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 347)  (831 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (832 347)  (832 347)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (833 347)  (833 347)  routing T_15_21.lc_trk_g2_6 <X> T_15_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (834 347)  (834 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (835 347)  (835 347)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.input_2_5
 (34 11)  (836 347)  (836 347)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.input_2_5
 (35 11)  (837 347)  (837 347)  routing T_15_21.lc_trk_g3_2 <X> T_15_21.input_2_5
 (37 11)  (839 347)  (839 347)  LC_5 Logic Functioning bit
 (42 11)  (844 347)  (844 347)  LC_5 Logic Functioning bit
 (43 11)  (845 347)  (845 347)  LC_5 Logic Functioning bit
 (15 12)  (817 348)  (817 348)  routing T_15_21.sp4_v_t_28 <X> T_15_21.lc_trk_g3_1
 (16 12)  (818 348)  (818 348)  routing T_15_21.sp4_v_t_28 <X> T_15_21.lc_trk_g3_1
 (17 12)  (819 348)  (819 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (823 348)  (823 348)  routing T_15_21.sp4_h_r_43 <X> T_15_21.lc_trk_g3_3
 (22 12)  (824 348)  (824 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (825 348)  (825 348)  routing T_15_21.sp4_h_r_43 <X> T_15_21.lc_trk_g3_3
 (24 12)  (826 348)  (826 348)  routing T_15_21.sp4_h_r_43 <X> T_15_21.lc_trk_g3_3
 (21 13)  (823 349)  (823 349)  routing T_15_21.sp4_h_r_43 <X> T_15_21.lc_trk_g3_3
 (22 13)  (824 349)  (824 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (825 349)  (825 349)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g3_2
 (24 13)  (826 349)  (826 349)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g3_2
 (25 13)  (827 349)  (827 349)  routing T_15_21.sp4_h_l_15 <X> T_15_21.lc_trk_g3_2
 (11 14)  (813 350)  (813 350)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_v_t_46
 (14 14)  (816 350)  (816 350)  routing T_15_21.sp4_h_r_36 <X> T_15_21.lc_trk_g3_4
 (22 14)  (824 350)  (824 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (828 350)  (828 350)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 14)  (831 350)  (831 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 350)  (832 350)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 350)  (833 350)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 350)  (834 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 350)  (836 350)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 350)  (838 350)  LC_7 Logic Functioning bit
 (38 14)  (840 350)  (840 350)  LC_7 Logic Functioning bit
 (40 14)  (842 350)  (842 350)  LC_7 Logic Functioning bit
 (41 14)  (843 350)  (843 350)  LC_7 Logic Functioning bit
 (42 14)  (844 350)  (844 350)  LC_7 Logic Functioning bit
 (43 14)  (845 350)  (845 350)  LC_7 Logic Functioning bit
 (12 15)  (814 351)  (814 351)  routing T_15_21.sp4_v_b_8 <X> T_15_21.sp4_v_t_46
 (15 15)  (817 351)  (817 351)  routing T_15_21.sp4_h_r_36 <X> T_15_21.lc_trk_g3_4
 (16 15)  (818 351)  (818 351)  routing T_15_21.sp4_h_r_36 <X> T_15_21.lc_trk_g3_4
 (17 15)  (819 351)  (819 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (824 351)  (824 351)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (826 351)  (826 351)  routing T_15_21.tnl_op_6 <X> T_15_21.lc_trk_g3_6
 (25 15)  (827 351)  (827 351)  routing T_15_21.tnl_op_6 <X> T_15_21.lc_trk_g3_6
 (27 15)  (829 351)  (829 351)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 351)  (831 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 351)  (832 351)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (36 15)  (838 351)  (838 351)  LC_7 Logic Functioning bit
 (37 15)  (839 351)  (839 351)  LC_7 Logic Functioning bit
 (38 15)  (840 351)  (840 351)  LC_7 Logic Functioning bit
 (39 15)  (841 351)  (841 351)  LC_7 Logic Functioning bit
 (40 15)  (842 351)  (842 351)  LC_7 Logic Functioning bit
 (41 15)  (843 351)  (843 351)  LC_7 Logic Functioning bit
 (42 15)  (844 351)  (844 351)  LC_7 Logic Functioning bit
 (43 15)  (845 351)  (845 351)  LC_7 Logic Functioning bit


LogicTile_16_21

 (15 0)  (871 336)  (871 336)  routing T_16_21.bot_op_1 <X> T_16_21.lc_trk_g0_1
 (17 0)  (873 336)  (873 336)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (5 1)  (861 337)  (861 337)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_b_0
 (14 1)  (870 337)  (870 337)  routing T_16_21.sp4_h_r_0 <X> T_16_21.lc_trk_g0_0
 (15 1)  (871 337)  (871 337)  routing T_16_21.sp4_h_r_0 <X> T_16_21.lc_trk_g0_0
 (16 1)  (872 337)  (872 337)  routing T_16_21.sp4_h_r_0 <X> T_16_21.lc_trk_g0_0
 (17 1)  (873 337)  (873 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (0 2)  (856 338)  (856 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (857 338)  (857 338)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (858 338)  (858 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (4 2)  (860 338)  (860 338)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_t_37
 (15 2)  (871 338)  (871 338)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g0_5
 (17 2)  (873 338)  (873 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (874 338)  (874 338)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g0_5
 (22 2)  (878 338)  (878 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (879 338)  (879 338)  routing T_16_21.sp4_v_b_23 <X> T_16_21.lc_trk_g0_7
 (24 2)  (880 338)  (880 338)  routing T_16_21.sp4_v_b_23 <X> T_16_21.lc_trk_g0_7
 (25 2)  (881 338)  (881 338)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (29 2)  (885 338)  (885 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 338)  (888 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 338)  (890 338)  routing T_16_21.lc_trk_g1_1 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 338)  (891 338)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.input_2_1
 (39 2)  (895 338)  (895 338)  LC_1 Logic Functioning bit
 (40 2)  (896 338)  (896 338)  LC_1 Logic Functioning bit
 (48 2)  (904 338)  (904 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (0 3)  (856 339)  (856 339)  routing T_16_21.glb_netwk_7 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (5 3)  (861 339)  (861 339)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_t_37
 (22 3)  (878 339)  (878 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (879 339)  (879 339)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (25 3)  (881 339)  (881 339)  routing T_16_21.sp4_v_t_3 <X> T_16_21.lc_trk_g0_6
 (29 3)  (885 339)  (885 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (888 339)  (888 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (890 339)  (890 339)  routing T_16_21.lc_trk_g1_4 <X> T_16_21.input_2_1
 (39 3)  (895 339)  (895 339)  LC_1 Logic Functioning bit
 (40 3)  (896 339)  (896 339)  LC_1 Logic Functioning bit
 (41 3)  (897 339)  (897 339)  LC_1 Logic Functioning bit
 (43 3)  (899 339)  (899 339)  LC_1 Logic Functioning bit
 (15 4)  (871 340)  (871 340)  routing T_16_21.sp4_v_b_17 <X> T_16_21.lc_trk_g1_1
 (16 4)  (872 340)  (872 340)  routing T_16_21.sp4_v_b_17 <X> T_16_21.lc_trk_g1_1
 (17 4)  (873 340)  (873 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (882 340)  (882 340)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (883 340)  (883 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (884 340)  (884 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 340)  (885 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 340)  (886 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 340)  (888 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 340)  (889 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 340)  (890 340)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 340)  (892 340)  LC_2 Logic Functioning bit
 (37 4)  (893 340)  (893 340)  LC_2 Logic Functioning bit
 (38 4)  (894 340)  (894 340)  LC_2 Logic Functioning bit
 (40 4)  (896 340)  (896 340)  LC_2 Logic Functioning bit
 (42 4)  (898 340)  (898 340)  LC_2 Logic Functioning bit
 (27 5)  (883 341)  (883 341)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 341)  (884 341)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 341)  (885 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 341)  (887 341)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (888 341)  (888 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (889 341)  (889 341)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_2
 (34 5)  (890 341)  (890 341)  routing T_16_21.lc_trk_g3_1 <X> T_16_21.input_2_2
 (37 5)  (893 341)  (893 341)  LC_2 Logic Functioning bit
 (40 5)  (896 341)  (896 341)  LC_2 Logic Functioning bit
 (42 5)  (898 341)  (898 341)  LC_2 Logic Functioning bit
 (3 6)  (859 342)  (859 342)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_v_t_23
 (21 6)  (877 342)  (877 342)  routing T_16_21.wire_logic_cluster/lc_7/out <X> T_16_21.lc_trk_g1_7
 (22 6)  (878 342)  (878 342)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (882 342)  (882 342)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (885 342)  (885 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 342)  (888 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 342)  (889 342)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (892 342)  (892 342)  LC_3 Logic Functioning bit
 (38 6)  (894 342)  (894 342)  LC_3 Logic Functioning bit
 (41 6)  (897 342)  (897 342)  LC_3 Logic Functioning bit
 (42 6)  (898 342)  (898 342)  LC_3 Logic Functioning bit
 (43 6)  (899 342)  (899 342)  LC_3 Logic Functioning bit
 (50 6)  (906 342)  (906 342)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (871 343)  (871 343)  routing T_16_21.sp4_v_t_9 <X> T_16_21.lc_trk_g1_4
 (16 7)  (872 343)  (872 343)  routing T_16_21.sp4_v_t_9 <X> T_16_21.lc_trk_g1_4
 (17 7)  (873 343)  (873 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (29 7)  (885 343)  (885 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (42 7)  (898 343)  (898 343)  LC_3 Logic Functioning bit
 (21 8)  (877 344)  (877 344)  routing T_16_21.sp4_h_r_35 <X> T_16_21.lc_trk_g2_3
 (22 8)  (878 344)  (878 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (879 344)  (879 344)  routing T_16_21.sp4_h_r_35 <X> T_16_21.lc_trk_g2_3
 (24 8)  (880 344)  (880 344)  routing T_16_21.sp4_h_r_35 <X> T_16_21.lc_trk_g2_3
 (26 8)  (882 344)  (882 344)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 344)  (885 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 344)  (886 344)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 344)  (888 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 344)  (889 344)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 344)  (890 344)  routing T_16_21.lc_trk_g3_0 <X> T_16_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 344)  (892 344)  LC_4 Logic Functioning bit
 (37 8)  (893 344)  (893 344)  LC_4 Logic Functioning bit
 (39 8)  (895 344)  (895 344)  LC_4 Logic Functioning bit
 (43 8)  (899 344)  (899 344)  LC_4 Logic Functioning bit
 (45 8)  (901 344)  (901 344)  LC_4 Logic Functioning bit
 (46 8)  (902 344)  (902 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (906 344)  (906 344)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (871 345)  (871 345)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g2_0
 (16 9)  (872 345)  (872 345)  routing T_16_21.sp4_v_t_29 <X> T_16_21.lc_trk_g2_0
 (17 9)  (873 345)  (873 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 9)  (882 345)  (882 345)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 345)  (885 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 345)  (886 345)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_4/in_1
 (36 9)  (892 345)  (892 345)  LC_4 Logic Functioning bit
 (37 9)  (893 345)  (893 345)  LC_4 Logic Functioning bit
 (38 9)  (894 345)  (894 345)  LC_4 Logic Functioning bit
 (39 9)  (895 345)  (895 345)  LC_4 Logic Functioning bit
 (17 10)  (873 346)  (873 346)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (874 346)  (874 346)  routing T_16_21.wire_logic_cluster/lc_5/out <X> T_16_21.lc_trk_g2_5
 (26 10)  (882 346)  (882 346)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 346)  (883 346)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 346)  (884 346)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 346)  (885 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 346)  (886 346)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (887 346)  (887 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 346)  (888 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (891 346)  (891 346)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_5
 (36 10)  (892 346)  (892 346)  LC_5 Logic Functioning bit
 (38 10)  (894 346)  (894 346)  LC_5 Logic Functioning bit
 (41 10)  (897 346)  (897 346)  LC_5 Logic Functioning bit
 (43 10)  (899 346)  (899 346)  LC_5 Logic Functioning bit
 (45 10)  (901 346)  (901 346)  LC_5 Logic Functioning bit
 (53 10)  (909 346)  (909 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (28 11)  (884 347)  (884 347)  routing T_16_21.lc_trk_g2_5 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 347)  (885 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 347)  (886 347)  routing T_16_21.lc_trk_g3_7 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 347)  (887 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 347)  (888 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (891 347)  (891 347)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_5
 (36 11)  (892 347)  (892 347)  LC_5 Logic Functioning bit
 (39 11)  (895 347)  (895 347)  LC_5 Logic Functioning bit
 (40 11)  (896 347)  (896 347)  LC_5 Logic Functioning bit
 (42 11)  (898 347)  (898 347)  LC_5 Logic Functioning bit
 (15 12)  (871 348)  (871 348)  routing T_16_21.tnl_op_1 <X> T_16_21.lc_trk_g3_1
 (17 12)  (873 348)  (873 348)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (25 12)  (881 348)  (881 348)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (28 12)  (884 348)  (884 348)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 348)  (885 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (887 348)  (887 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 348)  (888 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 348)  (889 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 348)  (890 348)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 348)  (892 348)  LC_6 Logic Functioning bit
 (39 12)  (895 348)  (895 348)  LC_6 Logic Functioning bit
 (43 12)  (899 348)  (899 348)  LC_6 Logic Functioning bit
 (14 13)  (870 349)  (870 349)  routing T_16_21.sp4_h_r_24 <X> T_16_21.lc_trk_g3_0
 (15 13)  (871 349)  (871 349)  routing T_16_21.sp4_h_r_24 <X> T_16_21.lc_trk_g3_0
 (16 13)  (872 349)  (872 349)  routing T_16_21.sp4_h_r_24 <X> T_16_21.lc_trk_g3_0
 (17 13)  (873 349)  (873 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (874 349)  (874 349)  routing T_16_21.tnl_op_1 <X> T_16_21.lc_trk_g3_1
 (22 13)  (878 349)  (878 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (879 349)  (879 349)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (24 13)  (880 349)  (880 349)  routing T_16_21.sp4_h_r_34 <X> T_16_21.lc_trk_g3_2
 (28 13)  (884 349)  (884 349)  routing T_16_21.lc_trk_g2_0 <X> T_16_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 349)  (885 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (886 349)  (886 349)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (887 349)  (887 349)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (888 349)  (888 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (892 349)  (892 349)  LC_6 Logic Functioning bit
 (38 13)  (894 349)  (894 349)  LC_6 Logic Functioning bit
 (43 13)  (899 349)  (899 349)  LC_6 Logic Functioning bit
 (14 14)  (870 350)  (870 350)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (15 14)  (871 350)  (871 350)  routing T_16_21.sp4_v_t_32 <X> T_16_21.lc_trk_g3_5
 (16 14)  (872 350)  (872 350)  routing T_16_21.sp4_v_t_32 <X> T_16_21.lc_trk_g3_5
 (17 14)  (873 350)  (873 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (877 350)  (877 350)  routing T_16_21.bnl_op_7 <X> T_16_21.lc_trk_g3_7
 (22 14)  (878 350)  (878 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (881 350)  (881 350)  routing T_16_21.sp4_h_r_38 <X> T_16_21.lc_trk_g3_6
 (26 14)  (882 350)  (882 350)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (883 350)  (883 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 350)  (885 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 350)  (886 350)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 350)  (887 350)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 350)  (888 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (892 350)  (892 350)  LC_7 Logic Functioning bit
 (41 14)  (897 350)  (897 350)  LC_7 Logic Functioning bit
 (43 14)  (899 350)  (899 350)  LC_7 Logic Functioning bit
 (45 14)  (901 350)  (901 350)  LC_7 Logic Functioning bit
 (50 14)  (906 350)  (906 350)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (870 351)  (870 351)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (15 15)  (871 351)  (871 351)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (16 15)  (872 351)  (872 351)  routing T_16_21.sp4_h_r_44 <X> T_16_21.lc_trk_g3_4
 (17 15)  (873 351)  (873 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (877 351)  (877 351)  routing T_16_21.bnl_op_7 <X> T_16_21.lc_trk_g3_7
 (22 15)  (878 351)  (878 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (879 351)  (879 351)  routing T_16_21.sp4_h_r_38 <X> T_16_21.lc_trk_g3_6
 (24 15)  (880 351)  (880 351)  routing T_16_21.sp4_h_r_38 <X> T_16_21.lc_trk_g3_6
 (26 15)  (882 351)  (882 351)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 351)  (885 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 351)  (886 351)  routing T_16_21.lc_trk_g1_7 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 351)  (887 351)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (892 351)  (892 351)  LC_7 Logic Functioning bit
 (37 15)  (893 351)  (893 351)  LC_7 Logic Functioning bit
 (38 15)  (894 351)  (894 351)  LC_7 Logic Functioning bit
 (41 15)  (897 351)  (897 351)  LC_7 Logic Functioning bit
 (43 15)  (899 351)  (899 351)  LC_7 Logic Functioning bit
 (46 15)  (902 351)  (902 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_21

 (28 0)  (938 336)  (938 336)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 336)  (939 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 336)  (940 336)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 336)  (942 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 336)  (943 336)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 336)  (946 336)  LC_0 Logic Functioning bit
 (38 0)  (948 336)  (948 336)  LC_0 Logic Functioning bit
 (40 0)  (950 336)  (950 336)  LC_0 Logic Functioning bit
 (42 0)  (952 336)  (952 336)  LC_0 Logic Functioning bit
 (43 0)  (953 336)  (953 336)  LC_0 Logic Functioning bit
 (26 1)  (936 337)  (936 337)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 337)  (937 337)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 337)  (938 337)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 337)  (939 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 337)  (940 337)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (941 337)  (941 337)  routing T_17_21.lc_trk_g2_3 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 337)  (942 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (943 337)  (943 337)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.input_2_0
 (40 1)  (950 337)  (950 337)  LC_0 Logic Functioning bit
 (42 1)  (952 337)  (952 337)  LC_0 Logic Functioning bit
 (43 1)  (953 337)  (953 337)  LC_0 Logic Functioning bit
 (16 2)  (926 338)  (926 338)  routing T_17_21.sp4_v_b_5 <X> T_17_21.lc_trk_g0_5
 (17 2)  (927 338)  (927 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (928 338)  (928 338)  routing T_17_21.sp4_v_b_5 <X> T_17_21.lc_trk_g0_5
 (26 2)  (936 338)  (936 338)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 338)  (937 338)  routing T_17_21.lc_trk_g1_1 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 338)  (939 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 338)  (942 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (944 338)  (944 338)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (48 2)  (958 338)  (958 338)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (27 3)  (937 339)  (937 339)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 339)  (938 339)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 339)  (939 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 339)  (941 339)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (40 3)  (950 339)  (950 339)  LC_1 Logic Functioning bit
 (42 3)  (952 339)  (952 339)  LC_1 Logic Functioning bit
 (16 4)  (926 340)  (926 340)  routing T_17_21.sp4_v_b_1 <X> T_17_21.lc_trk_g1_1
 (17 4)  (927 340)  (927 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (928 340)  (928 340)  routing T_17_21.sp4_v_b_1 <X> T_17_21.lc_trk_g1_1
 (21 4)  (931 340)  (931 340)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g1_3
 (22 4)  (932 340)  (932 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (933 340)  (933 340)  routing T_17_21.sp4_v_b_3 <X> T_17_21.lc_trk_g1_3
 (27 4)  (937 340)  (937 340)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (938 340)  (938 340)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 340)  (939 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 340)  (941 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 340)  (942 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 340)  (943 340)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (42 4)  (952 340)  (952 340)  LC_2 Logic Functioning bit
 (50 4)  (960 340)  (960 340)  Cascade bit: LH_LC02_inmux02_5

 (42 5)  (952 341)  (952 341)  LC_2 Logic Functioning bit
 (14 8)  (924 344)  (924 344)  routing T_17_21.sp4_h_l_21 <X> T_17_21.lc_trk_g2_0
 (21 8)  (931 344)  (931 344)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (22 8)  (932 344)  (932 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (933 344)  (933 344)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (24 8)  (934 344)  (934 344)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (29 8)  (939 344)  (939 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 344)  (940 344)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 344)  (941 344)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 344)  (942 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 344)  (943 344)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 344)  (944 344)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 344)  (946 344)  LC_4 Logic Functioning bit
 (38 8)  (948 344)  (948 344)  LC_4 Logic Functioning bit
 (40 8)  (950 344)  (950 344)  LC_4 Logic Functioning bit
 (41 8)  (951 344)  (951 344)  LC_4 Logic Functioning bit
 (42 8)  (952 344)  (952 344)  LC_4 Logic Functioning bit
 (43 8)  (953 344)  (953 344)  LC_4 Logic Functioning bit
 (15 9)  (925 345)  (925 345)  routing T_17_21.sp4_h_l_21 <X> T_17_21.lc_trk_g2_0
 (16 9)  (926 345)  (926 345)  routing T_17_21.sp4_h_l_21 <X> T_17_21.lc_trk_g2_0
 (17 9)  (927 345)  (927 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (931 345)  (931 345)  routing T_17_21.sp4_h_r_43 <X> T_17_21.lc_trk_g2_3
 (27 9)  (937 345)  (937 345)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 345)  (938 345)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 345)  (939 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (947 345)  (947 345)  LC_4 Logic Functioning bit
 (39 9)  (949 345)  (949 345)  LC_4 Logic Functioning bit
 (40 9)  (950 345)  (950 345)  LC_4 Logic Functioning bit
 (42 9)  (952 345)  (952 345)  LC_4 Logic Functioning bit
 (16 10)  (926 346)  (926 346)  routing T_17_21.sp12_v_t_10 <X> T_17_21.lc_trk_g2_5
 (17 10)  (927 346)  (927 346)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (21 10)  (931 346)  (931 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (22 10)  (932 346)  (932 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (933 346)  (933 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (24 10)  (934 346)  (934 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (26 10)  (936 346)  (936 346)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (32 10)  (942 346)  (942 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 346)  (943 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 346)  (944 346)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (951 346)  (951 346)  LC_5 Logic Functioning bit
 (43 10)  (953 346)  (953 346)  LC_5 Logic Functioning bit
 (21 11)  (931 347)  (931 347)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (29 11)  (939 347)  (939 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (40 11)  (950 347)  (950 347)  LC_5 Logic Functioning bit
 (42 11)  (952 347)  (952 347)  LC_5 Logic Functioning bit
 (17 12)  (927 348)  (927 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (931 348)  (931 348)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g3_3
 (22 12)  (932 348)  (932 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (933 348)  (933 348)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g3_3
 (29 12)  (939 348)  (939 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 348)  (940 348)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 348)  (941 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 348)  (942 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 348)  (943 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 348)  (944 348)  routing T_17_21.lc_trk_g3_4 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (14 13)  (924 349)  (924 349)  routing T_17_21.sp4_r_v_b_40 <X> T_17_21.lc_trk_g3_0
 (17 13)  (927 349)  (927 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (928 349)  (928 349)  routing T_17_21.sp4_r_v_b_41 <X> T_17_21.lc_trk_g3_1
 (21 13)  (931 349)  (931 349)  routing T_17_21.sp4_v_t_22 <X> T_17_21.lc_trk_g3_3
 (27 13)  (937 349)  (937 349)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 349)  (938 349)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 349)  (939 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (41 13)  (951 349)  (951 349)  LC_6 Logic Functioning bit
 (43 13)  (953 349)  (953 349)  LC_6 Logic Functioning bit
 (51 13)  (961 349)  (961 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (10 14)  (920 350)  (920 350)  routing T_17_21.sp4_v_b_5 <X> T_17_21.sp4_h_l_47
 (14 14)  (924 350)  (924 350)  routing T_17_21.rgt_op_4 <X> T_17_21.lc_trk_g3_4
 (15 15)  (925 351)  (925 351)  routing T_17_21.rgt_op_4 <X> T_17_21.lc_trk_g3_4
 (17 15)  (927 351)  (927 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_18_21

 (15 0)  (979 336)  (979 336)  routing T_18_21.sp4_v_b_17 <X> T_18_21.lc_trk_g0_1
 (16 0)  (980 336)  (980 336)  routing T_18_21.sp4_v_b_17 <X> T_18_21.lc_trk_g0_1
 (17 0)  (981 336)  (981 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (989 336)  (989 336)  routing T_18_21.sp4_v_b_2 <X> T_18_21.lc_trk_g0_2
 (22 1)  (986 337)  (986 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (987 337)  (987 337)  routing T_18_21.sp4_v_b_2 <X> T_18_21.lc_trk_g0_2
 (0 2)  (964 338)  (964 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (965 338)  (965 338)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (966 338)  (966 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (978 338)  (978 338)  routing T_18_21.lft_op_4 <X> T_18_21.lc_trk_g0_4
 (0 3)  (964 339)  (964 339)  routing T_18_21.glb_netwk_7 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (15 3)  (979 339)  (979 339)  routing T_18_21.lft_op_4 <X> T_18_21.lc_trk_g0_4
 (17 3)  (981 339)  (981 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (986 339)  (986 339)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (25 4)  (989 340)  (989 340)  routing T_18_21.lft_op_2 <X> T_18_21.lc_trk_g1_2
 (22 5)  (986 341)  (986 341)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (988 341)  (988 341)  routing T_18_21.lft_op_2 <X> T_18_21.lc_trk_g1_2
 (15 8)  (979 344)  (979 344)  routing T_18_21.sp4_v_t_28 <X> T_18_21.lc_trk_g2_1
 (16 8)  (980 344)  (980 344)  routing T_18_21.sp4_v_t_28 <X> T_18_21.lc_trk_g2_1
 (17 8)  (981 344)  (981 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (990 344)  (990 344)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.wire_logic_cluster/lc_4/in_0
 (29 8)  (993 344)  (993 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 344)  (996 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (998 344)  (998 344)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (1001 344)  (1001 344)  LC_4 Logic Functioning bit
 (39 8)  (1003 344)  (1003 344)  LC_4 Logic Functioning bit
 (40 8)  (1004 344)  (1004 344)  LC_4 Logic Functioning bit
 (42 8)  (1006 344)  (1006 344)  LC_4 Logic Functioning bit
 (45 8)  (1009 344)  (1009 344)  LC_4 Logic Functioning bit
 (46 8)  (1010 344)  (1010 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (29 9)  (993 345)  (993 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (995 345)  (995 345)  routing T_18_21.lc_trk_g1_2 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (41 9)  (1005 345)  (1005 345)  LC_4 Logic Functioning bit
 (43 9)  (1007 345)  (1007 345)  LC_4 Logic Functioning bit
 (48 9)  (1012 345)  (1012 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (51 9)  (1015 345)  (1015 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (1 10)  (965 346)  (965 346)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_5 glb2local_2
 (29 10)  (993 346)  (993 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (995 346)  (995 346)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (996 346)  (996 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 346)  (997 346)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (998 346)  (998 346)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (40 10)  (1004 346)  (1004 346)  LC_5 Logic Functioning bit
 (42 10)  (1006 346)  (1006 346)  LC_5 Logic Functioning bit
 (0 11)  (964 347)  (964 347)  routing T_18_21.glb_netwk_5 <X> T_18_21.glb2local_2
 (1 11)  (965 347)  (965 347)  routing T_18_21.glb_netwk_5 <X> T_18_21.glb2local_2
 (27 11)  (991 347)  (991 347)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (992 347)  (992 347)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 347)  (993 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (994 347)  (994 347)  routing T_18_21.lc_trk_g0_2 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (995 347)  (995 347)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (48 11)  (1012 347)  (1012 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (26 12)  (990 348)  (990 348)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (992 348)  (992 348)  routing T_18_21.lc_trk_g2_1 <X> T_18_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 348)  (993 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (996 348)  (996 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 348)  (997 348)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (998 348)  (998 348)  routing T_18_21.lc_trk_g3_0 <X> T_18_21.wire_logic_cluster/lc_6/in_3
 (15 13)  (979 349)  (979 349)  routing T_18_21.sp4_v_t_29 <X> T_18_21.lc_trk_g3_0
 (16 13)  (980 349)  (980 349)  routing T_18_21.sp4_v_t_29 <X> T_18_21.lc_trk_g3_0
 (17 13)  (981 349)  (981 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (26 13)  (990 349)  (990 349)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (993 349)  (993 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (40 13)  (1004 349)  (1004 349)  LC_6 Logic Functioning bit
 (42 13)  (1006 349)  (1006 349)  LC_6 Logic Functioning bit
 (48 13)  (1012 349)  (1012 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (964 350)  (964 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 350)  (965 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (986 350)  (986 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (13 15)  (977 351)  (977 351)  routing T_18_21.sp4_v_b_6 <X> T_18_21.sp4_h_l_46


IpCon_Tile_25_21

 (36 0)  (1366 336)  (1366 336)  LC_0 Logic Functioning bit
 (37 0)  (1367 336)  (1367 336)  LC_0 Logic Functioning bit
 (42 0)  (1372 336)  (1372 336)  LC_0 Logic Functioning bit
 (43 0)  (1373 336)  (1373 336)  LC_0 Logic Functioning bit
 (50 0)  (1380 336)  (1380 336)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 337)  (1366 337)  LC_0 Logic Functioning bit
 (37 1)  (1367 337)  (1367 337)  LC_0 Logic Functioning bit
 (42 1)  (1372 337)  (1372 337)  LC_0 Logic Functioning bit
 (43 1)  (1373 337)  (1373 337)  LC_0 Logic Functioning bit
 (36 2)  (1366 338)  (1366 338)  LC_1 Logic Functioning bit
 (37 2)  (1367 338)  (1367 338)  LC_1 Logic Functioning bit
 (42 2)  (1372 338)  (1372 338)  LC_1 Logic Functioning bit
 (43 2)  (1373 338)  (1373 338)  LC_1 Logic Functioning bit
 (50 2)  (1380 338)  (1380 338)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 339)  (1366 339)  LC_1 Logic Functioning bit
 (37 3)  (1367 339)  (1367 339)  LC_1 Logic Functioning bit
 (42 3)  (1372 339)  (1372 339)  LC_1 Logic Functioning bit
 (43 3)  (1373 339)  (1373 339)  LC_1 Logic Functioning bit
 (36 4)  (1366 340)  (1366 340)  LC_2 Logic Functioning bit
 (37 4)  (1367 340)  (1367 340)  LC_2 Logic Functioning bit
 (42 4)  (1372 340)  (1372 340)  LC_2 Logic Functioning bit
 (43 4)  (1373 340)  (1373 340)  LC_2 Logic Functioning bit
 (50 4)  (1380 340)  (1380 340)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 341)  (1366 341)  LC_2 Logic Functioning bit
 (37 5)  (1367 341)  (1367 341)  LC_2 Logic Functioning bit
 (42 5)  (1372 341)  (1372 341)  LC_2 Logic Functioning bit
 (43 5)  (1373 341)  (1373 341)  LC_2 Logic Functioning bit
 (36 6)  (1366 342)  (1366 342)  LC_3 Logic Functioning bit
 (37 6)  (1367 342)  (1367 342)  LC_3 Logic Functioning bit
 (42 6)  (1372 342)  (1372 342)  LC_3 Logic Functioning bit
 (43 6)  (1373 342)  (1373 342)  LC_3 Logic Functioning bit
 (50 6)  (1380 342)  (1380 342)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 343)  (1366 343)  LC_3 Logic Functioning bit
 (37 7)  (1367 343)  (1367 343)  LC_3 Logic Functioning bit
 (42 7)  (1372 343)  (1372 343)  LC_3 Logic Functioning bit
 (43 7)  (1373 343)  (1373 343)  LC_3 Logic Functioning bit
 (36 8)  (1366 344)  (1366 344)  LC_4 Logic Functioning bit
 (37 8)  (1367 344)  (1367 344)  LC_4 Logic Functioning bit
 (42 8)  (1372 344)  (1372 344)  LC_4 Logic Functioning bit
 (43 8)  (1373 344)  (1373 344)  LC_4 Logic Functioning bit
 (50 8)  (1380 344)  (1380 344)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 345)  (1366 345)  LC_4 Logic Functioning bit
 (37 9)  (1367 345)  (1367 345)  LC_4 Logic Functioning bit
 (42 9)  (1372 345)  (1372 345)  LC_4 Logic Functioning bit
 (43 9)  (1373 345)  (1373 345)  LC_4 Logic Functioning bit
 (36 10)  (1366 346)  (1366 346)  LC_5 Logic Functioning bit
 (37 10)  (1367 346)  (1367 346)  LC_5 Logic Functioning bit
 (42 10)  (1372 346)  (1372 346)  LC_5 Logic Functioning bit
 (43 10)  (1373 346)  (1373 346)  LC_5 Logic Functioning bit
 (50 10)  (1380 346)  (1380 346)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 347)  (1366 347)  LC_5 Logic Functioning bit
 (37 11)  (1367 347)  (1367 347)  LC_5 Logic Functioning bit
 (42 11)  (1372 347)  (1372 347)  LC_5 Logic Functioning bit
 (43 11)  (1373 347)  (1373 347)  LC_5 Logic Functioning bit
 (36 12)  (1366 348)  (1366 348)  LC_6 Logic Functioning bit
 (37 12)  (1367 348)  (1367 348)  LC_6 Logic Functioning bit
 (42 12)  (1372 348)  (1372 348)  LC_6 Logic Functioning bit
 (43 12)  (1373 348)  (1373 348)  LC_6 Logic Functioning bit
 (50 12)  (1380 348)  (1380 348)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 349)  (1366 349)  LC_6 Logic Functioning bit
 (37 13)  (1367 349)  (1367 349)  LC_6 Logic Functioning bit
 (42 13)  (1372 349)  (1372 349)  LC_6 Logic Functioning bit
 (43 13)  (1373 349)  (1373 349)  LC_6 Logic Functioning bit
 (36 14)  (1366 350)  (1366 350)  LC_7 Logic Functioning bit
 (37 14)  (1367 350)  (1367 350)  LC_7 Logic Functioning bit
 (42 14)  (1372 350)  (1372 350)  LC_7 Logic Functioning bit
 (43 14)  (1373 350)  (1373 350)  LC_7 Logic Functioning bit
 (50 14)  (1380 350)  (1380 350)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 351)  (1366 351)  LC_7 Logic Functioning bit
 (37 15)  (1367 351)  (1367 351)  LC_7 Logic Functioning bit
 (42 15)  (1372 351)  (1372 351)  LC_7 Logic Functioning bit
 (43 15)  (1373 351)  (1373 351)  LC_7 Logic Functioning bit


IpCon_Tile_0_20

 (36 0)  (36 320)  (36 320)  LC_0 Logic Functioning bit
 (37 0)  (37 320)  (37 320)  LC_0 Logic Functioning bit
 (42 0)  (42 320)  (42 320)  LC_0 Logic Functioning bit
 (43 0)  (43 320)  (43 320)  LC_0 Logic Functioning bit
 (50 0)  (50 320)  (50 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 321)  (36 321)  LC_0 Logic Functioning bit
 (37 1)  (37 321)  (37 321)  LC_0 Logic Functioning bit
 (42 1)  (42 321)  (42 321)  LC_0 Logic Functioning bit
 (43 1)  (43 321)  (43 321)  LC_0 Logic Functioning bit
 (36 2)  (36 322)  (36 322)  LC_1 Logic Functioning bit
 (37 2)  (37 322)  (37 322)  LC_1 Logic Functioning bit
 (42 2)  (42 322)  (42 322)  LC_1 Logic Functioning bit
 (43 2)  (43 322)  (43 322)  LC_1 Logic Functioning bit
 (50 2)  (50 322)  (50 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 323)  (36 323)  LC_1 Logic Functioning bit
 (37 3)  (37 323)  (37 323)  LC_1 Logic Functioning bit
 (42 3)  (42 323)  (42 323)  LC_1 Logic Functioning bit
 (43 3)  (43 323)  (43 323)  LC_1 Logic Functioning bit
 (36 4)  (36 324)  (36 324)  LC_2 Logic Functioning bit
 (37 4)  (37 324)  (37 324)  LC_2 Logic Functioning bit
 (42 4)  (42 324)  (42 324)  LC_2 Logic Functioning bit
 (43 4)  (43 324)  (43 324)  LC_2 Logic Functioning bit
 (50 4)  (50 324)  (50 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 325)  (36 325)  LC_2 Logic Functioning bit
 (37 5)  (37 325)  (37 325)  LC_2 Logic Functioning bit
 (42 5)  (42 325)  (42 325)  LC_2 Logic Functioning bit
 (43 5)  (43 325)  (43 325)  LC_2 Logic Functioning bit
 (36 6)  (36 326)  (36 326)  LC_3 Logic Functioning bit
 (37 6)  (37 326)  (37 326)  LC_3 Logic Functioning bit
 (42 6)  (42 326)  (42 326)  LC_3 Logic Functioning bit
 (43 6)  (43 326)  (43 326)  LC_3 Logic Functioning bit
 (50 6)  (50 326)  (50 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 327)  (36 327)  LC_3 Logic Functioning bit
 (37 7)  (37 327)  (37 327)  LC_3 Logic Functioning bit
 (42 7)  (42 327)  (42 327)  LC_3 Logic Functioning bit
 (43 7)  (43 327)  (43 327)  LC_3 Logic Functioning bit
 (36 8)  (36 328)  (36 328)  LC_4 Logic Functioning bit
 (37 8)  (37 328)  (37 328)  LC_4 Logic Functioning bit
 (42 8)  (42 328)  (42 328)  LC_4 Logic Functioning bit
 (43 8)  (43 328)  (43 328)  LC_4 Logic Functioning bit
 (50 8)  (50 328)  (50 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 329)  (36 329)  LC_4 Logic Functioning bit
 (37 9)  (37 329)  (37 329)  LC_4 Logic Functioning bit
 (42 9)  (42 329)  (42 329)  LC_4 Logic Functioning bit
 (43 9)  (43 329)  (43 329)  LC_4 Logic Functioning bit
 (36 10)  (36 330)  (36 330)  LC_5 Logic Functioning bit
 (37 10)  (37 330)  (37 330)  LC_5 Logic Functioning bit
 (42 10)  (42 330)  (42 330)  LC_5 Logic Functioning bit
 (43 10)  (43 330)  (43 330)  LC_5 Logic Functioning bit
 (50 10)  (50 330)  (50 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 331)  (36 331)  LC_5 Logic Functioning bit
 (37 11)  (37 331)  (37 331)  LC_5 Logic Functioning bit
 (42 11)  (42 331)  (42 331)  LC_5 Logic Functioning bit
 (43 11)  (43 331)  (43 331)  LC_5 Logic Functioning bit
 (36 12)  (36 332)  (36 332)  LC_6 Logic Functioning bit
 (37 12)  (37 332)  (37 332)  LC_6 Logic Functioning bit
 (42 12)  (42 332)  (42 332)  LC_6 Logic Functioning bit
 (43 12)  (43 332)  (43 332)  LC_6 Logic Functioning bit
 (50 12)  (50 332)  (50 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 333)  (36 333)  LC_6 Logic Functioning bit
 (37 13)  (37 333)  (37 333)  LC_6 Logic Functioning bit
 (42 13)  (42 333)  (42 333)  LC_6 Logic Functioning bit
 (43 13)  (43 333)  (43 333)  LC_6 Logic Functioning bit
 (36 14)  (36 334)  (36 334)  LC_7 Logic Functioning bit
 (37 14)  (37 334)  (37 334)  LC_7 Logic Functioning bit
 (42 14)  (42 334)  (42 334)  LC_7 Logic Functioning bit
 (43 14)  (43 334)  (43 334)  LC_7 Logic Functioning bit
 (50 14)  (50 334)  (50 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 335)  (36 335)  LC_7 Logic Functioning bit
 (37 15)  (37 335)  (37 335)  LC_7 Logic Functioning bit
 (42 15)  (42 335)  (42 335)  LC_7 Logic Functioning bit
 (43 15)  (43 335)  (43 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (22 2)  (658 322)  (658 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (17 4)  (653 324)  (653 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (27 4)  (663 324)  (663 324)  routing T_12_20.lc_trk_g1_0 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (665 324)  (665 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (667 324)  (667 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 324)  (668 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (670 324)  (670 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (51 4)  (687 324)  (687 324)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (15 5)  (651 325)  (651 325)  routing T_12_20.sp4_v_t_5 <X> T_12_20.lc_trk_g1_0
 (16 5)  (652 325)  (652 325)  routing T_12_20.sp4_v_t_5 <X> T_12_20.lc_trk_g1_0
 (17 5)  (653 325)  (653 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (663 325)  (663 325)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (665 325)  (665 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (41 5)  (677 325)  (677 325)  LC_2 Logic Functioning bit
 (43 5)  (679 325)  (679 325)  LC_2 Logic Functioning bit
 (46 5)  (682 325)  (682 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (3 6)  (639 326)  (639 326)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_t_23
 (14 6)  (650 326)  (650 326)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g1_4
 (3 7)  (639 327)  (639 327)  routing T_12_20.sp12_h_r_0 <X> T_12_20.sp12_v_t_23
 (14 7)  (650 327)  (650 327)  routing T_12_20.bnr_op_4 <X> T_12_20.lc_trk_g1_4
 (17 7)  (653 327)  (653 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (31 8)  (667 328)  (667 328)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (668 328)  (668 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (676 328)  (676 328)  LC_4 Logic Functioning bit
 (41 8)  (677 328)  (677 328)  LC_4 Logic Functioning bit
 (42 8)  (678 328)  (678 328)  LC_4 Logic Functioning bit
 (43 8)  (679 328)  (679 328)  LC_4 Logic Functioning bit
 (46 8)  (682 328)  (682 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (683 328)  (683 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (31 9)  (667 329)  (667 329)  routing T_12_20.lc_trk_g0_7 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (40 9)  (676 329)  (676 329)  LC_4 Logic Functioning bit
 (41 9)  (677 329)  (677 329)  LC_4 Logic Functioning bit
 (42 9)  (678 329)  (678 329)  LC_4 Logic Functioning bit
 (43 9)  (679 329)  (679 329)  LC_4 Logic Functioning bit
 (1 12)  (637 332)  (637 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_5 glb2local_3
 (9 12)  (645 332)  (645 332)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_h_r_10
 (0 13)  (636 333)  (636 333)  routing T_12_20.glb_netwk_5 <X> T_12_20.glb2local_3
 (1 13)  (637 333)  (637 333)  routing T_12_20.glb_netwk_5 <X> T_12_20.glb2local_3
 (8 15)  (644 335)  (644 335)  routing T_12_20.sp4_h_r_4 <X> T_12_20.sp4_v_t_47
 (9 15)  (645 335)  (645 335)  routing T_12_20.sp4_h_r_4 <X> T_12_20.sp4_v_t_47
 (10 15)  (646 335)  (646 335)  routing T_12_20.sp4_h_r_4 <X> T_12_20.sp4_v_t_47


LogicTile_13_20

 (8 0)  (702 320)  (702 320)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_r_1
 (9 0)  (703 320)  (703 320)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_h_r_1
 (16 0)  (710 320)  (710 320)  routing T_13_20.sp4_v_b_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (711 320)  (711 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (712 320)  (712 320)  routing T_13_20.sp4_v_b_1 <X> T_13_20.lc_trk_g0_1
 (0 2)  (694 322)  (694 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (1 2)  (695 322)  (695 322)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (2 2)  (696 322)  (696 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (694 323)  (694 323)  routing T_13_20.glb_netwk_7 <X> T_13_20.wire_logic_cluster/lc_7/clk
 (15 3)  (709 323)  (709 323)  routing T_13_20.bot_op_4 <X> T_13_20.lc_trk_g0_4
 (17 3)  (711 323)  (711 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 4)  (715 324)  (715 324)  routing T_13_20.wire_logic_cluster/lc_3/out <X> T_13_20.lc_trk_g1_3
 (22 4)  (716 324)  (716 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (21 6)  (715 326)  (715 326)  routing T_13_20.wire_logic_cluster/lc_7/out <X> T_13_20.lc_trk_g1_7
 (22 6)  (716 326)  (716 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (721 326)  (721 326)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 326)  (723 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (725 326)  (725 326)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 326)  (726 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (730 326)  (730 326)  LC_3 Logic Functioning bit
 (38 6)  (732 326)  (732 326)  LC_3 Logic Functioning bit
 (41 6)  (735 326)  (735 326)  LC_3 Logic Functioning bit
 (42 6)  (736 326)  (736 326)  LC_3 Logic Functioning bit
 (43 6)  (737 326)  (737 326)  LC_3 Logic Functioning bit
 (45 6)  (739 326)  (739 326)  LC_3 Logic Functioning bit
 (26 7)  (720 327)  (720 327)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 327)  (722 327)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 327)  (723 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 327)  (724 327)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (726 327)  (726 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (730 327)  (730 327)  LC_3 Logic Functioning bit
 (38 7)  (732 327)  (732 327)  LC_3 Logic Functioning bit
 (41 7)  (735 327)  (735 327)  LC_3 Logic Functioning bit
 (43 7)  (737 327)  (737 327)  LC_3 Logic Functioning bit
 (8 8)  (702 328)  (702 328)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_h_r_7
 (9 8)  (703 328)  (703 328)  routing T_13_20.sp4_v_b_7 <X> T_13_20.sp4_h_r_7
 (22 8)  (716 328)  (716 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (717 328)  (717 328)  routing T_13_20.sp12_v_b_11 <X> T_13_20.lc_trk_g2_3
 (0 14)  (694 334)  (694 334)  routing T_13_20.glb_netwk_4 <X> T_13_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 334)  (695 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (698 334)  (698 334)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_v_t_44
 (6 14)  (700 334)  (700 334)  routing T_13_20.sp4_v_b_1 <X> T_13_20.sp4_v_t_44
 (27 14)  (721 334)  (721 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 334)  (723 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 334)  (724 334)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (725 334)  (725 334)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 334)  (726 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (730 334)  (730 334)  LC_7 Logic Functioning bit
 (38 14)  (732 334)  (732 334)  LC_7 Logic Functioning bit
 (40 14)  (734 334)  (734 334)  LC_7 Logic Functioning bit
 (41 14)  (735 334)  (735 334)  LC_7 Logic Functioning bit
 (43 14)  (737 334)  (737 334)  LC_7 Logic Functioning bit
 (45 14)  (739 334)  (739 334)  LC_7 Logic Functioning bit
 (26 15)  (720 335)  (720 335)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (722 335)  (722 335)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 335)  (723 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 335)  (724 335)  routing T_13_20.lc_trk_g1_7 <X> T_13_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (726 335)  (726 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (730 335)  (730 335)  LC_7 Logic Functioning bit
 (38 15)  (732 335)  (732 335)  LC_7 Logic Functioning bit
 (41 15)  (735 335)  (735 335)  LC_7 Logic Functioning bit
 (43 15)  (737 335)  (737 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (15 0)  (763 320)  (763 320)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (765 320)  (765 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (773 320)  (773 320)  routing T_14_20.wire_logic_cluster/lc_2/out <X> T_14_20.lc_trk_g0_2
 (6 1)  (754 321)  (754 321)  routing T_14_20.sp4_h_l_37 <X> T_14_20.sp4_h_r_0
 (17 1)  (765 321)  (765 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (766 321)  (766 321)  routing T_14_20.top_op_1 <X> T_14_20.lc_trk_g0_1
 (22 1)  (770 321)  (770 321)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (748 322)  (748 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (1 2)  (749 322)  (749 322)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (750 322)  (750 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (763 322)  (763 322)  routing T_14_20.top_op_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (765 322)  (765 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (769 322)  (769 322)  routing T_14_20.lft_op_7 <X> T_14_20.lc_trk_g0_7
 (22 2)  (770 322)  (770 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (772 322)  (772 322)  routing T_14_20.lft_op_7 <X> T_14_20.lc_trk_g0_7
 (28 2)  (776 322)  (776 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 322)  (777 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 322)  (778 322)  routing T_14_20.lc_trk_g2_4 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 322)  (780 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 322)  (781 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 322)  (782 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 322)  (784 322)  LC_1 Logic Functioning bit
 (37 2)  (785 322)  (785 322)  LC_1 Logic Functioning bit
 (38 2)  (786 322)  (786 322)  LC_1 Logic Functioning bit
 (39 2)  (787 322)  (787 322)  LC_1 Logic Functioning bit
 (41 2)  (789 322)  (789 322)  LC_1 Logic Functioning bit
 (43 2)  (791 322)  (791 322)  LC_1 Logic Functioning bit
 (45 2)  (793 322)  (793 322)  LC_1 Logic Functioning bit
 (0 3)  (748 323)  (748 323)  routing T_14_20.glb_netwk_7 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (18 3)  (766 323)  (766 323)  routing T_14_20.top_op_5 <X> T_14_20.lc_trk_g0_5
 (36 3)  (784 323)  (784 323)  LC_1 Logic Functioning bit
 (37 3)  (785 323)  (785 323)  LC_1 Logic Functioning bit
 (38 3)  (786 323)  (786 323)  LC_1 Logic Functioning bit
 (39 3)  (787 323)  (787 323)  LC_1 Logic Functioning bit
 (41 3)  (789 323)  (789 323)  LC_1 Logic Functioning bit
 (43 3)  (791 323)  (791 323)  LC_1 Logic Functioning bit
 (14 4)  (762 324)  (762 324)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (21 4)  (769 324)  (769 324)  routing T_14_20.lft_op_3 <X> T_14_20.lc_trk_g1_3
 (22 4)  (770 324)  (770 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (772 324)  (772 324)  routing T_14_20.lft_op_3 <X> T_14_20.lc_trk_g1_3
 (27 4)  (775 324)  (775 324)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 324)  (777 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 324)  (779 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 324)  (780 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 324)  (781 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 324)  (782 324)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (783 324)  (783 324)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_2
 (36 4)  (784 324)  (784 324)  LC_2 Logic Functioning bit
 (38 4)  (786 324)  (786 324)  LC_2 Logic Functioning bit
 (41 4)  (789 324)  (789 324)  LC_2 Logic Functioning bit
 (42 4)  (790 324)  (790 324)  LC_2 Logic Functioning bit
 (43 4)  (791 324)  (791 324)  LC_2 Logic Functioning bit
 (45 4)  (793 324)  (793 324)  LC_2 Logic Functioning bit
 (16 5)  (764 325)  (764 325)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (765 325)  (765 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (774 325)  (774 325)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 325)  (777 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (780 325)  (780 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (781 325)  (781 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_2
 (34 5)  (782 325)  (782 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.input_2_2
 (37 5)  (785 325)  (785 325)  LC_2 Logic Functioning bit
 (39 5)  (787 325)  (787 325)  LC_2 Logic Functioning bit
 (40 5)  (788 325)  (788 325)  LC_2 Logic Functioning bit
 (42 5)  (790 325)  (790 325)  LC_2 Logic Functioning bit
 (6 6)  (754 326)  (754 326)  routing T_14_20.sp4_v_b_0 <X> T_14_20.sp4_v_t_38
 (27 6)  (775 326)  (775 326)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (776 326)  (776 326)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 326)  (777 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 326)  (780 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (783 326)  (783 326)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.input_2_3
 (39 6)  (787 326)  (787 326)  LC_3 Logic Functioning bit
 (40 6)  (788 326)  (788 326)  LC_3 Logic Functioning bit
 (42 6)  (790 326)  (790 326)  LC_3 Logic Functioning bit
 (5 7)  (753 327)  (753 327)  routing T_14_20.sp4_v_b_0 <X> T_14_20.sp4_v_t_38
 (14 7)  (762 327)  (762 327)  routing T_14_20.sp4_r_v_b_28 <X> T_14_20.lc_trk_g1_4
 (17 7)  (765 327)  (765 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 7)  (777 327)  (777 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (779 327)  (779 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 327)  (780 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (37 7)  (785 327)  (785 327)  LC_3 Logic Functioning bit
 (38 7)  (786 327)  (786 327)  LC_3 Logic Functioning bit
 (41 7)  (789 327)  (789 327)  LC_3 Logic Functioning bit
 (42 7)  (790 327)  (790 327)  LC_3 Logic Functioning bit
 (43 7)  (791 327)  (791 327)  LC_3 Logic Functioning bit
 (29 8)  (777 328)  (777 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 328)  (778 328)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 328)  (779 328)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 328)  (780 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (784 328)  (784 328)  LC_4 Logic Functioning bit
 (37 8)  (785 328)  (785 328)  LC_4 Logic Functioning bit
 (40 8)  (788 328)  (788 328)  LC_4 Logic Functioning bit
 (42 8)  (790 328)  (790 328)  LC_4 Logic Functioning bit
 (46 8)  (794 328)  (794 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (798 328)  (798 328)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (799 328)  (799 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (762 329)  (762 329)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g2_0
 (15 9)  (763 329)  (763 329)  routing T_14_20.tnl_op_0 <X> T_14_20.lc_trk_g2_0
 (17 9)  (765 329)  (765 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (774 329)  (774 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 329)  (775 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 329)  (777 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 329)  (778 329)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (784 329)  (784 329)  LC_4 Logic Functioning bit
 (37 9)  (785 329)  (785 329)  LC_4 Logic Functioning bit
 (41 9)  (789 329)  (789 329)  LC_4 Logic Functioning bit
 (42 9)  (790 329)  (790 329)  LC_4 Logic Functioning bit
 (46 9)  (794 329)  (794 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (762 330)  (762 330)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (27 10)  (775 330)  (775 330)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (776 330)  (776 330)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 330)  (777 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 330)  (778 330)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 330)  (780 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 330)  (781 330)  routing T_14_20.lc_trk_g2_0 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 330)  (783 330)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.input_2_5
 (37 10)  (785 330)  (785 330)  LC_5 Logic Functioning bit
 (40 10)  (788 330)  (788 330)  LC_5 Logic Functioning bit
 (42 10)  (790 330)  (790 330)  LC_5 Logic Functioning bit
 (15 11)  (763 331)  (763 331)  routing T_14_20.rgt_op_4 <X> T_14_20.lc_trk_g2_4
 (17 11)  (765 331)  (765 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (29 11)  (777 331)  (777 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (778 331)  (778 331)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (780 331)  (780 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (784 331)  (784 331)  LC_5 Logic Functioning bit
 (39 11)  (787 331)  (787 331)  LC_5 Logic Functioning bit
 (40 11)  (788 331)  (788 331)  LC_5 Logic Functioning bit
 (41 11)  (789 331)  (789 331)  LC_5 Logic Functioning bit
 (43 11)  (791 331)  (791 331)  LC_5 Logic Functioning bit
 (17 12)  (765 332)  (765 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 332)  (766 332)  routing T_14_20.wire_logic_cluster/lc_1/out <X> T_14_20.lc_trk_g3_1
 (27 12)  (775 332)  (775 332)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 332)  (777 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 332)  (778 332)  routing T_14_20.lc_trk_g1_4 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 332)  (779 332)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 332)  (780 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (784 332)  (784 332)  LC_6 Logic Functioning bit
 (38 12)  (786 332)  (786 332)  LC_6 Logic Functioning bit
 (40 12)  (788 332)  (788 332)  LC_6 Logic Functioning bit
 (41 12)  (789 332)  (789 332)  LC_6 Logic Functioning bit
 (50 12)  (798 332)  (798 332)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (777 333)  (777 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (36 13)  (784 333)  (784 333)  LC_6 Logic Functioning bit
 (39 13)  (787 333)  (787 333)  LC_6 Logic Functioning bit
 (40 13)  (788 333)  (788 333)  LC_6 Logic Functioning bit
 (41 13)  (789 333)  (789 333)  LC_6 Logic Functioning bit
 (0 14)  (748 334)  (748 334)  routing T_14_20.glb_netwk_4 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 334)  (749 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (762 334)  (762 334)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g3_4
 (17 14)  (765 334)  (765 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (770 334)  (770 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (771 334)  (771 334)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g3_7
 (24 14)  (772 334)  (772 334)  routing T_14_20.sp4_v_b_47 <X> T_14_20.lc_trk_g3_7
 (14 15)  (762 335)  (762 335)  routing T_14_20.bnl_op_4 <X> T_14_20.lc_trk_g3_4
 (17 15)  (765 335)  (765 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_15_20

 (5 0)  (807 320)  (807 320)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_r_0
 (8 0)  (810 320)  (810 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (9 0)  (811 320)  (811 320)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_h_r_1
 (14 0)  (816 320)  (816 320)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (15 0)  (817 320)  (817 320)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g0_1
 (17 0)  (819 320)  (819 320)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (823 320)  (823 320)  routing T_15_20.bnr_op_3 <X> T_15_20.lc_trk_g0_3
 (22 0)  (824 320)  (824 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (828 320)  (828 320)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 0)  (831 320)  (831 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 320)  (834 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (838 320)  (838 320)  LC_0 Logic Functioning bit
 (37 0)  (839 320)  (839 320)  LC_0 Logic Functioning bit
 (38 0)  (840 320)  (840 320)  LC_0 Logic Functioning bit
 (42 0)  (844 320)  (844 320)  LC_0 Logic Functioning bit
 (43 0)  (845 320)  (845 320)  LC_0 Logic Functioning bit
 (45 0)  (847 320)  (847 320)  LC_0 Logic Functioning bit
 (46 0)  (848 320)  (848 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (6 1)  (808 321)  (808 321)  routing T_15_20.sp4_v_b_0 <X> T_15_20.sp4_h_r_0
 (14 1)  (816 321)  (816 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (15 1)  (817 321)  (817 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (16 1)  (818 321)  (818 321)  routing T_15_20.sp4_h_l_5 <X> T_15_20.lc_trk_g0_0
 (17 1)  (819 321)  (819 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (820 321)  (820 321)  routing T_15_20.top_op_1 <X> T_15_20.lc_trk_g0_1
 (21 1)  (823 321)  (823 321)  routing T_15_20.bnr_op_3 <X> T_15_20.lc_trk_g0_3
 (26 1)  (828 321)  (828 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 321)  (829 321)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 321)  (831 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (833 321)  (833 321)  routing T_15_20.lc_trk_g0_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 321)  (834 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (838 321)  (838 321)  LC_0 Logic Functioning bit
 (42 1)  (844 321)  (844 321)  LC_0 Logic Functioning bit
 (43 1)  (845 321)  (845 321)  LC_0 Logic Functioning bit
 (0 2)  (802 322)  (802 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (803 322)  (803 322)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (804 322)  (804 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (827 322)  (827 322)  routing T_15_20.lft_op_6 <X> T_15_20.lc_trk_g0_6
 (29 2)  (831 322)  (831 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 322)  (832 322)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 322)  (833 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 322)  (834 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 322)  (835 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 322)  (836 322)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 322)  (838 322)  LC_1 Logic Functioning bit
 (37 2)  (839 322)  (839 322)  LC_1 Logic Functioning bit
 (38 2)  (840 322)  (840 322)  LC_1 Logic Functioning bit
 (39 2)  (841 322)  (841 322)  LC_1 Logic Functioning bit
 (41 2)  (843 322)  (843 322)  LC_1 Logic Functioning bit
 (42 2)  (844 322)  (844 322)  LC_1 Logic Functioning bit
 (43 2)  (845 322)  (845 322)  LC_1 Logic Functioning bit
 (0 3)  (802 323)  (802 323)  routing T_15_20.glb_netwk_7 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (15 3)  (817 323)  (817 323)  routing T_15_20.bot_op_4 <X> T_15_20.lc_trk_g0_4
 (17 3)  (819 323)  (819 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (824 323)  (824 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (826 323)  (826 323)  routing T_15_20.lft_op_6 <X> T_15_20.lc_trk_g0_6
 (26 3)  (828 323)  (828 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 323)  (829 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 323)  (831 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 323)  (833 323)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (834 323)  (834 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (835 323)  (835 323)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.input_2_1
 (36 3)  (838 323)  (838 323)  LC_1 Logic Functioning bit
 (37 3)  (839 323)  (839 323)  LC_1 Logic Functioning bit
 (38 3)  (840 323)  (840 323)  LC_1 Logic Functioning bit
 (39 3)  (841 323)  (841 323)  LC_1 Logic Functioning bit
 (40 3)  (842 323)  (842 323)  LC_1 Logic Functioning bit
 (41 3)  (843 323)  (843 323)  LC_1 Logic Functioning bit
 (42 3)  (844 323)  (844 323)  LC_1 Logic Functioning bit
 (43 3)  (845 323)  (845 323)  LC_1 Logic Functioning bit
 (21 4)  (823 324)  (823 324)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g1_3
 (22 4)  (824 324)  (824 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (825 324)  (825 324)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g1_3
 (24 4)  (826 324)  (826 324)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g1_3
 (25 4)  (827 324)  (827 324)  routing T_15_20.sp4_v_b_10 <X> T_15_20.lc_trk_g1_2
 (28 4)  (830 324)  (830 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 324)  (831 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 324)  (832 324)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 324)  (833 324)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 324)  (834 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 324)  (836 324)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 324)  (838 324)  LC_2 Logic Functioning bit
 (37 4)  (839 324)  (839 324)  LC_2 Logic Functioning bit
 (38 4)  (840 324)  (840 324)  LC_2 Logic Functioning bit
 (39 4)  (841 324)  (841 324)  LC_2 Logic Functioning bit
 (40 4)  (842 324)  (842 324)  LC_2 Logic Functioning bit
 (41 4)  (843 324)  (843 324)  LC_2 Logic Functioning bit
 (42 4)  (844 324)  (844 324)  LC_2 Logic Functioning bit
 (43 4)  (845 324)  (845 324)  LC_2 Logic Functioning bit
 (50 4)  (852 324)  (852 324)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (823 325)  (823 325)  routing T_15_20.sp4_h_r_19 <X> T_15_20.lc_trk_g1_3
 (22 5)  (824 325)  (824 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (825 325)  (825 325)  routing T_15_20.sp4_v_b_10 <X> T_15_20.lc_trk_g1_2
 (25 5)  (827 325)  (827 325)  routing T_15_20.sp4_v_b_10 <X> T_15_20.lc_trk_g1_2
 (26 5)  (828 325)  (828 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 325)  (829 325)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 325)  (831 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 325)  (833 325)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 325)  (838 325)  LC_2 Logic Functioning bit
 (37 5)  (839 325)  (839 325)  LC_2 Logic Functioning bit
 (38 5)  (840 325)  (840 325)  LC_2 Logic Functioning bit
 (39 5)  (841 325)  (841 325)  LC_2 Logic Functioning bit
 (40 5)  (842 325)  (842 325)  LC_2 Logic Functioning bit
 (42 5)  (844 325)  (844 325)  LC_2 Logic Functioning bit
 (43 5)  (845 325)  (845 325)  LC_2 Logic Functioning bit
 (14 6)  (816 326)  (816 326)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (15 6)  (817 326)  (817 326)  routing T_15_20.sp4_v_b_21 <X> T_15_20.lc_trk_g1_5
 (16 6)  (818 326)  (818 326)  routing T_15_20.sp4_v_b_21 <X> T_15_20.lc_trk_g1_5
 (17 6)  (819 326)  (819 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (823 326)  (823 326)  routing T_15_20.sp4_h_l_10 <X> T_15_20.lc_trk_g1_7
 (22 6)  (824 326)  (824 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (825 326)  (825 326)  routing T_15_20.sp4_h_l_10 <X> T_15_20.lc_trk_g1_7
 (24 6)  (826 326)  (826 326)  routing T_15_20.sp4_h_l_10 <X> T_15_20.lc_trk_g1_7
 (15 7)  (817 327)  (817 327)  routing T_15_20.lft_op_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (819 327)  (819 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (823 327)  (823 327)  routing T_15_20.sp4_h_l_10 <X> T_15_20.lc_trk_g1_7
 (22 7)  (824 327)  (824 327)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (826 327)  (826 327)  routing T_15_20.bot_op_6 <X> T_15_20.lc_trk_g1_6
 (15 8)  (817 328)  (817 328)  routing T_15_20.rgt_op_1 <X> T_15_20.lc_trk_g2_1
 (17 8)  (819 328)  (819 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (820 328)  (820 328)  routing T_15_20.rgt_op_1 <X> T_15_20.lc_trk_g2_1
 (26 8)  (828 328)  (828 328)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (830 328)  (830 328)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 328)  (831 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 328)  (832 328)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (834 328)  (834 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 328)  (835 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 328)  (836 328)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (43 8)  (845 328)  (845 328)  LC_4 Logic Functioning bit
 (53 8)  (855 328)  (855 328)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (27 9)  (829 329)  (829 329)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 329)  (831 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 329)  (832 329)  routing T_15_20.lc_trk_g2_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (833 329)  (833 329)  routing T_15_20.lc_trk_g3_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (834 329)  (834 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (835 329)  (835 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_4
 (34 9)  (836 329)  (836 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_4
 (17 10)  (819 330)  (819 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (22 10)  (824 330)  (824 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (825 330)  (825 330)  routing T_15_20.sp4_h_r_31 <X> T_15_20.lc_trk_g2_7
 (24 10)  (826 330)  (826 330)  routing T_15_20.sp4_h_r_31 <X> T_15_20.lc_trk_g2_7
 (15 11)  (817 331)  (817 331)  routing T_15_20.tnr_op_4 <X> T_15_20.lc_trk_g2_4
 (17 11)  (819 331)  (819 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (823 331)  (823 331)  routing T_15_20.sp4_h_r_31 <X> T_15_20.lc_trk_g2_7
 (10 12)  (812 332)  (812 332)  routing T_15_20.sp4_v_t_40 <X> T_15_20.sp4_h_r_10
 (15 12)  (817 332)  (817 332)  routing T_15_20.sp4_h_r_25 <X> T_15_20.lc_trk_g3_1
 (16 12)  (818 332)  (818 332)  routing T_15_20.sp4_h_r_25 <X> T_15_20.lc_trk_g3_1
 (17 12)  (819 332)  (819 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (827 332)  (827 332)  routing T_15_20.bnl_op_2 <X> T_15_20.lc_trk_g3_2
 (18 13)  (820 333)  (820 333)  routing T_15_20.sp4_h_r_25 <X> T_15_20.lc_trk_g3_1
 (22 13)  (824 333)  (824 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (827 333)  (827 333)  routing T_15_20.bnl_op_2 <X> T_15_20.lc_trk_g3_2
 (21 14)  (823 334)  (823 334)  routing T_15_20.rgt_op_7 <X> T_15_20.lc_trk_g3_7
 (22 14)  (824 334)  (824 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (826 334)  (826 334)  routing T_15_20.rgt_op_7 <X> T_15_20.lc_trk_g3_7
 (26 14)  (828 334)  (828 334)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (830 334)  (830 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 334)  (831 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 334)  (832 334)  routing T_15_20.lc_trk_g2_4 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 334)  (833 334)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 334)  (834 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (837 334)  (837 334)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.input_2_7
 (36 14)  (838 334)  (838 334)  LC_7 Logic Functioning bit
 (39 14)  (841 334)  (841 334)  LC_7 Logic Functioning bit
 (43 14)  (845 334)  (845 334)  LC_7 Logic Functioning bit
 (27 15)  (829 335)  (829 335)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 335)  (831 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 335)  (833 335)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (834 335)  (834 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (835 335)  (835 335)  routing T_15_20.lc_trk_g2_5 <X> T_15_20.input_2_7
 (36 15)  (838 335)  (838 335)  LC_7 Logic Functioning bit
 (38 15)  (840 335)  (840 335)  LC_7 Logic Functioning bit
 (43 15)  (845 335)  (845 335)  LC_7 Logic Functioning bit


LogicTile_16_20

 (21 0)  (877 320)  (877 320)  routing T_16_20.sp4_v_b_11 <X> T_16_20.lc_trk_g0_3
 (22 0)  (878 320)  (878 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (879 320)  (879 320)  routing T_16_20.sp4_v_b_11 <X> T_16_20.lc_trk_g0_3
 (29 0)  (885 320)  (885 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 320)  (888 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 320)  (889 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 320)  (890 320)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 320)  (892 320)  LC_0 Logic Functioning bit
 (37 0)  (893 320)  (893 320)  LC_0 Logic Functioning bit
 (42 0)  (898 320)  (898 320)  LC_0 Logic Functioning bit
 (43 0)  (899 320)  (899 320)  LC_0 Logic Functioning bit
 (15 1)  (871 321)  (871 321)  routing T_16_20.sp4_v_t_5 <X> T_16_20.lc_trk_g0_0
 (16 1)  (872 321)  (872 321)  routing T_16_20.sp4_v_t_5 <X> T_16_20.lc_trk_g0_0
 (17 1)  (873 321)  (873 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (877 321)  (877 321)  routing T_16_20.sp4_v_b_11 <X> T_16_20.lc_trk_g0_3
 (29 1)  (885 321)  (885 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 321)  (886 321)  routing T_16_20.lc_trk_g0_3 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (888 321)  (888 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (889 321)  (889 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.input_2_0
 (34 1)  (890 321)  (890 321)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.input_2_0
 (36 1)  (892 321)  (892 321)  LC_0 Logic Functioning bit
 (39 1)  (895 321)  (895 321)  LC_0 Logic Functioning bit
 (42 1)  (898 321)  (898 321)  LC_0 Logic Functioning bit
 (43 1)  (899 321)  (899 321)  LC_0 Logic Functioning bit
 (0 2)  (856 322)  (856 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (1 2)  (857 322)  (857 322)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (858 322)  (858 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (16 2)  (872 322)  (872 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (17 2)  (873 322)  (873 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (874 322)  (874 322)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (26 2)  (882 322)  (882 322)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (888 322)  (888 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 322)  (890 322)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 322)  (892 322)  LC_1 Logic Functioning bit
 (42 2)  (898 322)  (898 322)  LC_1 Logic Functioning bit
 (43 2)  (899 322)  (899 322)  LC_1 Logic Functioning bit
 (45 2)  (901 322)  (901 322)  LC_1 Logic Functioning bit
 (48 2)  (904 322)  (904 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (906 322)  (906 322)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (856 323)  (856 323)  routing T_16_20.glb_netwk_7 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (18 3)  (874 323)  (874 323)  routing T_16_20.sp4_v_b_13 <X> T_16_20.lc_trk_g0_5
 (27 3)  (883 323)  (883 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 323)  (884 323)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 323)  (885 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (887 323)  (887 323)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (37 3)  (893 323)  (893 323)  LC_1 Logic Functioning bit
 (42 3)  (898 323)  (898 323)  LC_1 Logic Functioning bit
 (43 3)  (899 323)  (899 323)  LC_1 Logic Functioning bit
 (0 4)  (856 324)  (856 324)  routing T_16_20.glb_netwk_5 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (1 4)  (857 324)  (857 324)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (22 4)  (878 324)  (878 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (880 324)  (880 324)  routing T_16_20.bot_op_3 <X> T_16_20.lc_trk_g1_3
 (25 4)  (881 324)  (881 324)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g1_2
 (22 5)  (878 325)  (878 325)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (880 325)  (880 325)  routing T_16_20.lft_op_2 <X> T_16_20.lc_trk_g1_2
 (6 6)  (862 326)  (862 326)  routing T_16_20.sp4_h_l_47 <X> T_16_20.sp4_v_t_38
 (11 6)  (867 326)  (867 326)  routing T_16_20.sp4_h_l_37 <X> T_16_20.sp4_v_t_40
 (21 6)  (877 326)  (877 326)  routing T_16_20.wire_logic_cluster/lc_7/out <X> T_16_20.lc_trk_g1_7
 (22 6)  (878 326)  (878 326)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (881 326)  (881 326)  routing T_16_20.wire_logic_cluster/lc_6/out <X> T_16_20.lc_trk_g1_6
 (22 7)  (878 327)  (878 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (15 10)  (871 330)  (871 330)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g2_5
 (17 10)  (873 330)  (873 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (874 330)  (874 330)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g2_5
 (22 10)  (878 330)  (878 330)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (880 330)  (880 330)  routing T_16_20.tnl_op_7 <X> T_16_20.lc_trk_g2_7
 (29 10)  (885 330)  (885 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (887 330)  (887 330)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 330)  (888 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 330)  (889 330)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (890 330)  (890 330)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 330)  (891 330)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.input_2_5
 (38 10)  (894 330)  (894 330)  LC_5 Logic Functioning bit
 (39 10)  (895 330)  (895 330)  LC_5 Logic Functioning bit
 (41 10)  (897 330)  (897 330)  LC_5 Logic Functioning bit
 (21 11)  (877 331)  (877 331)  routing T_16_20.tnl_op_7 <X> T_16_20.lc_trk_g2_7
 (26 11)  (882 331)  (882 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 331)  (883 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 331)  (885 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 331)  (887 331)  routing T_16_20.lc_trk_g3_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 331)  (888 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (890 331)  (890 331)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.input_2_5
 (35 11)  (891 331)  (891 331)  routing T_16_20.lc_trk_g1_6 <X> T_16_20.input_2_5
 (39 11)  (895 331)  (895 331)  LC_5 Logic Functioning bit
 (40 11)  (896 331)  (896 331)  LC_5 Logic Functioning bit
 (41 11)  (897 331)  (897 331)  LC_5 Logic Functioning bit
 (14 12)  (870 332)  (870 332)  routing T_16_20.bnl_op_0 <X> T_16_20.lc_trk_g3_0
 (17 12)  (873 332)  (873 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (874 332)  (874 332)  routing T_16_20.wire_logic_cluster/lc_1/out <X> T_16_20.lc_trk_g3_1
 (26 12)  (882 332)  (882 332)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (885 332)  (885 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (886 332)  (886 332)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (887 332)  (887 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 332)  (888 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 332)  (889 332)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (896 332)  (896 332)  LC_6 Logic Functioning bit
 (41 12)  (897 332)  (897 332)  LC_6 Logic Functioning bit
 (45 12)  (901 332)  (901 332)  LC_6 Logic Functioning bit
 (50 12)  (906 332)  (906 332)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (908 332)  (908 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (870 333)  (870 333)  routing T_16_20.bnl_op_0 <X> T_16_20.lc_trk_g3_0
 (17 13)  (873 333)  (873 333)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (27 13)  (883 333)  (883 333)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (884 333)  (884 333)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 333)  (885 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (41 13)  (897 333)  (897 333)  LC_6 Logic Functioning bit
 (15 14)  (871 334)  (871 334)  routing T_16_20.tnr_op_5 <X> T_16_20.lc_trk_g3_5
 (17 14)  (873 334)  (873 334)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (877 334)  (877 334)  routing T_16_20.bnl_op_7 <X> T_16_20.lc_trk_g3_7
 (22 14)  (878 334)  (878 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (882 334)  (882 334)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (883 334)  (883 334)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 334)  (885 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (887 334)  (887 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 334)  (888 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 334)  (890 334)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (891 334)  (891 334)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.input_2_7
 (36 14)  (892 334)  (892 334)  LC_7 Logic Functioning bit
 (38 14)  (894 334)  (894 334)  LC_7 Logic Functioning bit
 (40 14)  (896 334)  (896 334)  LC_7 Logic Functioning bit
 (41 14)  (897 334)  (897 334)  LC_7 Logic Functioning bit
 (42 14)  (898 334)  (898 334)  LC_7 Logic Functioning bit
 (45 14)  (901 334)  (901 334)  LC_7 Logic Functioning bit
 (51 14)  (907 334)  (907 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (873 335)  (873 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (21 15)  (877 335)  (877 335)  routing T_16_20.bnl_op_7 <X> T_16_20.lc_trk_g3_7
 (26 15)  (882 335)  (882 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 335)  (884 335)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 335)  (885 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 335)  (886 335)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 335)  (887 335)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (888 335)  (888 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (889 335)  (889 335)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.input_2_7
 (34 15)  (890 335)  (890 335)  routing T_16_20.lc_trk_g3_4 <X> T_16_20.input_2_7
 (37 15)  (893 335)  (893 335)  LC_7 Logic Functioning bit
 (38 15)  (894 335)  (894 335)  LC_7 Logic Functioning bit
 (39 15)  (895 335)  (895 335)  LC_7 Logic Functioning bit
 (41 15)  (897 335)  (897 335)  LC_7 Logic Functioning bit
 (43 15)  (899 335)  (899 335)  LC_7 Logic Functioning bit
 (48 15)  (904 335)  (904 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_20

 (21 0)  (931 320)  (931 320)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g0_3
 (22 0)  (932 320)  (932 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (933 320)  (933 320)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g0_3
 (26 0)  (936 320)  (936 320)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 320)  (937 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 320)  (938 320)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 320)  (939 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 320)  (941 320)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 320)  (942 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 320)  (943 320)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (945 320)  (945 320)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.input_2_0
 (36 0)  (946 320)  (946 320)  LC_0 Logic Functioning bit
 (43 0)  (953 320)  (953 320)  LC_0 Logic Functioning bit
 (21 1)  (931 321)  (931 321)  routing T_17_20.sp4_v_b_11 <X> T_17_20.lc_trk_g0_3
 (28 1)  (938 321)  (938 321)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 321)  (939 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 321)  (940 321)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (942 321)  (942 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (37 1)  (947 321)  (947 321)  LC_0 Logic Functioning bit
 (41 1)  (951 321)  (951 321)  LC_0 Logic Functioning bit
 (42 1)  (952 321)  (952 321)  LC_0 Logic Functioning bit
 (43 1)  (953 321)  (953 321)  LC_0 Logic Functioning bit
 (0 2)  (910 322)  (910 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (911 322)  (911 322)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (912 322)  (912 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (936 322)  (936 322)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 322)  (937 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 322)  (938 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 322)  (939 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 322)  (942 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 322)  (943 322)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 322)  (944 322)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 322)  (946 322)  LC_1 Logic Functioning bit
 (41 2)  (951 322)  (951 322)  LC_1 Logic Functioning bit
 (43 2)  (953 322)  (953 322)  LC_1 Logic Functioning bit
 (45 2)  (955 322)  (955 322)  LC_1 Logic Functioning bit
 (50 2)  (960 322)  (960 322)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (963 322)  (963 322)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (910 323)  (910 323)  routing T_17_20.glb_netwk_7 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (14 3)  (924 323)  (924 323)  routing T_17_20.sp4_h_r_4 <X> T_17_20.lc_trk_g0_4
 (15 3)  (925 323)  (925 323)  routing T_17_20.sp4_h_r_4 <X> T_17_20.lc_trk_g0_4
 (16 3)  (926 323)  (926 323)  routing T_17_20.sp4_h_r_4 <X> T_17_20.lc_trk_g0_4
 (17 3)  (927 323)  (927 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (936 323)  (936 323)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 323)  (938 323)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 323)  (939 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 323)  (941 323)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 323)  (946 323)  LC_1 Logic Functioning bit
 (37 3)  (947 323)  (947 323)  LC_1 Logic Functioning bit
 (38 3)  (948 323)  (948 323)  LC_1 Logic Functioning bit
 (41 3)  (951 323)  (951 323)  LC_1 Logic Functioning bit
 (43 3)  (953 323)  (953 323)  LC_1 Logic Functioning bit
 (9 4)  (919 324)  (919 324)  routing T_17_20.sp4_v_t_41 <X> T_17_20.sp4_h_r_4
 (15 4)  (925 324)  (925 324)  routing T_17_20.sp4_v_b_17 <X> T_17_20.lc_trk_g1_1
 (16 4)  (926 324)  (926 324)  routing T_17_20.sp4_v_b_17 <X> T_17_20.lc_trk_g1_1
 (17 4)  (927 324)  (927 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (931 324)  (931 324)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g1_3
 (22 4)  (932 324)  (932 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (936 324)  (936 324)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (937 324)  (937 324)  routing T_17_20.lc_trk_g1_0 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 324)  (939 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (941 324)  (941 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 324)  (942 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 324)  (943 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 324)  (946 324)  LC_2 Logic Functioning bit
 (43 4)  (953 324)  (953 324)  LC_2 Logic Functioning bit
 (8 5)  (918 325)  (918 325)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_v_b_4
 (10 5)  (920 325)  (920 325)  routing T_17_20.sp4_v_t_36 <X> T_17_20.sp4_v_b_4
 (14 5)  (924 325)  (924 325)  routing T_17_20.top_op_0 <X> T_17_20.lc_trk_g1_0
 (15 5)  (925 325)  (925 325)  routing T_17_20.top_op_0 <X> T_17_20.lc_trk_g1_0
 (17 5)  (927 325)  (927 325)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (938 325)  (938 325)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 325)  (939 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (32 5)  (942 325)  (942 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (943 325)  (943 325)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.input_2_2
 (37 5)  (947 325)  (947 325)  LC_2 Logic Functioning bit
 (41 5)  (951 325)  (951 325)  LC_2 Logic Functioning bit
 (42 5)  (952 325)  (952 325)  LC_2 Logic Functioning bit
 (43 5)  (953 325)  (953 325)  LC_2 Logic Functioning bit
 (26 6)  (936 326)  (936 326)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (937 326)  (937 326)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 326)  (939 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 326)  (942 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 326)  (943 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (944 326)  (944 326)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 326)  (946 326)  LC_3 Logic Functioning bit
 (41 6)  (951 326)  (951 326)  LC_3 Logic Functioning bit
 (43 6)  (953 326)  (953 326)  LC_3 Logic Functioning bit
 (45 6)  (955 326)  (955 326)  LC_3 Logic Functioning bit
 (50 6)  (960 326)  (960 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (936 327)  (936 327)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (938 327)  (938 327)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 327)  (939 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 327)  (940 327)  routing T_17_20.lc_trk_g1_3 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 327)  (941 327)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (946 327)  (946 327)  LC_3 Logic Functioning bit
 (37 7)  (947 327)  (947 327)  LC_3 Logic Functioning bit
 (38 7)  (948 327)  (948 327)  LC_3 Logic Functioning bit
 (41 7)  (951 327)  (951 327)  LC_3 Logic Functioning bit
 (43 7)  (953 327)  (953 327)  LC_3 Logic Functioning bit
 (53 7)  (963 327)  (963 327)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (924 328)  (924 328)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (15 8)  (925 328)  (925 328)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g2_1
 (16 8)  (926 328)  (926 328)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g2_1
 (17 8)  (927 328)  (927 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (936 328)  (936 328)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (939 328)  (939 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (942 328)  (942 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 328)  (943 328)  routing T_17_20.lc_trk_g2_1 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 328)  (945 328)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_4
 (14 9)  (924 329)  (924 329)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (15 9)  (925 329)  (925 329)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (16 9)  (926 329)  (926 329)  routing T_17_20.sp4_h_r_40 <X> T_17_20.lc_trk_g2_0
 (17 9)  (927 329)  (927 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (928 329)  (928 329)  routing T_17_20.sp4_h_r_25 <X> T_17_20.lc_trk_g2_1
 (28 9)  (938 329)  (938 329)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 329)  (939 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 329)  (940 329)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 329)  (942 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (943 329)  (943 329)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_4
 (35 9)  (945 329)  (945 329)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.input_2_4
 (40 9)  (950 329)  (950 329)  LC_4 Logic Functioning bit
 (15 10)  (925 330)  (925 330)  routing T_17_20.sp4_h_r_45 <X> T_17_20.lc_trk_g2_5
 (16 10)  (926 330)  (926 330)  routing T_17_20.sp4_h_r_45 <X> T_17_20.lc_trk_g2_5
 (17 10)  (927 330)  (927 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (928 330)  (928 330)  routing T_17_20.sp4_h_r_45 <X> T_17_20.lc_trk_g2_5
 (21 10)  (931 330)  (931 330)  routing T_17_20.sp4_h_l_34 <X> T_17_20.lc_trk_g2_7
 (22 10)  (932 330)  (932 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (933 330)  (933 330)  routing T_17_20.sp4_h_l_34 <X> T_17_20.lc_trk_g2_7
 (24 10)  (934 330)  (934 330)  routing T_17_20.sp4_h_l_34 <X> T_17_20.lc_trk_g2_7
 (25 10)  (935 330)  (935 330)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (27 10)  (937 330)  (937 330)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (938 330)  (938 330)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 330)  (939 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 330)  (940 330)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 330)  (942 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (944 330)  (944 330)  routing T_17_20.lc_trk_g1_1 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (946 330)  (946 330)  LC_5 Logic Functioning bit
 (50 10)  (960 330)  (960 330)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (925 331)  (925 331)  routing T_17_20.tnr_op_4 <X> T_17_20.lc_trk_g2_4
 (17 11)  (927 331)  (927 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (928 331)  (928 331)  routing T_17_20.sp4_h_r_45 <X> T_17_20.lc_trk_g2_5
 (21 11)  (931 331)  (931 331)  routing T_17_20.sp4_h_l_34 <X> T_17_20.lc_trk_g2_7
 (22 11)  (932 331)  (932 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (933 331)  (933 331)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (25 11)  (935 331)  (935 331)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (27 11)  (937 331)  (937 331)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (938 331)  (938 331)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 331)  (939 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (42 11)  (952 331)  (952 331)  LC_5 Logic Functioning bit
 (6 12)  (916 332)  (916 332)  routing T_17_20.sp4_v_t_43 <X> T_17_20.sp4_v_b_9
 (17 12)  (927 332)  (927 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 332)  (928 332)  routing T_17_20.wire_logic_cluster/lc_1/out <X> T_17_20.lc_trk_g3_1
 (21 12)  (931 332)  (931 332)  routing T_17_20.bnl_op_3 <X> T_17_20.lc_trk_g3_3
 (22 12)  (932 332)  (932 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (935 332)  (935 332)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (27 12)  (937 332)  (937 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (938 332)  (938 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 332)  (939 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 332)  (940 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 332)  (941 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 332)  (942 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 332)  (943 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 332)  (944 332)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (41 12)  (951 332)  (951 332)  LC_6 Logic Functioning bit
 (43 12)  (953 332)  (953 332)  LC_6 Logic Functioning bit
 (5 13)  (915 333)  (915 333)  routing T_17_20.sp4_v_t_43 <X> T_17_20.sp4_v_b_9
 (14 13)  (924 333)  (924 333)  routing T_17_20.sp4_h_r_24 <X> T_17_20.lc_trk_g3_0
 (15 13)  (925 333)  (925 333)  routing T_17_20.sp4_h_r_24 <X> T_17_20.lc_trk_g3_0
 (16 13)  (926 333)  (926 333)  routing T_17_20.sp4_h_r_24 <X> T_17_20.lc_trk_g3_0
 (17 13)  (927 333)  (927 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (21 13)  (931 333)  (931 333)  routing T_17_20.bnl_op_3 <X> T_17_20.lc_trk_g3_3
 (22 13)  (932 333)  (932 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (933 333)  (933 333)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (24 13)  (934 333)  (934 333)  routing T_17_20.sp4_h_r_34 <X> T_17_20.lc_trk_g3_2
 (30 13)  (940 333)  (940 333)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (41 13)  (951 333)  (951 333)  LC_6 Logic Functioning bit
 (43 13)  (953 333)  (953 333)  LC_6 Logic Functioning bit
 (17 14)  (927 334)  (927 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (935 334)  (935 334)  routing T_17_20.bnl_op_6 <X> T_17_20.lc_trk_g3_6
 (15 15)  (925 335)  (925 335)  routing T_17_20.tnr_op_4 <X> T_17_20.lc_trk_g3_4
 (17 15)  (927 335)  (927 335)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (928 335)  (928 335)  routing T_17_20.sp4_r_v_b_45 <X> T_17_20.lc_trk_g3_5
 (22 15)  (932 335)  (932 335)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (935 335)  (935 335)  routing T_17_20.bnl_op_6 <X> T_17_20.lc_trk_g3_6


LogicTile_18_20

 (4 0)  (968 320)  (968 320)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_b_0
 (27 0)  (991 320)  (991 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 320)  (992 320)  routing T_18_20.lc_trk_g3_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 320)  (993 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (996 320)  (996 320)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (999 320)  (999 320)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_0
 (36 0)  (1000 320)  (1000 320)  LC_0 Logic Functioning bit
 (39 0)  (1003 320)  (1003 320)  LC_0 Logic Functioning bit
 (41 0)  (1005 320)  (1005 320)  LC_0 Logic Functioning bit
 (42 0)  (1006 320)  (1006 320)  LC_0 Logic Functioning bit
 (44 0)  (1008 320)  (1008 320)  LC_0 Logic Functioning bit
 (45 0)  (1009 320)  (1009 320)  LC_0 Logic Functioning bit
 (5 1)  (969 321)  (969 321)  routing T_18_20.sp4_h_l_37 <X> T_18_20.sp4_v_b_0
 (32 1)  (996 321)  (996 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (997 321)  (997 321)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_0
 (36 1)  (1000 321)  (1000 321)  LC_0 Logic Functioning bit
 (39 1)  (1003 321)  (1003 321)  LC_0 Logic Functioning bit
 (41 1)  (1005 321)  (1005 321)  LC_0 Logic Functioning bit
 (42 1)  (1006 321)  (1006 321)  LC_0 Logic Functioning bit
 (49 1)  (1013 321)  (1013 321)  Carry_In_Mux bit 

 (0 2)  (964 322)  (964 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (965 322)  (965 322)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (966 322)  (966 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (991 322)  (991 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 322)  (992 322)  routing T_18_20.lc_trk_g3_1 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 322)  (993 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 322)  (996 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (999 322)  (999 322)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_1
 (36 2)  (1000 322)  (1000 322)  LC_1 Logic Functioning bit
 (39 2)  (1003 322)  (1003 322)  LC_1 Logic Functioning bit
 (41 2)  (1005 322)  (1005 322)  LC_1 Logic Functioning bit
 (42 2)  (1006 322)  (1006 322)  LC_1 Logic Functioning bit
 (44 2)  (1008 322)  (1008 322)  LC_1 Logic Functioning bit
 (45 2)  (1009 322)  (1009 322)  LC_1 Logic Functioning bit
 (0 3)  (964 323)  (964 323)  routing T_18_20.glb_netwk_7 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (32 3)  (996 323)  (996 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (997 323)  (997 323)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_1
 (34 3)  (998 323)  (998 323)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_1
 (36 3)  (1000 323)  (1000 323)  LC_1 Logic Functioning bit
 (39 3)  (1003 323)  (1003 323)  LC_1 Logic Functioning bit
 (41 3)  (1005 323)  (1005 323)  LC_1 Logic Functioning bit
 (42 3)  (1006 323)  (1006 323)  LC_1 Logic Functioning bit
 (21 4)  (985 324)  (985 324)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g1_3
 (22 4)  (986 324)  (986 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (991 324)  (991 324)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 324)  (992 324)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 324)  (993 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 324)  (996 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (999 324)  (999 324)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_2
 (36 4)  (1000 324)  (1000 324)  LC_2 Logic Functioning bit
 (39 4)  (1003 324)  (1003 324)  LC_2 Logic Functioning bit
 (41 4)  (1005 324)  (1005 324)  LC_2 Logic Functioning bit
 (42 4)  (1006 324)  (1006 324)  LC_2 Logic Functioning bit
 (44 4)  (1008 324)  (1008 324)  LC_2 Logic Functioning bit
 (45 4)  (1009 324)  (1009 324)  LC_2 Logic Functioning bit
 (30 5)  (994 325)  (994 325)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (996 325)  (996 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (997 325)  (997 325)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_2
 (36 5)  (1000 325)  (1000 325)  LC_2 Logic Functioning bit
 (39 5)  (1003 325)  (1003 325)  LC_2 Logic Functioning bit
 (41 5)  (1005 325)  (1005 325)  LC_2 Logic Functioning bit
 (42 5)  (1006 325)  (1006 325)  LC_2 Logic Functioning bit
 (11 6)  (975 326)  (975 326)  routing T_18_20.sp4_v_b_9 <X> T_18_20.sp4_v_t_40
 (13 6)  (977 326)  (977 326)  routing T_18_20.sp4_v_b_9 <X> T_18_20.sp4_v_t_40
 (14 6)  (978 326)  (978 326)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g1_4
 (17 6)  (981 326)  (981 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (982 326)  (982 326)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g1_5
 (27 6)  (991 326)  (991 326)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 326)  (993 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 326)  (996 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (999 326)  (999 326)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_3
 (36 6)  (1000 326)  (1000 326)  LC_3 Logic Functioning bit
 (39 6)  (1003 326)  (1003 326)  LC_3 Logic Functioning bit
 (41 6)  (1005 326)  (1005 326)  LC_3 Logic Functioning bit
 (42 6)  (1006 326)  (1006 326)  LC_3 Logic Functioning bit
 (44 6)  (1008 326)  (1008 326)  LC_3 Logic Functioning bit
 (45 6)  (1009 326)  (1009 326)  LC_3 Logic Functioning bit
 (8 7)  (972 327)  (972 327)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_v_t_41
 (10 7)  (974 327)  (974 327)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_v_t_41
 (17 7)  (981 327)  (981 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (994 327)  (994 327)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 327)  (996 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (997 327)  (997 327)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_3
 (34 7)  (998 327)  (998 327)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.input_2_3
 (36 7)  (1000 327)  (1000 327)  LC_3 Logic Functioning bit
 (39 7)  (1003 327)  (1003 327)  LC_3 Logic Functioning bit
 (41 7)  (1005 327)  (1005 327)  LC_3 Logic Functioning bit
 (42 7)  (1006 327)  (1006 327)  LC_3 Logic Functioning bit
 (27 8)  (991 328)  (991 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 328)  (993 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 328)  (994 328)  routing T_18_20.lc_trk_g1_4 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 328)  (996 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (999 328)  (999 328)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_4
 (36 8)  (1000 328)  (1000 328)  LC_4 Logic Functioning bit
 (39 8)  (1003 328)  (1003 328)  LC_4 Logic Functioning bit
 (41 8)  (1005 328)  (1005 328)  LC_4 Logic Functioning bit
 (42 8)  (1006 328)  (1006 328)  LC_4 Logic Functioning bit
 (44 8)  (1008 328)  (1008 328)  LC_4 Logic Functioning bit
 (45 8)  (1009 328)  (1009 328)  LC_4 Logic Functioning bit
 (32 9)  (996 329)  (996 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (997 329)  (997 329)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.input_2_4
 (36 9)  (1000 329)  (1000 329)  LC_4 Logic Functioning bit
 (39 9)  (1003 329)  (1003 329)  LC_4 Logic Functioning bit
 (41 9)  (1005 329)  (1005 329)  LC_4 Logic Functioning bit
 (42 9)  (1006 329)  (1006 329)  LC_4 Logic Functioning bit
 (27 10)  (991 330)  (991 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 330)  (993 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 330)  (994 330)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 330)  (996 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 330)  (1000 330)  LC_5 Logic Functioning bit
 (38 10)  (1002 330)  (1002 330)  LC_5 Logic Functioning bit
 (40 10)  (1004 330)  (1004 330)  LC_5 Logic Functioning bit
 (42 10)  (1006 330)  (1006 330)  LC_5 Logic Functioning bit
 (45 10)  (1009 330)  (1009 330)  LC_5 Logic Functioning bit
 (4 11)  (968 331)  (968 331)  routing T_18_20.sp4_v_b_1 <X> T_18_20.sp4_h_l_43
 (16 11)  (980 331)  (980 331)  routing T_18_20.sp12_v_b_12 <X> T_18_20.lc_trk_g2_4
 (17 11)  (981 331)  (981 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (36 11)  (1000 331)  (1000 331)  LC_5 Logic Functioning bit
 (38 11)  (1002 331)  (1002 331)  LC_5 Logic Functioning bit
 (40 11)  (1004 331)  (1004 331)  LC_5 Logic Functioning bit
 (42 11)  (1006 331)  (1006 331)  LC_5 Logic Functioning bit
 (14 12)  (978 332)  (978 332)  routing T_18_20.wire_logic_cluster/lc_0/out <X> T_18_20.lc_trk_g3_0
 (17 12)  (981 332)  (981 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 332)  (982 332)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g3_1
 (25 12)  (989 332)  (989 332)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g3_2
 (17 13)  (981 333)  (981 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (986 333)  (986 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (964 334)  (964 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 334)  (965 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (9 14)  (973 334)  (973 334)  routing T_18_20.sp4_v_b_10 <X> T_18_20.sp4_h_l_47
 (15 14)  (979 334)  (979 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (16 14)  (980 334)  (980 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (17 14)  (981 334)  (981 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (982 334)  (982 334)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5
 (0 15)  (964 335)  (964 335)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (965 335)  (965 335)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (16 15)  (980 335)  (980 335)  routing T_18_20.sp12_v_b_12 <X> T_18_20.lc_trk_g3_4
 (17 15)  (981 335)  (981 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (18 15)  (982 335)  (982 335)  routing T_18_20.sp4_h_r_45 <X> T_18_20.lc_trk_g3_5


RAM_Tile_19_20

 (13 11)  (1031 331)  (1031 331)  routing T_19_20.sp4_v_b_3 <X> T_19_20.sp4_h_l_45
 (3 14)  (1021 334)  (1021 334)  routing T_19_20.sp12_v_b_1 <X> T_19_20.sp12_v_t_22


IpCon_Tile_25_20

 (36 0)  (1366 320)  (1366 320)  LC_0 Logic Functioning bit
 (37 0)  (1367 320)  (1367 320)  LC_0 Logic Functioning bit
 (42 0)  (1372 320)  (1372 320)  LC_0 Logic Functioning bit
 (43 0)  (1373 320)  (1373 320)  LC_0 Logic Functioning bit
 (50 0)  (1380 320)  (1380 320)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 321)  (1366 321)  LC_0 Logic Functioning bit
 (37 1)  (1367 321)  (1367 321)  LC_0 Logic Functioning bit
 (42 1)  (1372 321)  (1372 321)  LC_0 Logic Functioning bit
 (43 1)  (1373 321)  (1373 321)  LC_0 Logic Functioning bit
 (36 2)  (1366 322)  (1366 322)  LC_1 Logic Functioning bit
 (37 2)  (1367 322)  (1367 322)  LC_1 Logic Functioning bit
 (42 2)  (1372 322)  (1372 322)  LC_1 Logic Functioning bit
 (43 2)  (1373 322)  (1373 322)  LC_1 Logic Functioning bit
 (50 2)  (1380 322)  (1380 322)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 323)  (1366 323)  LC_1 Logic Functioning bit
 (37 3)  (1367 323)  (1367 323)  LC_1 Logic Functioning bit
 (42 3)  (1372 323)  (1372 323)  LC_1 Logic Functioning bit
 (43 3)  (1373 323)  (1373 323)  LC_1 Logic Functioning bit
 (36 4)  (1366 324)  (1366 324)  LC_2 Logic Functioning bit
 (37 4)  (1367 324)  (1367 324)  LC_2 Logic Functioning bit
 (42 4)  (1372 324)  (1372 324)  LC_2 Logic Functioning bit
 (43 4)  (1373 324)  (1373 324)  LC_2 Logic Functioning bit
 (50 4)  (1380 324)  (1380 324)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 325)  (1366 325)  LC_2 Logic Functioning bit
 (37 5)  (1367 325)  (1367 325)  LC_2 Logic Functioning bit
 (42 5)  (1372 325)  (1372 325)  LC_2 Logic Functioning bit
 (43 5)  (1373 325)  (1373 325)  LC_2 Logic Functioning bit
 (36 6)  (1366 326)  (1366 326)  LC_3 Logic Functioning bit
 (37 6)  (1367 326)  (1367 326)  LC_3 Logic Functioning bit
 (42 6)  (1372 326)  (1372 326)  LC_3 Logic Functioning bit
 (43 6)  (1373 326)  (1373 326)  LC_3 Logic Functioning bit
 (50 6)  (1380 326)  (1380 326)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 327)  (1366 327)  LC_3 Logic Functioning bit
 (37 7)  (1367 327)  (1367 327)  LC_3 Logic Functioning bit
 (42 7)  (1372 327)  (1372 327)  LC_3 Logic Functioning bit
 (43 7)  (1373 327)  (1373 327)  LC_3 Logic Functioning bit
 (36 8)  (1366 328)  (1366 328)  LC_4 Logic Functioning bit
 (37 8)  (1367 328)  (1367 328)  LC_4 Logic Functioning bit
 (42 8)  (1372 328)  (1372 328)  LC_4 Logic Functioning bit
 (43 8)  (1373 328)  (1373 328)  LC_4 Logic Functioning bit
 (50 8)  (1380 328)  (1380 328)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 329)  (1366 329)  LC_4 Logic Functioning bit
 (37 9)  (1367 329)  (1367 329)  LC_4 Logic Functioning bit
 (42 9)  (1372 329)  (1372 329)  LC_4 Logic Functioning bit
 (43 9)  (1373 329)  (1373 329)  LC_4 Logic Functioning bit
 (36 10)  (1366 330)  (1366 330)  LC_5 Logic Functioning bit
 (37 10)  (1367 330)  (1367 330)  LC_5 Logic Functioning bit
 (42 10)  (1372 330)  (1372 330)  LC_5 Logic Functioning bit
 (43 10)  (1373 330)  (1373 330)  LC_5 Logic Functioning bit
 (50 10)  (1380 330)  (1380 330)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 331)  (1366 331)  LC_5 Logic Functioning bit
 (37 11)  (1367 331)  (1367 331)  LC_5 Logic Functioning bit
 (42 11)  (1372 331)  (1372 331)  LC_5 Logic Functioning bit
 (43 11)  (1373 331)  (1373 331)  LC_5 Logic Functioning bit
 (36 12)  (1366 332)  (1366 332)  LC_6 Logic Functioning bit
 (37 12)  (1367 332)  (1367 332)  LC_6 Logic Functioning bit
 (42 12)  (1372 332)  (1372 332)  LC_6 Logic Functioning bit
 (43 12)  (1373 332)  (1373 332)  LC_6 Logic Functioning bit
 (50 12)  (1380 332)  (1380 332)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 333)  (1366 333)  LC_6 Logic Functioning bit
 (37 13)  (1367 333)  (1367 333)  LC_6 Logic Functioning bit
 (42 13)  (1372 333)  (1372 333)  LC_6 Logic Functioning bit
 (43 13)  (1373 333)  (1373 333)  LC_6 Logic Functioning bit
 (36 14)  (1366 334)  (1366 334)  LC_7 Logic Functioning bit
 (37 14)  (1367 334)  (1367 334)  LC_7 Logic Functioning bit
 (42 14)  (1372 334)  (1372 334)  LC_7 Logic Functioning bit
 (43 14)  (1373 334)  (1373 334)  LC_7 Logic Functioning bit
 (50 14)  (1380 334)  (1380 334)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 335)  (1366 335)  LC_7 Logic Functioning bit
 (37 15)  (1367 335)  (1367 335)  LC_7 Logic Functioning bit
 (42 15)  (1372 335)  (1372 335)  LC_7 Logic Functioning bit
 (43 15)  (1373 335)  (1373 335)  LC_7 Logic Functioning bit


IpCon_Tile_0_19

 (36 0)  (36 304)  (36 304)  LC_0 Logic Functioning bit
 (37 0)  (37 304)  (37 304)  LC_0 Logic Functioning bit
 (42 0)  (42 304)  (42 304)  LC_0 Logic Functioning bit
 (43 0)  (43 304)  (43 304)  LC_0 Logic Functioning bit
 (50 0)  (50 304)  (50 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 305)  (36 305)  LC_0 Logic Functioning bit
 (37 1)  (37 305)  (37 305)  LC_0 Logic Functioning bit
 (42 1)  (42 305)  (42 305)  LC_0 Logic Functioning bit
 (43 1)  (43 305)  (43 305)  LC_0 Logic Functioning bit
 (36 2)  (36 306)  (36 306)  LC_1 Logic Functioning bit
 (37 2)  (37 306)  (37 306)  LC_1 Logic Functioning bit
 (42 2)  (42 306)  (42 306)  LC_1 Logic Functioning bit
 (43 2)  (43 306)  (43 306)  LC_1 Logic Functioning bit
 (50 2)  (50 306)  (50 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 307)  (36 307)  LC_1 Logic Functioning bit
 (37 3)  (37 307)  (37 307)  LC_1 Logic Functioning bit
 (42 3)  (42 307)  (42 307)  LC_1 Logic Functioning bit
 (43 3)  (43 307)  (43 307)  LC_1 Logic Functioning bit
 (36 4)  (36 308)  (36 308)  LC_2 Logic Functioning bit
 (37 4)  (37 308)  (37 308)  LC_2 Logic Functioning bit
 (42 4)  (42 308)  (42 308)  LC_2 Logic Functioning bit
 (43 4)  (43 308)  (43 308)  LC_2 Logic Functioning bit
 (50 4)  (50 308)  (50 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 309)  (36 309)  LC_2 Logic Functioning bit
 (37 5)  (37 309)  (37 309)  LC_2 Logic Functioning bit
 (42 5)  (42 309)  (42 309)  LC_2 Logic Functioning bit
 (43 5)  (43 309)  (43 309)  LC_2 Logic Functioning bit
 (36 6)  (36 310)  (36 310)  LC_3 Logic Functioning bit
 (37 6)  (37 310)  (37 310)  LC_3 Logic Functioning bit
 (42 6)  (42 310)  (42 310)  LC_3 Logic Functioning bit
 (43 6)  (43 310)  (43 310)  LC_3 Logic Functioning bit
 (50 6)  (50 310)  (50 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 311)  (36 311)  LC_3 Logic Functioning bit
 (37 7)  (37 311)  (37 311)  LC_3 Logic Functioning bit
 (42 7)  (42 311)  (42 311)  LC_3 Logic Functioning bit
 (43 7)  (43 311)  (43 311)  LC_3 Logic Functioning bit
 (36 8)  (36 312)  (36 312)  LC_4 Logic Functioning bit
 (37 8)  (37 312)  (37 312)  LC_4 Logic Functioning bit
 (42 8)  (42 312)  (42 312)  LC_4 Logic Functioning bit
 (43 8)  (43 312)  (43 312)  LC_4 Logic Functioning bit
 (50 8)  (50 312)  (50 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 313)  (36 313)  LC_4 Logic Functioning bit
 (37 9)  (37 313)  (37 313)  LC_4 Logic Functioning bit
 (42 9)  (42 313)  (42 313)  LC_4 Logic Functioning bit
 (43 9)  (43 313)  (43 313)  LC_4 Logic Functioning bit
 (36 10)  (36 314)  (36 314)  LC_5 Logic Functioning bit
 (37 10)  (37 314)  (37 314)  LC_5 Logic Functioning bit
 (42 10)  (42 314)  (42 314)  LC_5 Logic Functioning bit
 (43 10)  (43 314)  (43 314)  LC_5 Logic Functioning bit
 (50 10)  (50 314)  (50 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 315)  (36 315)  LC_5 Logic Functioning bit
 (37 11)  (37 315)  (37 315)  LC_5 Logic Functioning bit
 (42 11)  (42 315)  (42 315)  LC_5 Logic Functioning bit
 (43 11)  (43 315)  (43 315)  LC_5 Logic Functioning bit
 (36 12)  (36 316)  (36 316)  LC_6 Logic Functioning bit
 (37 12)  (37 316)  (37 316)  LC_6 Logic Functioning bit
 (42 12)  (42 316)  (42 316)  LC_6 Logic Functioning bit
 (43 12)  (43 316)  (43 316)  LC_6 Logic Functioning bit
 (50 12)  (50 316)  (50 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 317)  (36 317)  LC_6 Logic Functioning bit
 (37 13)  (37 317)  (37 317)  LC_6 Logic Functioning bit
 (42 13)  (42 317)  (42 317)  LC_6 Logic Functioning bit
 (43 13)  (43 317)  (43 317)  LC_6 Logic Functioning bit
 (36 14)  (36 318)  (36 318)  LC_7 Logic Functioning bit
 (37 14)  (37 318)  (37 318)  LC_7 Logic Functioning bit
 (42 14)  (42 318)  (42 318)  LC_7 Logic Functioning bit
 (43 14)  (43 318)  (43 318)  LC_7 Logic Functioning bit
 (50 14)  (50 318)  (50 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 319)  (36 319)  LC_7 Logic Functioning bit
 (37 15)  (37 319)  (37 319)  LC_7 Logic Functioning bit
 (42 15)  (42 319)  (42 319)  LC_7 Logic Functioning bit
 (43 15)  (43 319)  (43 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (25 0)  (661 304)  (661 304)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (22 1)  (658 305)  (658 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (659 305)  (659 305)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (24 1)  (660 305)  (660 305)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (25 1)  (661 305)  (661 305)  routing T_12_19.sp4_h_l_7 <X> T_12_19.lc_trk_g0_2
 (0 2)  (636 306)  (636 306)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (637 306)  (637 306)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (638 306)  (638 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (662 306)  (662 306)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (664 306)  (664 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (665 306)  (665 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (666 306)  (666 306)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (668 306)  (668 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (672 306)  (672 306)  LC_1 Logic Functioning bit
 (40 2)  (676 306)  (676 306)  LC_1 Logic Functioning bit
 (41 2)  (677 306)  (677 306)  LC_1 Logic Functioning bit
 (42 2)  (678 306)  (678 306)  LC_1 Logic Functioning bit
 (45 2)  (681 306)  (681 306)  LC_1 Logic Functioning bit
 (46 2)  (682 306)  (682 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (636 307)  (636 307)  routing T_12_19.glb_netwk_7 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (27 3)  (663 307)  (663 307)  routing T_12_19.lc_trk_g1_4 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 307)  (665 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 307)  (667 307)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 307)  (668 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (669 307)  (669 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_1
 (34 3)  (670 307)  (670 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_1
 (35 3)  (671 307)  (671 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.input_2_1
 (36 3)  (672 307)  (672 307)  LC_1 Logic Functioning bit
 (37 3)  (673 307)  (673 307)  LC_1 Logic Functioning bit
 (38 3)  (674 307)  (674 307)  LC_1 Logic Functioning bit
 (40 3)  (676 307)  (676 307)  LC_1 Logic Functioning bit
 (16 7)  (652 311)  (652 311)  routing T_12_19.sp12_h_r_12 <X> T_12_19.lc_trk_g1_4
 (17 7)  (653 311)  (653 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (14 10)  (650 314)  (650 314)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (15 11)  (651 315)  (651 315)  routing T_12_19.rgt_op_4 <X> T_12_19.lc_trk_g2_4
 (17 11)  (653 315)  (653 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (25 12)  (661 316)  (661 316)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (22 13)  (658 317)  (658 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (660 317)  (660 317)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (0 14)  (636 318)  (636 318)  routing T_12_19.glb_netwk_4 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (637 318)  (637 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_13_19

 (15 0)  (709 304)  (709 304)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (711 304)  (711 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (712 304)  (712 304)  routing T_13_19.lft_op_1 <X> T_13_19.lc_trk_g0_1
 (0 2)  (694 306)  (694 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (1 2)  (695 306)  (695 306)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (2 2)  (696 306)  (696 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (708 306)  (708 306)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g0_4
 (27 2)  (721 306)  (721 306)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 306)  (723 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (725 306)  (725 306)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 306)  (726 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 306)  (727 306)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 306)  (728 306)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 306)  (730 306)  LC_1 Logic Functioning bit
 (37 2)  (731 306)  (731 306)  LC_1 Logic Functioning bit
 (38 2)  (732 306)  (732 306)  LC_1 Logic Functioning bit
 (39 2)  (733 306)  (733 306)  LC_1 Logic Functioning bit
 (41 2)  (735 306)  (735 306)  LC_1 Logic Functioning bit
 (43 2)  (737 306)  (737 306)  LC_1 Logic Functioning bit
 (45 2)  (739 306)  (739 306)  LC_1 Logic Functioning bit
 (0 3)  (694 307)  (694 307)  routing T_13_19.glb_netwk_7 <X> T_13_19.wire_logic_cluster/lc_7/clk
 (17 3)  (711 307)  (711 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (720 307)  (720 307)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 307)  (721 307)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 307)  (723 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (725 307)  (725 307)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 307)  (730 307)  LC_1 Logic Functioning bit
 (37 3)  (731 307)  (731 307)  LC_1 Logic Functioning bit
 (38 3)  (732 307)  (732 307)  LC_1 Logic Functioning bit
 (39 3)  (733 307)  (733 307)  LC_1 Logic Functioning bit
 (40 3)  (734 307)  (734 307)  LC_1 Logic Functioning bit
 (41 3)  (735 307)  (735 307)  LC_1 Logic Functioning bit
 (42 3)  (736 307)  (736 307)  LC_1 Logic Functioning bit
 (43 3)  (737 307)  (737 307)  LC_1 Logic Functioning bit
 (46 3)  (740 307)  (740 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (48 3)  (742 307)  (742 307)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (709 308)  (709 308)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (711 308)  (711 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (723 308)  (723 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (726 308)  (726 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 308)  (727 308)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 308)  (730 308)  LC_2 Logic Functioning bit
 (37 4)  (731 308)  (731 308)  LC_2 Logic Functioning bit
 (40 4)  (734 308)  (734 308)  LC_2 Logic Functioning bit
 (42 4)  (736 308)  (736 308)  LC_2 Logic Functioning bit
 (43 4)  (737 308)  (737 308)  LC_2 Logic Functioning bit
 (22 5)  (716 309)  (716 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (718 309)  (718 309)  routing T_13_19.bot_op_2 <X> T_13_19.lc_trk_g1_2
 (26 5)  (720 309)  (720 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 309)  (722 309)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 309)  (723 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (726 309)  (726 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (727 309)  (727 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_2
 (34 5)  (728 309)  (728 309)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_2
 (36 5)  (730 309)  (730 309)  LC_2 Logic Functioning bit
 (37 5)  (731 309)  (731 309)  LC_2 Logic Functioning bit
 (42 5)  (736 309)  (736 309)  LC_2 Logic Functioning bit
 (43 5)  (737 309)  (737 309)  LC_2 Logic Functioning bit
 (22 6)  (716 310)  (716 310)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (717 310)  (717 310)  routing T_13_19.sp12_h_l_12 <X> T_13_19.lc_trk_g1_7
 (27 6)  (721 310)  (721 310)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 310)  (723 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 310)  (724 310)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (725 310)  (725 310)  routing T_13_19.lc_trk_g0_4 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (726 310)  (726 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (38 6)  (732 310)  (732 310)  LC_3 Logic Functioning bit
 (40 6)  (734 310)  (734 310)  LC_3 Logic Functioning bit
 (41 6)  (735 310)  (735 310)  LC_3 Logic Functioning bit
 (42 6)  (736 310)  (736 310)  LC_3 Logic Functioning bit
 (50 6)  (744 310)  (744 310)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (723 311)  (723 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 311)  (724 311)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (38 7)  (732 311)  (732 311)  LC_3 Logic Functioning bit
 (40 7)  (734 311)  (734 311)  LC_3 Logic Functioning bit
 (41 7)  (735 311)  (735 311)  LC_3 Logic Functioning bit
 (42 7)  (736 311)  (736 311)  LC_3 Logic Functioning bit
 (15 8)  (709 312)  (709 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (711 312)  (711 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (712 312)  (712 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (25 8)  (719 312)  (719 312)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g2_2
 (36 8)  (730 312)  (730 312)  LC_4 Logic Functioning bit
 (38 8)  (732 312)  (732 312)  LC_4 Logic Functioning bit
 (39 8)  (733 312)  (733 312)  LC_4 Logic Functioning bit
 (40 8)  (734 312)  (734 312)  LC_4 Logic Functioning bit
 (41 8)  (735 312)  (735 312)  LC_4 Logic Functioning bit
 (43 8)  (737 312)  (737 312)  LC_4 Logic Functioning bit
 (52 8)  (746 312)  (746 312)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (716 313)  (716 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (718 313)  (718 313)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g2_2
 (26 9)  (720 313)  (720 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 313)  (722 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 313)  (723 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (726 313)  (726 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (727 313)  (727 313)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_4
 (34 9)  (728 313)  (728 313)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.input_2_4
 (37 9)  (731 313)  (731 313)  LC_4 Logic Functioning bit
 (38 9)  (732 313)  (732 313)  LC_4 Logic Functioning bit
 (39 9)  (733 313)  (733 313)  LC_4 Logic Functioning bit
 (40 9)  (734 313)  (734 313)  LC_4 Logic Functioning bit
 (41 9)  (735 313)  (735 313)  LC_4 Logic Functioning bit
 (42 9)  (736 313)  (736 313)  LC_4 Logic Functioning bit
 (48 9)  (742 313)  (742 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (747 313)  (747 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 12)  (711 316)  (711 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 316)  (712 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (29 12)  (723 316)  (723 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 316)  (726 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 316)  (727 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (734 316)  (734 316)  LC_6 Logic Functioning bit
 (42 12)  (736 316)  (736 316)  LC_6 Logic Functioning bit
 (47 12)  (741 316)  (741 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (720 317)  (720 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 317)  (722 317)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 317)  (723 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (53 13)  (747 317)  (747 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (0 14)  (694 318)  (694 318)  routing T_13_19.glb_netwk_4 <X> T_13_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 318)  (695 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (715 318)  (715 318)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (22 14)  (716 318)  (716 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (717 318)  (717 318)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (24 14)  (718 318)  (718 318)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7
 (21 15)  (715 319)  (715 319)  routing T_13_19.sp4_h_l_34 <X> T_13_19.lc_trk_g3_7


LogicTile_14_19

 (25 0)  (773 304)  (773 304)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (27 0)  (775 304)  (775 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 304)  (776 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 304)  (777 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (792 304)  (792 304)  LC_0 Logic Functioning bit
 (14 1)  (762 305)  (762 305)  routing T_14_19.sp12_h_r_16 <X> T_14_19.lc_trk_g0_0
 (16 1)  (764 305)  (764 305)  routing T_14_19.sp12_h_r_16 <X> T_14_19.lc_trk_g0_0
 (17 1)  (765 305)  (765 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (770 305)  (770 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (772 305)  (772 305)  routing T_14_19.lft_op_2 <X> T_14_19.lc_trk_g0_2
 (30 1)  (778 305)  (778 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 305)  (780 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (782 305)  (782 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_0
 (35 1)  (783 305)  (783 305)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.input_2_0
 (0 2)  (748 306)  (748 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (749 306)  (749 306)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (750 306)  (750 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (761 306)  (761 306)  routing T_14_19.sp4_h_r_2 <X> T_14_19.sp4_v_t_39
 (27 2)  (775 306)  (775 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 306)  (776 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 306)  (777 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (780 306)  (780 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (784 306)  (784 306)  LC_1 Logic Functioning bit
 (39 2)  (787 306)  (787 306)  LC_1 Logic Functioning bit
 (41 2)  (789 306)  (789 306)  LC_1 Logic Functioning bit
 (42 2)  (790 306)  (790 306)  LC_1 Logic Functioning bit
 (44 2)  (792 306)  (792 306)  LC_1 Logic Functioning bit
 (45 2)  (793 306)  (793 306)  LC_1 Logic Functioning bit
 (46 2)  (794 306)  (794 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (748 307)  (748 307)  routing T_14_19.glb_netwk_7 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (9 3)  (757 307)  (757 307)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_v_t_36
 (10 3)  (758 307)  (758 307)  routing T_14_19.sp4_v_b_5 <X> T_14_19.sp4_v_t_36
 (12 3)  (760 307)  (760 307)  routing T_14_19.sp4_h_r_2 <X> T_14_19.sp4_v_t_39
 (32 3)  (780 307)  (780 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (782 307)  (782 307)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.input_2_1
 (36 3)  (784 307)  (784 307)  LC_1 Logic Functioning bit
 (39 3)  (787 307)  (787 307)  LC_1 Logic Functioning bit
 (41 3)  (789 307)  (789 307)  LC_1 Logic Functioning bit
 (42 3)  (790 307)  (790 307)  LC_1 Logic Functioning bit
 (14 4)  (762 308)  (762 308)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (21 4)  (769 308)  (769 308)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g1_3
 (22 4)  (770 308)  (770 308)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (772 308)  (772 308)  routing T_14_19.lft_op_3 <X> T_14_19.lc_trk_g1_3
 (25 4)  (773 308)  (773 308)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g1_2
 (27 4)  (775 308)  (775 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 308)  (777 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (780 308)  (780 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (785 308)  (785 308)  LC_2 Logic Functioning bit
 (38 4)  (786 308)  (786 308)  LC_2 Logic Functioning bit
 (39 4)  (787 308)  (787 308)  LC_2 Logic Functioning bit
 (43 4)  (791 308)  (791 308)  LC_2 Logic Functioning bit
 (45 4)  (793 308)  (793 308)  LC_2 Logic Functioning bit
 (15 5)  (763 309)  (763 309)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (16 5)  (764 309)  (764 309)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g1_0
 (17 5)  (765 309)  (765 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (770 309)  (770 309)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (29 5)  (777 309)  (777 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 309)  (778 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 309)  (780 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (783 309)  (783 309)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.input_2_2
 (37 5)  (785 309)  (785 309)  LC_2 Logic Functioning bit
 (40 5)  (788 309)  (788 309)  LC_2 Logic Functioning bit
 (41 5)  (789 309)  (789 309)  LC_2 Logic Functioning bit
 (43 5)  (791 309)  (791 309)  LC_2 Logic Functioning bit
 (4 10)  (752 314)  (752 314)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_v_t_43
 (6 10)  (754 314)  (754 314)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_v_t_43
 (5 11)  (753 315)  (753 315)  routing T_14_19.sp4_h_r_0 <X> T_14_19.sp4_v_t_43
 (17 12)  (765 316)  (765 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 316)  (766 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (25 12)  (773 316)  (773 316)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g3_2
 (22 13)  (770 317)  (770 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (771 317)  (771 317)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g3_2
 (24 13)  (772 317)  (772 317)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g3_2
 (25 13)  (773 317)  (773 317)  routing T_14_19.sp4_h_r_42 <X> T_14_19.lc_trk_g3_2
 (0 14)  (748 318)  (748 318)  routing T_14_19.glb_netwk_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 318)  (749 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (9 14)  (757 318)  (757 318)  routing T_14_19.sp4_v_b_10 <X> T_14_19.sp4_h_l_47


LogicTile_15_19

 (26 0)  (828 304)  (828 304)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (829 304)  (829 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 304)  (830 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 304)  (831 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 304)  (832 304)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 304)  (833 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 304)  (834 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 304)  (835 304)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 304)  (837 304)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.input_2_0
 (40 0)  (842 304)  (842 304)  LC_0 Logic Functioning bit
 (46 0)  (848 304)  (848 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (828 305)  (828 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 305)  (829 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 305)  (830 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 305)  (831 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 305)  (832 305)  routing T_15_19.lc_trk_g3_6 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (833 305)  (833 305)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (834 305)  (834 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (802 306)  (802 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (803 306)  (803 306)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (804 306)  (804 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 306)  (816 306)  routing T_15_19.wire_logic_cluster/lc_4/out <X> T_15_19.lc_trk_g0_4
 (15 2)  (817 306)  (817 306)  routing T_15_19.bot_op_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (819 306)  (819 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (828 306)  (828 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (831 306)  (831 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 306)  (832 306)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 306)  (833 306)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 306)  (834 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (842 306)  (842 306)  LC_1 Logic Functioning bit
 (41 2)  (843 306)  (843 306)  LC_1 Logic Functioning bit
 (42 2)  (844 306)  (844 306)  LC_1 Logic Functioning bit
 (43 2)  (845 306)  (845 306)  LC_1 Logic Functioning bit
 (0 3)  (802 307)  (802 307)  routing T_15_19.glb_netwk_7 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (17 3)  (819 307)  (819 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (824 307)  (824 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (826 307)  (826 307)  routing T_15_19.bot_op_6 <X> T_15_19.lc_trk_g0_6
 (27 3)  (829 307)  (829 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 307)  (831 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 307)  (832 307)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (839 307)  (839 307)  LC_1 Logic Functioning bit
 (39 3)  (841 307)  (841 307)  LC_1 Logic Functioning bit
 (41 3)  (843 307)  (843 307)  LC_1 Logic Functioning bit
 (43 3)  (845 307)  (845 307)  LC_1 Logic Functioning bit
 (0 4)  (802 308)  (802 308)  routing T_15_19.glb_netwk_5 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 4)  (803 308)  (803 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (15 4)  (817 308)  (817 308)  routing T_15_19.bot_op_1 <X> T_15_19.lc_trk_g1_1
 (17 4)  (819 308)  (819 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (26 4)  (828 308)  (828 308)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (830 308)  (830 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 308)  (831 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 308)  (832 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 308)  (833 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 308)  (834 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 308)  (836 308)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (837 308)  (837 308)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_2
 (42 4)  (844 308)  (844 308)  LC_2 Logic Functioning bit
 (26 5)  (828 309)  (828 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 309)  (829 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 309)  (830 309)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 309)  (831 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (832 309)  (832 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (834 309)  (834 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (836 309)  (836 309)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.input_2_2
 (36 5)  (838 309)  (838 309)  LC_2 Logic Functioning bit
 (14 6)  (816 310)  (816 310)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g1_4
 (15 6)  (817 310)  (817 310)  routing T_15_19.sp4_h_r_13 <X> T_15_19.lc_trk_g1_5
 (16 6)  (818 310)  (818 310)  routing T_15_19.sp4_h_r_13 <X> T_15_19.lc_trk_g1_5
 (17 6)  (819 310)  (819 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (820 310)  (820 310)  routing T_15_19.sp4_h_r_13 <X> T_15_19.lc_trk_g1_5
 (26 6)  (828 310)  (828 310)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 310)  (830 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 310)  (831 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 310)  (832 310)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 310)  (834 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 310)  (836 310)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (840 310)  (840 310)  LC_3 Logic Functioning bit
 (41 6)  (843 310)  (843 310)  LC_3 Logic Functioning bit
 (43 6)  (845 310)  (845 310)  LC_3 Logic Functioning bit
 (50 6)  (852 310)  (852 310)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (816 311)  (816 311)  routing T_15_19.bnr_op_4 <X> T_15_19.lc_trk_g1_4
 (17 7)  (819 311)  (819 311)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (29 7)  (831 311)  (831 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (838 311)  (838 311)  LC_3 Logic Functioning bit
 (38 7)  (840 311)  (840 311)  LC_3 Logic Functioning bit
 (41 7)  (843 311)  (843 311)  LC_3 Logic Functioning bit
 (42 7)  (844 311)  (844 311)  LC_3 Logic Functioning bit
 (43 7)  (845 311)  (845 311)  LC_3 Logic Functioning bit
 (17 8)  (819 312)  (819 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 312)  (820 312)  routing T_15_19.wire_logic_cluster/lc_1/out <X> T_15_19.lc_trk_g2_1
 (25 8)  (827 312)  (827 312)  routing T_15_19.sp4_v_b_26 <X> T_15_19.lc_trk_g2_2
 (27 8)  (829 312)  (829 312)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 312)  (830 312)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 312)  (831 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (834 312)  (834 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 312)  (835 312)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 312)  (838 312)  LC_4 Logic Functioning bit
 (37 8)  (839 312)  (839 312)  LC_4 Logic Functioning bit
 (40 8)  (842 312)  (842 312)  LC_4 Logic Functioning bit
 (41 8)  (843 312)  (843 312)  LC_4 Logic Functioning bit
 (42 8)  (844 312)  (844 312)  LC_4 Logic Functioning bit
 (43 8)  (845 312)  (845 312)  LC_4 Logic Functioning bit
 (45 8)  (847 312)  (847 312)  LC_4 Logic Functioning bit
 (47 8)  (849 312)  (849 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (852 312)  (852 312)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (824 313)  (824 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (825 313)  (825 313)  routing T_15_19.sp4_v_b_26 <X> T_15_19.lc_trk_g2_2
 (26 9)  (828 313)  (828 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (829 313)  (829 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 313)  (830 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 313)  (831 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 313)  (832 313)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (838 313)  (838 313)  LC_4 Logic Functioning bit
 (41 9)  (843 313)  (843 313)  LC_4 Logic Functioning bit
 (43 9)  (845 313)  (845 313)  LC_4 Logic Functioning bit
 (53 9)  (855 313)  (855 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (815 314)  (815 314)  routing T_15_19.sp4_v_b_8 <X> T_15_19.sp4_v_t_45
 (21 10)  (823 314)  (823 314)  routing T_15_19.wire_logic_cluster/lc_7/out <X> T_15_19.lc_trk_g2_7
 (22 10)  (824 314)  (824 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (827 314)  (827 314)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g2_6
 (26 10)  (828 314)  (828 314)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (31 10)  (833 314)  (833 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 314)  (834 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 314)  (835 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (837 314)  (837 314)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_5
 (38 10)  (840 314)  (840 314)  LC_5 Logic Functioning bit
 (40 10)  (842 314)  (842 314)  LC_5 Logic Functioning bit
 (42 10)  (844 314)  (844 314)  LC_5 Logic Functioning bit
 (43 10)  (845 314)  (845 314)  LC_5 Logic Functioning bit
 (14 11)  (816 315)  (816 315)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g2_4
 (15 11)  (817 315)  (817 315)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g2_4
 (16 11)  (818 315)  (818 315)  routing T_15_19.sp4_h_l_17 <X> T_15_19.lc_trk_g2_4
 (17 11)  (819 315)  (819 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (824 315)  (824 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (829 315)  (829 315)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 315)  (831 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 315)  (833 315)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (834 315)  (834 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (835 315)  (835 315)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_5
 (35 11)  (837 315)  (837 315)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_5
 (39 11)  (841 315)  (841 315)  LC_5 Logic Functioning bit
 (41 11)  (843 315)  (843 315)  LC_5 Logic Functioning bit
 (42 11)  (844 315)  (844 315)  LC_5 Logic Functioning bit
 (43 11)  (845 315)  (845 315)  LC_5 Logic Functioning bit
 (21 12)  (823 316)  (823 316)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g3_3
 (22 12)  (824 316)  (824 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (826 316)  (826 316)  routing T_15_19.rgt_op_3 <X> T_15_19.lc_trk_g3_3
 (25 12)  (827 316)  (827 316)  routing T_15_19.sp4_v_b_26 <X> T_15_19.lc_trk_g3_2
 (32 12)  (834 316)  (834 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 316)  (835 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 316)  (836 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (840 316)  (840 316)  LC_6 Logic Functioning bit
 (39 12)  (841 316)  (841 316)  LC_6 Logic Functioning bit
 (40 12)  (842 316)  (842 316)  LC_6 Logic Functioning bit
 (45 12)  (847 316)  (847 316)  LC_6 Logic Functioning bit
 (47 12)  (849 316)  (849 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (852 316)  (852 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (853 316)  (853 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (824 317)  (824 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (825 317)  (825 317)  routing T_15_19.sp4_v_b_26 <X> T_15_19.lc_trk_g3_2
 (26 13)  (828 317)  (828 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (829 317)  (829 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 317)  (830 317)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 317)  (831 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 317)  (833 317)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (38 13)  (840 317)  (840 317)  LC_6 Logic Functioning bit
 (39 13)  (841 317)  (841 317)  LC_6 Logic Functioning bit
 (41 13)  (843 317)  (843 317)  LC_6 Logic Functioning bit
 (48 13)  (850 317)  (850 317)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (22 14)  (824 318)  (824 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (826 318)  (826 318)  routing T_15_19.tnr_op_7 <X> T_15_19.lc_trk_g3_7
 (25 14)  (827 318)  (827 318)  routing T_15_19.wire_logic_cluster/lc_6/out <X> T_15_19.lc_trk_g3_6
 (26 14)  (828 318)  (828 318)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (830 318)  (830 318)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 318)  (831 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (834 318)  (834 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (835 318)  (835 318)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (836 318)  (836 318)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (837 318)  (837 318)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (38 14)  (840 318)  (840 318)  LC_7 Logic Functioning bit
 (41 14)  (843 318)  (843 318)  LC_7 Logic Functioning bit
 (42 14)  (844 318)  (844 318)  LC_7 Logic Functioning bit
 (45 14)  (847 318)  (847 318)  LC_7 Logic Functioning bit
 (47 14)  (849 318)  (849 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (853 318)  (853 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (824 319)  (824 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (829 319)  (829 319)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 319)  (831 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 319)  (832 319)  routing T_15_19.lc_trk_g2_2 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 319)  (833 319)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (834 319)  (834 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (835 319)  (835 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (35 15)  (837 319)  (837 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.input_2_7
 (36 15)  (838 319)  (838 319)  LC_7 Logic Functioning bit
 (40 15)  (842 319)  (842 319)  LC_7 Logic Functioning bit
 (43 15)  (845 319)  (845 319)  LC_7 Logic Functioning bit
 (46 15)  (848 319)  (848 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_19

 (14 0)  (870 304)  (870 304)  routing T_16_19.bnr_op_0 <X> T_16_19.lc_trk_g0_0
 (15 0)  (871 304)  (871 304)  routing T_16_19.top_op_1 <X> T_16_19.lc_trk_g0_1
 (17 0)  (873 304)  (873 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (878 304)  (878 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (879 304)  (879 304)  routing T_16_19.sp12_h_r_11 <X> T_16_19.lc_trk_g0_3
 (26 0)  (882 304)  (882 304)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (884 304)  (884 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 304)  (885 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 304)  (886 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 304)  (888 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (14 1)  (870 305)  (870 305)  routing T_16_19.bnr_op_0 <X> T_16_19.lc_trk_g0_0
 (17 1)  (873 305)  (873 305)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (874 305)  (874 305)  routing T_16_19.top_op_1 <X> T_16_19.lc_trk_g0_1
 (26 1)  (882 305)  (882 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (884 305)  (884 305)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 305)  (885 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (886 305)  (886 305)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (887 305)  (887 305)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 305)  (888 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (889 305)  (889 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.input_2_0
 (35 1)  (891 305)  (891 305)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.input_2_0
 (40 1)  (896 305)  (896 305)  LC_0 Logic Functioning bit
 (42 1)  (898 305)  (898 305)  LC_0 Logic Functioning bit
 (47 1)  (903 305)  (903 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (856 306)  (856 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (857 306)  (857 306)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (858 306)  (858 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (878 306)  (878 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (880 306)  (880 306)  routing T_16_19.top_op_7 <X> T_16_19.lc_trk_g0_7
 (25 2)  (881 306)  (881 306)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g0_6
 (26 2)  (882 306)  (882 306)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (884 306)  (884 306)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 306)  (885 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 306)  (887 306)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 306)  (888 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (0 3)  (856 307)  (856 307)  routing T_16_19.glb_netwk_7 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (15 3)  (871 307)  (871 307)  routing T_16_19.bot_op_4 <X> T_16_19.lc_trk_g0_4
 (17 3)  (873 307)  (873 307)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (877 307)  (877 307)  routing T_16_19.top_op_7 <X> T_16_19.lc_trk_g0_7
 (22 3)  (878 307)  (878 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (880 307)  (880 307)  routing T_16_19.lft_op_6 <X> T_16_19.lc_trk_g0_6
 (27 3)  (883 307)  (883 307)  routing T_16_19.lc_trk_g1_4 <X> T_16_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 307)  (885 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (887 307)  (887 307)  routing T_16_19.lc_trk_g0_6 <X> T_16_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (888 307)  (888 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (41 3)  (897 307)  (897 307)  LC_1 Logic Functioning bit
 (17 4)  (873 308)  (873 308)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (874 308)  (874 308)  routing T_16_19.bnr_op_1 <X> T_16_19.lc_trk_g1_1
 (25 4)  (881 308)  (881 308)  routing T_16_19.bnr_op_2 <X> T_16_19.lc_trk_g1_2
 (28 4)  (884 308)  (884 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 308)  (885 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 308)  (886 308)  routing T_16_19.lc_trk_g2_5 <X> T_16_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 308)  (887 308)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 308)  (888 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (42 4)  (898 308)  (898 308)  LC_2 Logic Functioning bit
 (50 4)  (906 308)  (906 308)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (874 309)  (874 309)  routing T_16_19.bnr_op_1 <X> T_16_19.lc_trk_g1_1
 (22 5)  (878 309)  (878 309)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (881 309)  (881 309)  routing T_16_19.bnr_op_2 <X> T_16_19.lc_trk_g1_2
 (27 5)  (883 309)  (883 309)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 309)  (884 309)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 309)  (885 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (887 309)  (887 309)  routing T_16_19.lc_trk_g0_7 <X> T_16_19.wire_logic_cluster/lc_2/in_3
 (14 6)  (870 310)  (870 310)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g1_4
 (21 6)  (877 310)  (877 310)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g1_7
 (22 6)  (878 310)  (878 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (880 310)  (880 310)  routing T_16_19.lft_op_7 <X> T_16_19.lc_trk_g1_7
 (26 6)  (882 310)  (882 310)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (883 310)  (883 310)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 310)  (885 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 310)  (886 310)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (887 310)  (887 310)  routing T_16_19.lc_trk_g0_4 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 310)  (888 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (892 310)  (892 310)  LC_3 Logic Functioning bit
 (38 6)  (894 310)  (894 310)  LC_3 Logic Functioning bit
 (41 6)  (897 310)  (897 310)  LC_3 Logic Functioning bit
 (42 6)  (898 310)  (898 310)  LC_3 Logic Functioning bit
 (43 6)  (899 310)  (899 310)  LC_3 Logic Functioning bit
 (50 6)  (906 310)  (906 310)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (871 311)  (871 311)  routing T_16_19.lft_op_4 <X> T_16_19.lc_trk_g1_4
 (17 7)  (873 311)  (873 311)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (882 311)  (882 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (883 311)  (883 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 311)  (884 311)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 311)  (885 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (886 311)  (886 311)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (892 311)  (892 311)  LC_3 Logic Functioning bit
 (37 7)  (893 311)  (893 311)  LC_3 Logic Functioning bit
 (39 7)  (895 311)  (895 311)  LC_3 Logic Functioning bit
 (40 7)  (896 311)  (896 311)  LC_3 Logic Functioning bit
 (42 7)  (898 311)  (898 311)  LC_3 Logic Functioning bit
 (51 7)  (907 311)  (907 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (861 312)  (861 312)  routing T_16_19.sp4_v_b_6 <X> T_16_19.sp4_h_r_6
 (17 8)  (873 312)  (873 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (878 312)  (878 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (25 8)  (881 312)  (881 312)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (6 9)  (862 313)  (862 313)  routing T_16_19.sp4_v_b_6 <X> T_16_19.sp4_h_r_6
 (14 9)  (870 313)  (870 313)  routing T_16_19.sp4_h_r_24 <X> T_16_19.lc_trk_g2_0
 (15 9)  (871 313)  (871 313)  routing T_16_19.sp4_h_r_24 <X> T_16_19.lc_trk_g2_0
 (16 9)  (872 313)  (872 313)  routing T_16_19.sp4_h_r_24 <X> T_16_19.lc_trk_g2_0
 (17 9)  (873 313)  (873 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (874 313)  (874 313)  routing T_16_19.sp4_r_v_b_33 <X> T_16_19.lc_trk_g2_1
 (22 9)  (878 313)  (878 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (879 313)  (879 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (24 9)  (880 313)  (880 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (25 9)  (881 313)  (881 313)  routing T_16_19.sp4_h_r_42 <X> T_16_19.lc_trk_g2_2
 (17 10)  (873 314)  (873 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (874 314)  (874 314)  routing T_16_19.wire_logic_cluster/lc_5/out <X> T_16_19.lc_trk_g2_5
 (21 10)  (877 314)  (877 314)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g2_7
 (22 10)  (878 314)  (878 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (879 314)  (879 314)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g2_7
 (24 10)  (880 314)  (880 314)  routing T_16_19.sp4_h_r_39 <X> T_16_19.lc_trk_g2_7
 (25 10)  (881 314)  (881 314)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g2_6
 (29 10)  (885 314)  (885 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (888 314)  (888 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 314)  (890 314)  routing T_16_19.lc_trk_g1_1 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (896 314)  (896 314)  LC_5 Logic Functioning bit
 (22 11)  (878 315)  (878 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (882 315)  (882 315)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 315)  (884 315)  routing T_16_19.lc_trk_g2_3 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 315)  (885 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (888 315)  (888 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (890 315)  (890 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_5
 (35 11)  (891 315)  (891 315)  routing T_16_19.lc_trk_g1_2 <X> T_16_19.input_2_5
 (5 12)  (861 316)  (861 316)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_9
 (12 12)  (868 316)  (868 316)  routing T_16_19.sp4_v_t_46 <X> T_16_19.sp4_h_r_11
 (17 12)  (873 316)  (873 316)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (874 316)  (874 316)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g3_1
 (28 12)  (884 316)  (884 316)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 316)  (885 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 316)  (888 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (40 12)  (896 316)  (896 316)  LC_6 Logic Functioning bit
 (42 12)  (898 316)  (898 316)  LC_6 Logic Functioning bit
 (45 12)  (901 316)  (901 316)  LC_6 Logic Functioning bit
 (48 12)  (904 316)  (904 316)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (51 12)  (907 316)  (907 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (909 316)  (909 316)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (6 13)  (862 317)  (862 317)  routing T_16_19.sp4_v_b_9 <X> T_16_19.sp4_h_r_9
 (8 13)  (864 317)  (864 317)  routing T_16_19.sp4_h_r_10 <X> T_16_19.sp4_v_b_10
 (18 13)  (874 317)  (874 317)  routing T_16_19.bnl_op_1 <X> T_16_19.lc_trk_g3_1
 (28 13)  (884 317)  (884 317)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 317)  (885 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 317)  (887 317)  routing T_16_19.lc_trk_g0_3 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (0 14)  (856 318)  (856 318)  routing T_16_19.glb_netwk_4 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (857 318)  (857 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (878 319)  (878 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (880 319)  (880 319)  routing T_16_19.tnr_op_6 <X> T_16_19.lc_trk_g3_6


LogicTile_17_19

 (26 0)  (936 304)  (936 304)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (937 304)  (937 304)  routing T_17_19.lc_trk_g1_0 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 304)  (939 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 304)  (942 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 304)  (943 304)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (950 304)  (950 304)  LC_0 Logic Functioning bit
 (16 1)  (926 305)  (926 305)  routing T_17_19.sp12_h_r_8 <X> T_17_19.lc_trk_g0_0
 (17 1)  (927 305)  (927 305)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (937 305)  (937 305)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 305)  (938 305)  routing T_17_19.lc_trk_g3_5 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 305)  (939 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 305)  (941 305)  routing T_17_19.lc_trk_g2_3 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 305)  (942 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (943 305)  (943 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.input_2_0
 (35 1)  (945 305)  (945 305)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.input_2_0
 (17 2)  (927 306)  (927 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (928 306)  (928 306)  routing T_17_19.wire_logic_cluster/lc_5/out <X> T_17_19.lc_trk_g0_5
 (26 2)  (936 306)  (936 306)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (938 306)  (938 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 306)  (939 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 306)  (940 306)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (941 306)  (941 306)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (942 306)  (942 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 306)  (943 306)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 306)  (944 306)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 306)  (945 306)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_1
 (40 2)  (950 306)  (950 306)  LC_1 Logic Functioning bit
 (27 3)  (937 307)  (937 307)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 307)  (938 307)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 307)  (939 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 307)  (940 307)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (941 307)  (941 307)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 307)  (942 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (943 307)  (943 307)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_1
 (21 4)  (931 308)  (931 308)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (22 4)  (932 308)  (932 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (933 308)  (933 308)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (24 4)  (934 308)  (934 308)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (28 4)  (938 308)  (938 308)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 308)  (939 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 308)  (942 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 308)  (943 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 308)  (944 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (40 4)  (950 308)  (950 308)  LC_2 Logic Functioning bit
 (14 5)  (924 309)  (924 309)  routing T_17_19.sp4_r_v_b_24 <X> T_17_19.lc_trk_g1_0
 (17 5)  (927 309)  (927 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (21 5)  (931 309)  (931 309)  routing T_17_19.sp4_h_r_19 <X> T_17_19.lc_trk_g1_3
 (22 5)  (932 309)  (932 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (933 309)  (933 309)  routing T_17_19.sp12_h_r_10 <X> T_17_19.lc_trk_g1_2
 (28 5)  (938 309)  (938 309)  routing T_17_19.lc_trk_g2_0 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 309)  (939 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 309)  (941 309)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 309)  (942 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (943 309)  (943 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_2
 (34 5)  (944 309)  (944 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_2
 (35 5)  (945 309)  (945 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.input_2_2
 (8 6)  (918 310)  (918 310)  routing T_17_19.sp4_v_t_41 <X> T_17_19.sp4_h_l_41
 (9 6)  (919 310)  (919 310)  routing T_17_19.sp4_v_t_41 <X> T_17_19.sp4_h_l_41
 (14 6)  (924 310)  (924 310)  routing T_17_19.sp12_h_l_3 <X> T_17_19.lc_trk_g1_4
 (25 6)  (935 310)  (935 310)  routing T_17_19.sp4_h_l_11 <X> T_17_19.lc_trk_g1_6
 (29 6)  (939 310)  (939 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (941 310)  (941 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 310)  (942 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 310)  (943 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 310)  (945 310)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_3
 (40 6)  (950 310)  (950 310)  LC_3 Logic Functioning bit
 (14 7)  (924 311)  (924 311)  routing T_17_19.sp12_h_l_3 <X> T_17_19.lc_trk_g1_4
 (15 7)  (925 311)  (925 311)  routing T_17_19.sp12_h_l_3 <X> T_17_19.lc_trk_g1_4
 (17 7)  (927 311)  (927 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (22 7)  (932 311)  (932 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (933 311)  (933 311)  routing T_17_19.sp4_h_l_11 <X> T_17_19.lc_trk_g1_6
 (24 7)  (934 311)  (934 311)  routing T_17_19.sp4_h_l_11 <X> T_17_19.lc_trk_g1_6
 (25 7)  (935 311)  (935 311)  routing T_17_19.sp4_h_l_11 <X> T_17_19.lc_trk_g1_6
 (26 7)  (936 311)  (936 311)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (937 311)  (937 311)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 311)  (939 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (942 311)  (942 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (944 311)  (944 311)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.input_2_3
 (38 7)  (948 311)  (948 311)  LC_3 Logic Functioning bit
 (39 7)  (949 311)  (949 311)  LC_3 Logic Functioning bit
 (40 7)  (950 311)  (950 311)  LC_3 Logic Functioning bit
 (15 8)  (925 312)  (925 312)  routing T_17_19.tnr_op_1 <X> T_17_19.lc_trk_g2_1
 (17 8)  (927 312)  (927 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (931 312)  (931 312)  routing T_17_19.rgt_op_3 <X> T_17_19.lc_trk_g2_3
 (22 8)  (932 312)  (932 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (934 312)  (934 312)  routing T_17_19.rgt_op_3 <X> T_17_19.lc_trk_g2_3
 (25 8)  (935 312)  (935 312)  routing T_17_19.rgt_op_2 <X> T_17_19.lc_trk_g2_2
 (27 8)  (937 312)  (937 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 312)  (939 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 312)  (940 312)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 312)  (941 312)  routing T_17_19.lc_trk_g0_5 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 312)  (942 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (952 312)  (952 312)  LC_4 Logic Functioning bit
 (50 8)  (960 312)  (960 312)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (925 313)  (925 313)  routing T_17_19.tnr_op_0 <X> T_17_19.lc_trk_g2_0
 (17 9)  (927 313)  (927 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (932 313)  (932 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (934 313)  (934 313)  routing T_17_19.rgt_op_2 <X> T_17_19.lc_trk_g2_2
 (27 9)  (937 313)  (937 313)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (938 313)  (938 313)  routing T_17_19.lc_trk_g3_1 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 313)  (939 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 313)  (940 313)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (53 9)  (963 313)  (963 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (924 314)  (924 314)  routing T_17_19.bnl_op_4 <X> T_17_19.lc_trk_g2_4
 (15 10)  (925 314)  (925 314)  routing T_17_19.tnr_op_5 <X> T_17_19.lc_trk_g2_5
 (17 10)  (927 314)  (927 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (935 314)  (935 314)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (27 10)  (937 314)  (937 314)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 314)  (939 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 314)  (941 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 314)  (942 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 314)  (943 314)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (947 314)  (947 314)  LC_5 Logic Functioning bit
 (38 10)  (948 314)  (948 314)  LC_5 Logic Functioning bit
 (39 10)  (949 314)  (949 314)  LC_5 Logic Functioning bit
 (41 10)  (951 314)  (951 314)  LC_5 Logic Functioning bit
 (43 10)  (953 314)  (953 314)  LC_5 Logic Functioning bit
 (14 11)  (924 315)  (924 315)  routing T_17_19.bnl_op_4 <X> T_17_19.lc_trk_g2_4
 (17 11)  (927 315)  (927 315)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (932 315)  (932 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (934 315)  (934 315)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (26 11)  (936 315)  (936 315)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (937 315)  (937 315)  routing T_17_19.lc_trk_g1_2 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 315)  (939 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 315)  (940 315)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (32 11)  (942 315)  (942 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (943 315)  (943 315)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_5
 (34 11)  (944 315)  (944 315)  routing T_17_19.lc_trk_g3_0 <X> T_17_19.input_2_5
 (36 11)  (946 315)  (946 315)  LC_5 Logic Functioning bit
 (37 11)  (947 315)  (947 315)  LC_5 Logic Functioning bit
 (38 11)  (948 315)  (948 315)  LC_5 Logic Functioning bit
 (40 11)  (950 315)  (950 315)  LC_5 Logic Functioning bit
 (41 11)  (951 315)  (951 315)  LC_5 Logic Functioning bit
 (42 11)  (952 315)  (952 315)  LC_5 Logic Functioning bit
 (43 11)  (953 315)  (953 315)  LC_5 Logic Functioning bit
 (14 12)  (924 316)  (924 316)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (15 12)  (925 316)  (925 316)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g3_1
 (17 12)  (927 316)  (927 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (932 316)  (932 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (934 316)  (934 316)  routing T_17_19.tnr_op_3 <X> T_17_19.lc_trk_g3_3
 (14 13)  (924 317)  (924 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (15 13)  (925 317)  (925 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (16 13)  (926 317)  (926 317)  routing T_17_19.sp4_h_r_40 <X> T_17_19.lc_trk_g3_0
 (17 13)  (927 317)  (927 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (18 13)  (928 317)  (928 317)  routing T_17_19.tnl_op_1 <X> T_17_19.lc_trk_g3_1
 (22 13)  (932 317)  (932 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (934 317)  (934 317)  routing T_17_19.tnr_op_2 <X> T_17_19.lc_trk_g3_2
 (15 14)  (925 318)  (925 318)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g3_5
 (17 14)  (927 318)  (927 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (928 318)  (928 318)  routing T_17_19.rgt_op_5 <X> T_17_19.lc_trk_g3_5
 (21 14)  (931 318)  (931 318)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g3_7
 (22 14)  (932 318)  (932 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (934 318)  (934 318)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g3_7
 (15 15)  (925 319)  (925 319)  routing T_17_19.tnr_op_4 <X> T_17_19.lc_trk_g3_4
 (17 15)  (927 319)  (927 319)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_18_19

 (28 0)  (992 304)  (992 304)  routing T_18_19.lc_trk_g2_1 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 304)  (993 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (1008 304)  (1008 304)  LC_0 Logic Functioning bit
 (15 1)  (979 305)  (979 305)  routing T_18_19.bot_op_0 <X> T_18_19.lc_trk_g0_0
 (17 1)  (981 305)  (981 305)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (50 1)  (1014 305)  (1014 305)  Carry_In_Mux bit 

 (0 2)  (964 306)  (964 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (965 306)  (965 306)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (966 306)  (966 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (969 306)  (969 306)  routing T_18_19.sp4_v_t_37 <X> T_18_19.sp4_h_l_37
 (12 2)  (976 306)  (976 306)  routing T_18_19.sp4_v_t_39 <X> T_18_19.sp4_h_l_39
 (27 2)  (991 306)  (991 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 306)  (992 306)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 306)  (993 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 306)  (996 306)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 306)  (1000 306)  LC_1 Logic Functioning bit
 (39 2)  (1003 306)  (1003 306)  LC_1 Logic Functioning bit
 (41 2)  (1005 306)  (1005 306)  LC_1 Logic Functioning bit
 (42 2)  (1006 306)  (1006 306)  LC_1 Logic Functioning bit
 (44 2)  (1008 306)  (1008 306)  LC_1 Logic Functioning bit
 (45 2)  (1009 306)  (1009 306)  LC_1 Logic Functioning bit
 (0 3)  (964 307)  (964 307)  routing T_18_19.glb_netwk_7 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (6 3)  (970 307)  (970 307)  routing T_18_19.sp4_v_t_37 <X> T_18_19.sp4_h_l_37
 (11 3)  (975 307)  (975 307)  routing T_18_19.sp4_v_t_39 <X> T_18_19.sp4_h_l_39
 (32 3)  (996 307)  (996 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (998 307)  (998 307)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.input_2_1
 (36 3)  (1000 307)  (1000 307)  LC_1 Logic Functioning bit
 (39 3)  (1003 307)  (1003 307)  LC_1 Logic Functioning bit
 (41 3)  (1005 307)  (1005 307)  LC_1 Logic Functioning bit
 (42 3)  (1006 307)  (1006 307)  LC_1 Logic Functioning bit
 (47 3)  (1011 307)  (1011 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (21 4)  (985 308)  (985 308)  routing T_18_19.wire_logic_cluster/lc_3/out <X> T_18_19.lc_trk_g1_3
 (22 4)  (986 308)  (986 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (991 308)  (991 308)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 308)  (992 308)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 308)  (993 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 308)  (996 308)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 308)  (1000 308)  LC_2 Logic Functioning bit
 (39 4)  (1003 308)  (1003 308)  LC_2 Logic Functioning bit
 (41 4)  (1005 308)  (1005 308)  LC_2 Logic Functioning bit
 (42 4)  (1006 308)  (1006 308)  LC_2 Logic Functioning bit
 (44 4)  (1008 308)  (1008 308)  LC_2 Logic Functioning bit
 (45 4)  (1009 308)  (1009 308)  LC_2 Logic Functioning bit
 (15 5)  (979 309)  (979 309)  routing T_18_19.bot_op_0 <X> T_18_19.lc_trk_g1_0
 (17 5)  (981 309)  (981 309)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (30 5)  (994 309)  (994 309)  routing T_18_19.lc_trk_g3_2 <X> T_18_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (996 309)  (996 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (1000 309)  (1000 309)  LC_2 Logic Functioning bit
 (39 5)  (1003 309)  (1003 309)  LC_2 Logic Functioning bit
 (41 5)  (1005 309)  (1005 309)  LC_2 Logic Functioning bit
 (42 5)  (1006 309)  (1006 309)  LC_2 Logic Functioning bit
 (15 6)  (979 310)  (979 310)  routing T_18_19.bot_op_5 <X> T_18_19.lc_trk_g1_5
 (17 6)  (981 310)  (981 310)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (985 310)  (985 310)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g1_7
 (22 6)  (986 310)  (986 310)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (989 310)  (989 310)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g1_6
 (27 6)  (991 310)  (991 310)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 310)  (993 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 310)  (996 310)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 310)  (1000 310)  LC_3 Logic Functioning bit
 (39 6)  (1003 310)  (1003 310)  LC_3 Logic Functioning bit
 (41 6)  (1005 310)  (1005 310)  LC_3 Logic Functioning bit
 (42 6)  (1006 310)  (1006 310)  LC_3 Logic Functioning bit
 (44 6)  (1008 310)  (1008 310)  LC_3 Logic Functioning bit
 (45 6)  (1009 310)  (1009 310)  LC_3 Logic Functioning bit
 (22 7)  (986 311)  (986 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (994 311)  (994 311)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 311)  (996 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (998 311)  (998 311)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.input_2_3
 (36 7)  (1000 311)  (1000 311)  LC_3 Logic Functioning bit
 (39 7)  (1003 311)  (1003 311)  LC_3 Logic Functioning bit
 (41 7)  (1005 311)  (1005 311)  LC_3 Logic Functioning bit
 (42 7)  (1006 311)  (1006 311)  LC_3 Logic Functioning bit
 (44 7)  (1008 311)  (1008 311)  LC_3 Logic Functioning bit
 (15 8)  (979 312)  (979 312)  routing T_18_19.sp4_h_r_33 <X> T_18_19.lc_trk_g2_1
 (16 8)  (980 312)  (980 312)  routing T_18_19.sp4_h_r_33 <X> T_18_19.lc_trk_g2_1
 (17 8)  (981 312)  (981 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (982 312)  (982 312)  routing T_18_19.sp4_h_r_33 <X> T_18_19.lc_trk_g2_1
 (27 8)  (991 312)  (991 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (992 312)  (992 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 312)  (993 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 312)  (994 312)  routing T_18_19.lc_trk_g3_4 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 312)  (996 312)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 312)  (1000 312)  LC_4 Logic Functioning bit
 (39 8)  (1003 312)  (1003 312)  LC_4 Logic Functioning bit
 (41 8)  (1005 312)  (1005 312)  LC_4 Logic Functioning bit
 (42 8)  (1006 312)  (1006 312)  LC_4 Logic Functioning bit
 (44 8)  (1008 312)  (1008 312)  LC_4 Logic Functioning bit
 (45 8)  (1009 312)  (1009 312)  LC_4 Logic Functioning bit
 (32 9)  (996 313)  (996 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1000 313)  (1000 313)  LC_4 Logic Functioning bit
 (39 9)  (1003 313)  (1003 313)  LC_4 Logic Functioning bit
 (41 9)  (1005 313)  (1005 313)  LC_4 Logic Functioning bit
 (42 9)  (1006 313)  (1006 313)  LC_4 Logic Functioning bit
 (51 9)  (1015 313)  (1015 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (11 10)  (975 314)  (975 314)  routing T_18_19.sp4_h_l_38 <X> T_18_19.sp4_v_t_45
 (27 10)  (991 314)  (991 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 314)  (992 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 314)  (993 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 314)  (994 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 314)  (996 314)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 314)  (1000 314)  LC_5 Logic Functioning bit
 (39 10)  (1003 314)  (1003 314)  LC_5 Logic Functioning bit
 (41 10)  (1005 314)  (1005 314)  LC_5 Logic Functioning bit
 (42 10)  (1006 314)  (1006 314)  LC_5 Logic Functioning bit
 (44 10)  (1008 314)  (1008 314)  LC_5 Logic Functioning bit
 (45 10)  (1009 314)  (1009 314)  LC_5 Logic Functioning bit
 (9 11)  (973 315)  (973 315)  routing T_18_19.sp4_v_b_7 <X> T_18_19.sp4_v_t_42
 (32 11)  (996 315)  (996 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (998 315)  (998 315)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.input_2_5
 (36 11)  (1000 315)  (1000 315)  LC_5 Logic Functioning bit
 (39 11)  (1003 315)  (1003 315)  LC_5 Logic Functioning bit
 (41 11)  (1005 315)  (1005 315)  LC_5 Logic Functioning bit
 (42 11)  (1006 315)  (1006 315)  LC_5 Logic Functioning bit
 (44 11)  (1008 315)  (1008 315)  LC_5 Logic Functioning bit
 (17 12)  (981 316)  (981 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (982 316)  (982 316)  routing T_18_19.wire_logic_cluster/lc_1/out <X> T_18_19.lc_trk_g3_1
 (25 12)  (989 316)  (989 316)  routing T_18_19.wire_logic_cluster/lc_2/out <X> T_18_19.lc_trk_g3_2
 (27 12)  (991 316)  (991 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 316)  (993 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 316)  (994 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 316)  (996 316)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 316)  (1000 316)  LC_6 Logic Functioning bit
 (39 12)  (1003 316)  (1003 316)  LC_6 Logic Functioning bit
 (41 12)  (1005 316)  (1005 316)  LC_6 Logic Functioning bit
 (42 12)  (1006 316)  (1006 316)  LC_6 Logic Functioning bit
 (44 12)  (1008 316)  (1008 316)  LC_6 Logic Functioning bit
 (45 12)  (1009 316)  (1009 316)  LC_6 Logic Functioning bit
 (22 13)  (986 317)  (986 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (994 317)  (994 317)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (996 317)  (996 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (1000 317)  (1000 317)  LC_6 Logic Functioning bit
 (39 13)  (1003 317)  (1003 317)  LC_6 Logic Functioning bit
 (41 13)  (1005 317)  (1005 317)  LC_6 Logic Functioning bit
 (42 13)  (1006 317)  (1006 317)  LC_6 Logic Functioning bit
 (44 13)  (1008 317)  (1008 317)  LC_6 Logic Functioning bit
 (1 14)  (965 318)  (965 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (978 318)  (978 318)  routing T_18_19.wire_logic_cluster/lc_4/out <X> T_18_19.lc_trk_g3_4
 (17 14)  (981 318)  (981 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (982 318)  (982 318)  routing T_18_19.wire_logic_cluster/lc_5/out <X> T_18_19.lc_trk_g3_5
 (27 14)  (991 318)  (991 318)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 318)  (993 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 318)  (994 318)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 318)  (996 318)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 318)  (1000 318)  LC_7 Logic Functioning bit
 (39 14)  (1003 318)  (1003 318)  LC_7 Logic Functioning bit
 (41 14)  (1005 318)  (1005 318)  LC_7 Logic Functioning bit
 (42 14)  (1006 318)  (1006 318)  LC_7 Logic Functioning bit
 (44 14)  (1008 318)  (1008 318)  LC_7 Logic Functioning bit
 (45 14)  (1009 318)  (1009 318)  LC_7 Logic Functioning bit
 (0 15)  (964 319)  (964 319)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (965 319)  (965 319)  routing T_18_19.lc_trk_g1_5 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (17 15)  (981 319)  (981 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (994 319)  (994 319)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (996 319)  (996 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (998 319)  (998 319)  routing T_18_19.lc_trk_g1_0 <X> T_18_19.input_2_7
 (36 15)  (1000 319)  (1000 319)  LC_7 Logic Functioning bit
 (39 15)  (1003 319)  (1003 319)  LC_7 Logic Functioning bit
 (41 15)  (1005 319)  (1005 319)  LC_7 Logic Functioning bit
 (42 15)  (1006 319)  (1006 319)  LC_7 Logic Functioning bit


IpCon_Tile_25_19

 (36 0)  (1366 304)  (1366 304)  LC_0 Logic Functioning bit
 (37 0)  (1367 304)  (1367 304)  LC_0 Logic Functioning bit
 (42 0)  (1372 304)  (1372 304)  LC_0 Logic Functioning bit
 (43 0)  (1373 304)  (1373 304)  LC_0 Logic Functioning bit
 (50 0)  (1380 304)  (1380 304)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 305)  (1366 305)  LC_0 Logic Functioning bit
 (37 1)  (1367 305)  (1367 305)  LC_0 Logic Functioning bit
 (42 1)  (1372 305)  (1372 305)  LC_0 Logic Functioning bit
 (43 1)  (1373 305)  (1373 305)  LC_0 Logic Functioning bit
 (36 2)  (1366 306)  (1366 306)  LC_1 Logic Functioning bit
 (37 2)  (1367 306)  (1367 306)  LC_1 Logic Functioning bit
 (42 2)  (1372 306)  (1372 306)  LC_1 Logic Functioning bit
 (43 2)  (1373 306)  (1373 306)  LC_1 Logic Functioning bit
 (50 2)  (1380 306)  (1380 306)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 307)  (1366 307)  LC_1 Logic Functioning bit
 (37 3)  (1367 307)  (1367 307)  LC_1 Logic Functioning bit
 (42 3)  (1372 307)  (1372 307)  LC_1 Logic Functioning bit
 (43 3)  (1373 307)  (1373 307)  LC_1 Logic Functioning bit
 (36 4)  (1366 308)  (1366 308)  LC_2 Logic Functioning bit
 (37 4)  (1367 308)  (1367 308)  LC_2 Logic Functioning bit
 (42 4)  (1372 308)  (1372 308)  LC_2 Logic Functioning bit
 (43 4)  (1373 308)  (1373 308)  LC_2 Logic Functioning bit
 (50 4)  (1380 308)  (1380 308)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 309)  (1366 309)  LC_2 Logic Functioning bit
 (37 5)  (1367 309)  (1367 309)  LC_2 Logic Functioning bit
 (42 5)  (1372 309)  (1372 309)  LC_2 Logic Functioning bit
 (43 5)  (1373 309)  (1373 309)  LC_2 Logic Functioning bit
 (36 6)  (1366 310)  (1366 310)  LC_3 Logic Functioning bit
 (37 6)  (1367 310)  (1367 310)  LC_3 Logic Functioning bit
 (42 6)  (1372 310)  (1372 310)  LC_3 Logic Functioning bit
 (43 6)  (1373 310)  (1373 310)  LC_3 Logic Functioning bit
 (50 6)  (1380 310)  (1380 310)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 311)  (1366 311)  LC_3 Logic Functioning bit
 (37 7)  (1367 311)  (1367 311)  LC_3 Logic Functioning bit
 (42 7)  (1372 311)  (1372 311)  LC_3 Logic Functioning bit
 (43 7)  (1373 311)  (1373 311)  LC_3 Logic Functioning bit
 (36 8)  (1366 312)  (1366 312)  LC_4 Logic Functioning bit
 (37 8)  (1367 312)  (1367 312)  LC_4 Logic Functioning bit
 (42 8)  (1372 312)  (1372 312)  LC_4 Logic Functioning bit
 (43 8)  (1373 312)  (1373 312)  LC_4 Logic Functioning bit
 (50 8)  (1380 312)  (1380 312)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 313)  (1366 313)  LC_4 Logic Functioning bit
 (37 9)  (1367 313)  (1367 313)  LC_4 Logic Functioning bit
 (42 9)  (1372 313)  (1372 313)  LC_4 Logic Functioning bit
 (43 9)  (1373 313)  (1373 313)  LC_4 Logic Functioning bit
 (36 10)  (1366 314)  (1366 314)  LC_5 Logic Functioning bit
 (37 10)  (1367 314)  (1367 314)  LC_5 Logic Functioning bit
 (42 10)  (1372 314)  (1372 314)  LC_5 Logic Functioning bit
 (43 10)  (1373 314)  (1373 314)  LC_5 Logic Functioning bit
 (50 10)  (1380 314)  (1380 314)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 315)  (1366 315)  LC_5 Logic Functioning bit
 (37 11)  (1367 315)  (1367 315)  LC_5 Logic Functioning bit
 (42 11)  (1372 315)  (1372 315)  LC_5 Logic Functioning bit
 (43 11)  (1373 315)  (1373 315)  LC_5 Logic Functioning bit
 (36 12)  (1366 316)  (1366 316)  LC_6 Logic Functioning bit
 (37 12)  (1367 316)  (1367 316)  LC_6 Logic Functioning bit
 (42 12)  (1372 316)  (1372 316)  LC_6 Logic Functioning bit
 (43 12)  (1373 316)  (1373 316)  LC_6 Logic Functioning bit
 (50 12)  (1380 316)  (1380 316)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 317)  (1366 317)  LC_6 Logic Functioning bit
 (37 13)  (1367 317)  (1367 317)  LC_6 Logic Functioning bit
 (42 13)  (1372 317)  (1372 317)  LC_6 Logic Functioning bit
 (43 13)  (1373 317)  (1373 317)  LC_6 Logic Functioning bit
 (36 14)  (1366 318)  (1366 318)  LC_7 Logic Functioning bit
 (37 14)  (1367 318)  (1367 318)  LC_7 Logic Functioning bit
 (42 14)  (1372 318)  (1372 318)  LC_7 Logic Functioning bit
 (43 14)  (1373 318)  (1373 318)  LC_7 Logic Functioning bit
 (50 14)  (1380 318)  (1380 318)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 319)  (1366 319)  LC_7 Logic Functioning bit
 (37 15)  (1367 319)  (1367 319)  LC_7 Logic Functioning bit
 (42 15)  (1372 319)  (1372 319)  LC_7 Logic Functioning bit
 (43 15)  (1373 319)  (1373 319)  LC_7 Logic Functioning bit


LogicTile_1_18

 (3 4)  (57 292)  (57 292)  routing T_1_18.sp12_v_t_23 <X> T_1_18.sp12_h_r_0


LogicTile_9_18

 (2 8)  (476 296)  (476 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_11_18

 (2 12)  (584 300)  (584 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_12_18

 (3 0)  (639 288)  (639 288)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_v_b_0
 (3 1)  (639 289)  (639 289)  routing T_12_18.sp12_h_r_0 <X> T_12_18.sp12_v_b_0
 (11 5)  (647 293)  (647 293)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_h_r_5
 (13 5)  (649 293)  (649 293)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_h_r_5
 (26 6)  (662 294)  (662 294)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (37 6)  (673 294)  (673 294)  LC_3 Logic Functioning bit
 (39 6)  (675 294)  (675 294)  LC_3 Logic Functioning bit
 (40 6)  (676 294)  (676 294)  LC_3 Logic Functioning bit
 (42 6)  (678 294)  (678 294)  LC_3 Logic Functioning bit
 (47 6)  (683 294)  (683 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (53 6)  (689 294)  (689 294)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (26 7)  (662 295)  (662 295)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (663 295)  (663 295)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (664 295)  (664 295)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 295)  (665 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (672 295)  (672 295)  LC_3 Logic Functioning bit
 (38 7)  (674 295)  (674 295)  LC_3 Logic Functioning bit
 (41 7)  (677 295)  (677 295)  LC_3 Logic Functioning bit
 (43 7)  (679 295)  (679 295)  LC_3 Logic Functioning bit
 (4 12)  (640 300)  (640 300)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_v_b_9
 (5 13)  (641 301)  (641 301)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_v_b_9
 (6 13)  (642 301)  (642 301)  routing T_12_18.sp4_h_l_44 <X> T_12_18.sp4_h_r_9
 (22 15)  (658 303)  (658 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (661 303)  (661 303)  routing T_12_18.sp4_r_v_b_46 <X> T_12_18.lc_trk_g3_6


LogicTile_13_18

 (27 0)  (721 288)  (721 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (722 288)  (722 288)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 288)  (723 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 288)  (725 288)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 288)  (726 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (734 288)  (734 288)  LC_0 Logic Functioning bit
 (41 0)  (735 288)  (735 288)  LC_0 Logic Functioning bit
 (42 0)  (736 288)  (736 288)  LC_0 Logic Functioning bit
 (43 0)  (737 288)  (737 288)  LC_0 Logic Functioning bit
 (44 0)  (738 288)  (738 288)  LC_0 Logic Functioning bit
 (31 1)  (725 289)  (725 289)  routing T_13_18.lc_trk_g0_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (726 289)  (726 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (728 289)  (728 289)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.input_2_0
 (40 1)  (734 289)  (734 289)  LC_0 Logic Functioning bit
 (41 1)  (735 289)  (735 289)  LC_0 Logic Functioning bit
 (42 1)  (736 289)  (736 289)  LC_0 Logic Functioning bit
 (43 1)  (737 289)  (737 289)  LC_0 Logic Functioning bit
 (0 2)  (694 290)  (694 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (695 290)  (695 290)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (696 290)  (696 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (709 290)  (709 290)  routing T_13_18.bot_op_5 <X> T_13_18.lc_trk_g0_5
 (17 2)  (711 290)  (711 290)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (716 290)  (716 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (718 290)  (718 290)  routing T_13_18.bot_op_7 <X> T_13_18.lc_trk_g0_7
 (27 2)  (721 290)  (721 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (722 290)  (722 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (723 290)  (723 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 290)  (726 290)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (729 290)  (729 290)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.input_2_1
 (36 2)  (730 290)  (730 290)  LC_1 Logic Functioning bit
 (39 2)  (733 290)  (733 290)  LC_1 Logic Functioning bit
 (41 2)  (735 290)  (735 290)  LC_1 Logic Functioning bit
 (42 2)  (736 290)  (736 290)  LC_1 Logic Functioning bit
 (44 2)  (738 290)  (738 290)  LC_1 Logic Functioning bit
 (45 2)  (739 290)  (739 290)  LC_1 Logic Functioning bit
 (0 3)  (694 291)  (694 291)  routing T_13_18.glb_netwk_7 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (32 3)  (726 291)  (726 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (728 291)  (728 291)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.input_2_1
 (36 3)  (730 291)  (730 291)  LC_1 Logic Functioning bit
 (39 3)  (733 291)  (733 291)  LC_1 Logic Functioning bit
 (41 3)  (735 291)  (735 291)  LC_1 Logic Functioning bit
 (42 3)  (736 291)  (736 291)  LC_1 Logic Functioning bit
 (17 4)  (711 292)  (711 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (712 292)  (712 292)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g1_1
 (29 4)  (723 292)  (723 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (724 292)  (724 292)  routing T_13_18.lc_trk_g0_5 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (726 292)  (726 292)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (731 292)  (731 292)  LC_2 Logic Functioning bit
 (39 4)  (733 292)  (733 292)  LC_2 Logic Functioning bit
 (41 4)  (735 292)  (735 292)  LC_2 Logic Functioning bit
 (43 4)  (737 292)  (737 292)  LC_2 Logic Functioning bit
 (45 4)  (739 292)  (739 292)  LC_2 Logic Functioning bit
 (3 5)  (697 293)  (697 293)  routing T_13_18.sp12_h_l_23 <X> T_13_18.sp12_h_r_0
 (18 5)  (712 293)  (712 293)  routing T_13_18.bnr_op_1 <X> T_13_18.lc_trk_g1_1
 (37 5)  (731 293)  (731 293)  LC_2 Logic Functioning bit
 (39 5)  (733 293)  (733 293)  LC_2 Logic Functioning bit
 (41 5)  (735 293)  (735 293)  LC_2 Logic Functioning bit
 (43 5)  (737 293)  (737 293)  LC_2 Logic Functioning bit
 (48 5)  (742 293)  (742 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (707 294)  (707 294)  routing T_13_18.sp4_v_b_5 <X> T_13_18.sp4_v_t_40
 (15 7)  (709 295)  (709 295)  routing T_13_18.bot_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (711 295)  (711 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (14 12)  (708 300)  (708 300)  routing T_13_18.wire_logic_cluster/lc_0/out <X> T_13_18.lc_trk_g3_0
 (17 12)  (711 300)  (711 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 300)  (712 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (17 13)  (711 301)  (711 301)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (0 14)  (694 302)  (694 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 302)  (695 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (698 302)  (698 302)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_v_t_44
 (6 14)  (700 302)  (700 302)  routing T_13_18.sp4_v_b_1 <X> T_13_18.sp4_v_t_44


LogicTile_14_18

 (0 2)  (748 290)  (748 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (749 290)  (749 290)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (750 290)  (750 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (769 290)  (769 290)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g0_7
 (22 2)  (770 290)  (770 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (771 290)  (771 290)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g0_7
 (24 2)  (772 290)  (772 290)  routing T_14_18.sp4_h_l_2 <X> T_14_18.lc_trk_g0_7
 (0 3)  (748 291)  (748 291)  routing T_14_18.glb_netwk_7 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (11 6)  (759 294)  (759 294)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_v_t_40
 (12 7)  (760 295)  (760 295)  routing T_14_18.sp4_v_b_2 <X> T_14_18.sp4_v_t_40
 (22 7)  (770 295)  (770 295)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (771 295)  (771 295)  routing T_14_18.sp12_h_r_14 <X> T_14_18.lc_trk_g1_6
 (25 10)  (773 298)  (773 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (22 11)  (770 299)  (770 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (13 12)  (761 300)  (761 300)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_11
 (26 12)  (774 300)  (774 300)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 300)  (775 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 300)  (777 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 300)  (778 300)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 300)  (779 300)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 300)  (780 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (784 300)  (784 300)  LC_6 Logic Functioning bit
 (38 12)  (786 300)  (786 300)  LC_6 Logic Functioning bit
 (41 12)  (789 300)  (789 300)  LC_6 Logic Functioning bit
 (43 12)  (791 300)  (791 300)  LC_6 Logic Functioning bit
 (45 12)  (793 300)  (793 300)  LC_6 Logic Functioning bit
 (47 12)  (795 300)  (795 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (760 301)  (760 301)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_b_11
 (26 13)  (774 301)  (774 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (776 301)  (776 301)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 301)  (777 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 301)  (778 301)  routing T_14_18.lc_trk_g1_6 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (779 301)  (779 301)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (784 301)  (784 301)  LC_6 Logic Functioning bit
 (38 13)  (786 301)  (786 301)  LC_6 Logic Functioning bit
 (40 13)  (788 301)  (788 301)  LC_6 Logic Functioning bit
 (41 13)  (789 301)  (789 301)  LC_6 Logic Functioning bit
 (42 13)  (790 301)  (790 301)  LC_6 Logic Functioning bit
 (43 13)  (791 301)  (791 301)  LC_6 Logic Functioning bit
 (0 14)  (748 302)  (748 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 302)  (749 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (12 15)  (760 303)  (760 303)  routing T_14_18.sp4_h_l_46 <X> T_14_18.sp4_v_t_46


LogicTile_15_18

 (26 0)  (828 288)  (828 288)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (829 288)  (829 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 288)  (831 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 288)  (832 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 288)  (833 288)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 288)  (834 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 288)  (835 288)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (836 288)  (836 288)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (839 288)  (839 288)  LC_0 Logic Functioning bit
 (22 1)  (824 289)  (824 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (828 289)  (828 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 289)  (830 289)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 289)  (831 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (834 289)  (834 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (836 289)  (836 289)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_0
 (35 1)  (837 289)  (837 289)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.input_2_0
 (0 2)  (802 290)  (802 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (803 290)  (803 290)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (804 290)  (804 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 290)  (816 290)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (22 2)  (824 290)  (824 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (826 290)  (826 290)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (29 2)  (831 290)  (831 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 290)  (832 290)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 290)  (834 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 290)  (835 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 290)  (836 290)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (840 290)  (840 290)  LC_1 Logic Functioning bit
 (41 2)  (843 290)  (843 290)  LC_1 Logic Functioning bit
 (42 2)  (844 290)  (844 290)  LC_1 Logic Functioning bit
 (45 2)  (847 290)  (847 290)  LC_1 Logic Functioning bit
 (50 2)  (852 290)  (852 290)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (855 290)  (855 290)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (802 291)  (802 291)  routing T_15_18.glb_netwk_7 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (14 3)  (816 291)  (816 291)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (15 3)  (817 291)  (817 291)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (16 3)  (818 291)  (818 291)  routing T_15_18.sp4_h_l_9 <X> T_15_18.lc_trk_g0_4
 (17 3)  (819 291)  (819 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (21 3)  (823 291)  (823 291)  routing T_15_18.top_op_7 <X> T_15_18.lc_trk_g0_7
 (28 3)  (830 291)  (830 291)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 291)  (831 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 291)  (833 291)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (838 291)  (838 291)  LC_1 Logic Functioning bit
 (40 3)  (842 291)  (842 291)  LC_1 Logic Functioning bit
 (43 3)  (845 291)  (845 291)  LC_1 Logic Functioning bit
 (51 3)  (853 291)  (853 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (855 291)  (855 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (802 292)  (802 292)  routing T_15_18.glb_netwk_5 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (803 292)  (803 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (21 4)  (823 292)  (823 292)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g1_3
 (22 4)  (824 292)  (824 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (828 292)  (828 292)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 4)  (830 292)  (830 292)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 292)  (831 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (833 292)  (833 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 292)  (834 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 292)  (836 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (842 292)  (842 292)  LC_2 Logic Functioning bit
 (42 4)  (844 292)  (844 292)  LC_2 Logic Functioning bit
 (26 5)  (828 293)  (828 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (830 293)  (830 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 293)  (831 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 293)  (833 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (26 6)  (828 294)  (828 294)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (35 6)  (837 294)  (837 294)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_3
 (39 6)  (841 294)  (841 294)  LC_3 Logic Functioning bit
 (40 6)  (842 294)  (842 294)  LC_3 Logic Functioning bit
 (14 7)  (816 295)  (816 295)  routing T_15_18.top_op_4 <X> T_15_18.lc_trk_g1_4
 (15 7)  (817 295)  (817 295)  routing T_15_18.top_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (819 295)  (819 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (824 295)  (824 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (826 295)  (826 295)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g1_6
 (25 7)  (827 295)  (827 295)  routing T_15_18.top_op_6 <X> T_15_18.lc_trk_g1_6
 (26 7)  (828 295)  (828 295)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 295)  (831 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (834 295)  (834 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (836 295)  (836 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_3
 (35 7)  (837 295)  (837 295)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.input_2_3
 (38 7)  (840 295)  (840 295)  LC_3 Logic Functioning bit
 (41 7)  (843 295)  (843 295)  LC_3 Logic Functioning bit
 (17 8)  (819 296)  (819 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 296)  (820 296)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g2_1
 (26 8)  (828 296)  (828 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (830 296)  (830 296)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 296)  (831 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 296)  (833 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 296)  (834 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 296)  (836 296)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (842 296)  (842 296)  LC_4 Logic Functioning bit
 (26 9)  (828 297)  (828 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 297)  (830 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 297)  (831 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (834 297)  (834 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (837 297)  (837 297)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.input_2_4
 (51 9)  (853 297)  (853 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (4 10)  (806 298)  (806 298)  routing T_15_18.sp4_v_b_6 <X> T_15_18.sp4_v_t_43
 (26 10)  (828 298)  (828 298)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (831 298)  (831 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 298)  (832 298)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (834 298)  (834 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (837 298)  (837 298)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_5
 (40 10)  (842 298)  (842 298)  LC_5 Logic Functioning bit
 (22 11)  (824 299)  (824 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (827 299)  (827 299)  routing T_15_18.sp4_r_v_b_38 <X> T_15_18.lc_trk_g2_6
 (26 11)  (828 299)  (828 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (829 299)  (829 299)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 299)  (831 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 299)  (833 299)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (834 299)  (834 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (836 299)  (836 299)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_5
 (12 12)  (814 300)  (814 300)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_11
 (22 12)  (824 300)  (824 300)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (826 300)  (826 300)  routing T_15_18.tnr_op_3 <X> T_15_18.lc_trk_g3_3
 (26 12)  (828 300)  (828 300)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (829 300)  (829 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 300)  (831 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 300)  (832 300)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 300)  (833 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 300)  (834 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (838 300)  (838 300)  LC_6 Logic Functioning bit
 (37 12)  (839 300)  (839 300)  LC_6 Logic Functioning bit
 (38 12)  (840 300)  (840 300)  LC_6 Logic Functioning bit
 (39 12)  (841 300)  (841 300)  LC_6 Logic Functioning bit
 (41 12)  (843 300)  (843 300)  LC_6 Logic Functioning bit
 (43 12)  (845 300)  (845 300)  LC_6 Logic Functioning bit
 (11 13)  (813 301)  (813 301)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_11
 (13 13)  (815 301)  (815 301)  routing T_15_18.sp4_v_b_5 <X> T_15_18.sp4_h_r_11
 (26 13)  (828 301)  (828 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 301)  (830 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 301)  (831 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (832 301)  (832 301)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (833 301)  (833 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 301)  (838 301)  LC_6 Logic Functioning bit
 (37 13)  (839 301)  (839 301)  LC_6 Logic Functioning bit
 (38 13)  (840 301)  (840 301)  LC_6 Logic Functioning bit
 (39 13)  (841 301)  (841 301)  LC_6 Logic Functioning bit
 (40 13)  (842 301)  (842 301)  LC_6 Logic Functioning bit
 (41 13)  (843 301)  (843 301)  LC_6 Logic Functioning bit
 (42 13)  (844 301)  (844 301)  LC_6 Logic Functioning bit
 (43 13)  (845 301)  (845 301)  LC_6 Logic Functioning bit
 (14 14)  (816 302)  (816 302)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g3_4
 (15 15)  (817 303)  (817 303)  routing T_15_18.rgt_op_4 <X> T_15_18.lc_trk_g3_4
 (17 15)  (819 303)  (819 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_16_18

 (14 0)  (870 288)  (870 288)  routing T_16_18.sp4_v_b_0 <X> T_16_18.lc_trk_g0_0
 (16 0)  (872 288)  (872 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (17 0)  (873 288)  (873 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (874 288)  (874 288)  routing T_16_18.sp4_v_b_1 <X> T_16_18.lc_trk_g0_1
 (21 0)  (877 288)  (877 288)  routing T_16_18.sp4_v_b_11 <X> T_16_18.lc_trk_g0_3
 (22 0)  (878 288)  (878 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (879 288)  (879 288)  routing T_16_18.sp4_v_b_11 <X> T_16_18.lc_trk_g0_3
 (26 0)  (882 288)  (882 288)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (885 288)  (885 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 288)  (888 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (892 288)  (892 288)  LC_0 Logic Functioning bit
 (37 0)  (893 288)  (893 288)  LC_0 Logic Functioning bit
 (40 0)  (896 288)  (896 288)  LC_0 Logic Functioning bit
 (42 0)  (898 288)  (898 288)  LC_0 Logic Functioning bit
 (43 0)  (899 288)  (899 288)  LC_0 Logic Functioning bit
 (45 0)  (901 288)  (901 288)  LC_0 Logic Functioning bit
 (16 1)  (872 289)  (872 289)  routing T_16_18.sp4_v_b_0 <X> T_16_18.lc_trk_g0_0
 (17 1)  (873 289)  (873 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (877 289)  (877 289)  routing T_16_18.sp4_v_b_11 <X> T_16_18.lc_trk_g0_3
 (26 1)  (882 289)  (882 289)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 289)  (885 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (887 289)  (887 289)  routing T_16_18.lc_trk_g0_3 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 289)  (888 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (892 289)  (892 289)  LC_0 Logic Functioning bit
 (37 1)  (893 289)  (893 289)  LC_0 Logic Functioning bit
 (42 1)  (898 289)  (898 289)  LC_0 Logic Functioning bit
 (43 1)  (899 289)  (899 289)  LC_0 Logic Functioning bit
 (48 1)  (904 289)  (904 289)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (856 290)  (856 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (857 290)  (857 290)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (858 290)  (858 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (25 2)  (881 290)  (881 290)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (28 2)  (884 290)  (884 290)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 290)  (885 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 290)  (888 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 290)  (889 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 290)  (890 290)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 290)  (891 290)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_1
 (40 2)  (896 290)  (896 290)  LC_1 Logic Functioning bit
 (0 3)  (856 291)  (856 291)  routing T_16_18.glb_netwk_7 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (15 3)  (871 291)  (871 291)  routing T_16_18.sp4_v_t_9 <X> T_16_18.lc_trk_g0_4
 (16 3)  (872 291)  (872 291)  routing T_16_18.sp4_v_t_9 <X> T_16_18.lc_trk_g0_4
 (17 3)  (873 291)  (873 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (878 291)  (878 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (879 291)  (879 291)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (24 3)  (880 291)  (880 291)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (25 3)  (881 291)  (881 291)  routing T_16_18.sp4_h_l_11 <X> T_16_18.lc_trk_g0_6
 (26 3)  (882 291)  (882 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (884 291)  (884 291)  routing T_16_18.lc_trk_g2_3 <X> T_16_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 291)  (885 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (888 291)  (888 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (889 291)  (889 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_1
 (34 3)  (890 291)  (890 291)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.input_2_1
 (53 3)  (909 291)  (909 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (856 292)  (856 292)  routing T_16_18.glb_netwk_5 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (857 292)  (857 292)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (4 4)  (860 292)  (860 292)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_3
 (6 4)  (862 292)  (862 292)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_3
 (13 4)  (869 292)  (869 292)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_b_5
 (17 4)  (873 292)  (873 292)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (874 292)  (874 292)  routing T_16_18.wire_logic_cluster/lc_1/out <X> T_16_18.lc_trk_g1_1
 (25 4)  (881 292)  (881 292)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (28 4)  (884 292)  (884 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 292)  (885 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 292)  (886 292)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (887 292)  (887 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 292)  (888 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 292)  (889 292)  routing T_16_18.lc_trk_g2_5 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (891 292)  (891 292)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_2
 (37 4)  (893 292)  (893 292)  LC_2 Logic Functioning bit
 (38 4)  (894 292)  (894 292)  LC_2 Logic Functioning bit
 (39 4)  (895 292)  (895 292)  LC_2 Logic Functioning bit
 (40 4)  (896 292)  (896 292)  LC_2 Logic Functioning bit
 (41 4)  (897 292)  (897 292)  LC_2 Logic Functioning bit
 (42 4)  (898 292)  (898 292)  LC_2 Logic Functioning bit
 (43 4)  (899 292)  (899 292)  LC_2 Logic Functioning bit
 (5 5)  (861 293)  (861 293)  routing T_16_18.sp4_h_l_44 <X> T_16_18.sp4_v_b_3
 (12 5)  (868 293)  (868 293)  routing T_16_18.sp4_h_l_40 <X> T_16_18.sp4_v_b_5
 (22 5)  (878 293)  (878 293)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (880 293)  (880 293)  routing T_16_18.lft_op_2 <X> T_16_18.lc_trk_g1_2
 (27 5)  (883 293)  (883 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (884 293)  (884 293)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 293)  (885 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 293)  (886 293)  routing T_16_18.lc_trk_g2_7 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (888 293)  (888 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (889 293)  (889 293)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_2
 (34 5)  (890 293)  (890 293)  routing T_16_18.lc_trk_g3_5 <X> T_16_18.input_2_2
 (36 5)  (892 293)  (892 293)  LC_2 Logic Functioning bit
 (37 5)  (893 293)  (893 293)  LC_2 Logic Functioning bit
 (38 5)  (894 293)  (894 293)  LC_2 Logic Functioning bit
 (41 5)  (897 293)  (897 293)  LC_2 Logic Functioning bit
 (42 5)  (898 293)  (898 293)  LC_2 Logic Functioning bit
 (43 5)  (899 293)  (899 293)  LC_2 Logic Functioning bit
 (22 6)  (878 294)  (878 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (879 294)  (879 294)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g1_7
 (24 6)  (880 294)  (880 294)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g1_7
 (29 6)  (885 294)  (885 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 294)  (886 294)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (887 294)  (887 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 294)  (888 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (890 294)  (890 294)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 6)  (896 294)  (896 294)  LC_3 Logic Functioning bit
 (42 6)  (898 294)  (898 294)  LC_3 Logic Functioning bit
 (31 7)  (887 295)  (887 295)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (40 7)  (896 295)  (896 295)  LC_3 Logic Functioning bit
 (42 7)  (898 295)  (898 295)  LC_3 Logic Functioning bit
 (14 8)  (870 296)  (870 296)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g2_0
 (15 8)  (871 296)  (871 296)  routing T_16_18.tnr_op_1 <X> T_16_18.lc_trk_g2_1
 (17 8)  (873 296)  (873 296)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (21 8)  (877 296)  (877 296)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g2_3
 (22 8)  (878 296)  (878 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (880 296)  (880 296)  routing T_16_18.rgt_op_3 <X> T_16_18.lc_trk_g2_3
 (28 8)  (884 296)  (884 296)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 296)  (885 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 296)  (888 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (889 296)  (889 296)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (890 296)  (890 296)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (892 296)  (892 296)  LC_4 Logic Functioning bit
 (50 8)  (906 296)  (906 296)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (907 296)  (907 296)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (871 297)  (871 297)  routing T_16_18.rgt_op_0 <X> T_16_18.lc_trk_g2_0
 (17 9)  (873 297)  (873 297)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (878 297)  (878 297)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (880 297)  (880 297)  routing T_16_18.tnr_op_2 <X> T_16_18.lc_trk_g2_2
 (26 9)  (882 297)  (882 297)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 297)  (884 297)  routing T_16_18.lc_trk_g2_2 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 297)  (885 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (46 9)  (902 297)  (902 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (909 297)  (909 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (873 298)  (873 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (874 298)  (874 298)  routing T_16_18.wire_logic_cluster/lc_5/out <X> T_16_18.lc_trk_g2_5
 (21 10)  (877 298)  (877 298)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g2_7
 (22 10)  (878 298)  (878 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (879 298)  (879 298)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g2_7
 (27 10)  (883 298)  (883 298)  routing T_16_18.lc_trk_g1_1 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 298)  (885 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (887 298)  (887 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 298)  (888 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (889 298)  (889 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (890 298)  (890 298)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (50 10)  (906 298)  (906 298)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (877 299)  (877 299)  routing T_16_18.sp4_v_t_26 <X> T_16_18.lc_trk_g2_7
 (26 11)  (882 299)  (882 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 299)  (883 299)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 299)  (885 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (887 299)  (887 299)  routing T_16_18.lc_trk_g3_7 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 11)  (893 299)  (893 299)  LC_5 Logic Functioning bit
 (40 11)  (896 299)  (896 299)  LC_5 Logic Functioning bit
 (5 12)  (861 300)  (861 300)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_9
 (15 12)  (871 300)  (871 300)  routing T_16_18.rgt_op_1 <X> T_16_18.lc_trk_g3_1
 (17 12)  (873 300)  (873 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (874 300)  (874 300)  routing T_16_18.rgt_op_1 <X> T_16_18.lc_trk_g3_1
 (15 13)  (871 301)  (871 301)  routing T_16_18.tnr_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (873 301)  (873 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (16 14)  (872 302)  (872 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (17 14)  (873 302)  (873 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (874 302)  (874 302)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (22 14)  (878 302)  (878 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (880 302)  (880 302)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g3_7
 (8 15)  (864 303)  (864 303)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_t_47
 (9 15)  (865 303)  (865 303)  routing T_16_18.sp4_h_r_10 <X> T_16_18.sp4_v_t_47
 (17 15)  (873 303)  (873 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (874 303)  (874 303)  routing T_16_18.sp4_v_b_37 <X> T_16_18.lc_trk_g3_5
 (21 15)  (877 303)  (877 303)  routing T_16_18.tnl_op_7 <X> T_16_18.lc_trk_g3_7


LogicTile_17_18

 (21 0)  (931 288)  (931 288)  routing T_17_18.wire_logic_cluster/lc_3/out <X> T_17_18.lc_trk_g0_3
 (22 0)  (932 288)  (932 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (935 288)  (935 288)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (28 0)  (938 288)  (938 288)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 288)  (939 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 288)  (942 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (944 288)  (944 288)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (946 288)  (946 288)  LC_0 Logic Functioning bit
 (37 0)  (947 288)  (947 288)  LC_0 Logic Functioning bit
 (39 0)  (949 288)  (949 288)  LC_0 Logic Functioning bit
 (41 0)  (951 288)  (951 288)  LC_0 Logic Functioning bit
 (45 0)  (955 288)  (955 288)  LC_0 Logic Functioning bit
 (22 1)  (932 289)  (932 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (934 289)  (934 289)  routing T_17_18.lft_op_2 <X> T_17_18.lc_trk_g0_2
 (26 1)  (936 289)  (936 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (937 289)  (937 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (938 289)  (938 289)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 289)  (939 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (942 289)  (942 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (943 289)  (943 289)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.input_2_0
 (34 1)  (944 289)  (944 289)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.input_2_0
 (36 1)  (946 289)  (946 289)  LC_0 Logic Functioning bit
 (37 1)  (947 289)  (947 289)  LC_0 Logic Functioning bit
 (38 1)  (948 289)  (948 289)  LC_0 Logic Functioning bit
 (39 1)  (949 289)  (949 289)  LC_0 Logic Functioning bit
 (53 1)  (963 289)  (963 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (910 290)  (910 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (911 290)  (911 290)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (912 290)  (912 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (27 2)  (937 290)  (937 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 290)  (938 290)  routing T_17_18.lc_trk_g3_1 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 290)  (939 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 290)  (942 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 290)  (943 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 290)  (944 290)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (41 2)  (951 290)  (951 290)  LC_1 Logic Functioning bit
 (43 2)  (953 290)  (953 290)  LC_1 Logic Functioning bit
 (45 2)  (955 290)  (955 290)  LC_1 Logic Functioning bit
 (52 2)  (962 290)  (962 290)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (910 291)  (910 291)  routing T_17_18.glb_netwk_7 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (13 3)  (923 291)  (923 291)  routing T_17_18.sp4_v_b_9 <X> T_17_18.sp4_h_l_39
 (28 3)  (938 291)  (938 291)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 291)  (939 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 291)  (941 291)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (946 291)  (946 291)  LC_1 Logic Functioning bit
 (37 3)  (947 291)  (947 291)  LC_1 Logic Functioning bit
 (38 3)  (948 291)  (948 291)  LC_1 Logic Functioning bit
 (39 3)  (949 291)  (949 291)  LC_1 Logic Functioning bit
 (41 3)  (951 291)  (951 291)  LC_1 Logic Functioning bit
 (43 3)  (953 291)  (953 291)  LC_1 Logic Functioning bit
 (47 3)  (957 291)  (957 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (924 292)  (924 292)  routing T_17_18.wire_logic_cluster/lc_0/out <X> T_17_18.lc_trk_g1_0
 (28 4)  (938 292)  (938 292)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (939 292)  (939 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (942 292)  (942 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 292)  (943 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 292)  (944 292)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 292)  (945 292)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (37 4)  (947 292)  (947 292)  LC_2 Logic Functioning bit
 (38 4)  (948 292)  (948 292)  LC_2 Logic Functioning bit
 (39 4)  (949 292)  (949 292)  LC_2 Logic Functioning bit
 (43 4)  (953 292)  (953 292)  LC_2 Logic Functioning bit
 (45 4)  (955 292)  (955 292)  LC_2 Logic Functioning bit
 (17 5)  (927 293)  (927 293)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (936 293)  (936 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (937 293)  (937 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 293)  (938 293)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 293)  (939 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 293)  (941 293)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 293)  (942 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (943 293)  (943 293)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (34 5)  (944 293)  (944 293)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (35 5)  (945 293)  (945 293)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.input_2_2
 (36 5)  (946 293)  (946 293)  LC_2 Logic Functioning bit
 (37 5)  (947 293)  (947 293)  LC_2 Logic Functioning bit
 (38 5)  (948 293)  (948 293)  LC_2 Logic Functioning bit
 (39 5)  (949 293)  (949 293)  LC_2 Logic Functioning bit
 (44 5)  (954 293)  (954 293)  LC_2 Logic Functioning bit
 (48 5)  (958 293)  (958 293)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (961 293)  (961 293)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 6)  (914 294)  (914 294)  routing T_17_18.sp4_v_b_3 <X> T_17_18.sp4_v_t_38
 (16 6)  (926 294)  (926 294)  routing T_17_18.sp12_h_r_13 <X> T_17_18.lc_trk_g1_5
 (17 6)  (927 294)  (927 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (27 6)  (937 294)  (937 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 294)  (938 294)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 294)  (939 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 294)  (942 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (35 6)  (945 294)  (945 294)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (38 6)  (948 294)  (948 294)  LC_3 Logic Functioning bit
 (41 6)  (951 294)  (951 294)  LC_3 Logic Functioning bit
 (42 6)  (952 294)  (952 294)  LC_3 Logic Functioning bit
 (43 6)  (953 294)  (953 294)  LC_3 Logic Functioning bit
 (45 6)  (955 294)  (955 294)  LC_3 Logic Functioning bit
 (26 7)  (936 295)  (936 295)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 295)  (939 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 295)  (940 295)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 295)  (941 295)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (942 295)  (942 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (943 295)  (943 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (34 7)  (944 295)  (944 295)  routing T_17_18.lc_trk_g3_4 <X> T_17_18.input_2_3
 (36 7)  (946 295)  (946 295)  LC_3 Logic Functioning bit
 (37 7)  (947 295)  (947 295)  LC_3 Logic Functioning bit
 (39 7)  (949 295)  (949 295)  LC_3 Logic Functioning bit
 (40 7)  (950 295)  (950 295)  LC_3 Logic Functioning bit
 (48 7)  (958 295)  (958 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (961 295)  (961 295)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (963 295)  (963 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (925 296)  (925 296)  routing T_17_18.rgt_op_1 <X> T_17_18.lc_trk_g2_1
 (17 8)  (927 296)  (927 296)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (928 296)  (928 296)  routing T_17_18.rgt_op_1 <X> T_17_18.lc_trk_g2_1
 (17 12)  (927 300)  (927 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 300)  (928 300)  routing T_17_18.wire_logic_cluster/lc_1/out <X> T_17_18.lc_trk_g3_1
 (22 12)  (932 300)  (932 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (934 300)  (934 300)  routing T_17_18.tnl_op_3 <X> T_17_18.lc_trk_g3_3
 (25 12)  (935 300)  (935 300)  routing T_17_18.wire_logic_cluster/lc_2/out <X> T_17_18.lc_trk_g3_2
 (10 13)  (920 301)  (920 301)  routing T_17_18.sp4_h_r_5 <X> T_17_18.sp4_v_b_10
 (21 13)  (931 301)  (931 301)  routing T_17_18.tnl_op_3 <X> T_17_18.lc_trk_g3_3
 (22 13)  (932 301)  (932 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (911 302)  (911 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (924 302)  (924 302)  routing T_17_18.sp4_h_r_36 <X> T_17_18.lc_trk_g3_4
 (22 14)  (932 302)  (932 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (0 15)  (910 303)  (910 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (911 303)  (911 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (3 15)  (913 303)  (913 303)  routing T_17_18.sp12_h_l_22 <X> T_17_18.sp12_v_t_22
 (15 15)  (925 303)  (925 303)  routing T_17_18.sp4_h_r_36 <X> T_17_18.lc_trk_g3_4
 (16 15)  (926 303)  (926 303)  routing T_17_18.sp4_h_r_36 <X> T_17_18.lc_trk_g3_4
 (17 15)  (927 303)  (927 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (931 303)  (931 303)  routing T_17_18.sp4_r_v_b_47 <X> T_17_18.lc_trk_g3_7


LogicTile_18_18

 (22 0)  (986 288)  (986 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (987 288)  (987 288)  routing T_18_18.sp12_h_r_11 <X> T_18_18.lc_trk_g0_3
 (36 0)  (1000 288)  (1000 288)  LC_0 Logic Functioning bit
 (37 0)  (1001 288)  (1001 288)  LC_0 Logic Functioning bit
 (38 0)  (1002 288)  (1002 288)  LC_0 Logic Functioning bit
 (39 0)  (1003 288)  (1003 288)  LC_0 Logic Functioning bit
 (40 0)  (1004 288)  (1004 288)  LC_0 Logic Functioning bit
 (41 0)  (1005 288)  (1005 288)  LC_0 Logic Functioning bit
 (42 0)  (1006 288)  (1006 288)  LC_0 Logic Functioning bit
 (43 0)  (1007 288)  (1007 288)  LC_0 Logic Functioning bit
 (46 0)  (1010 288)  (1010 288)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (1015 288)  (1015 288)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1016 288)  (1016 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (986 289)  (986 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (988 289)  (988 289)  routing T_18_18.bot_op_2 <X> T_18_18.lc_trk_g0_2
 (36 1)  (1000 289)  (1000 289)  LC_0 Logic Functioning bit
 (37 1)  (1001 289)  (1001 289)  LC_0 Logic Functioning bit
 (38 1)  (1002 289)  (1002 289)  LC_0 Logic Functioning bit
 (39 1)  (1003 289)  (1003 289)  LC_0 Logic Functioning bit
 (40 1)  (1004 289)  (1004 289)  LC_0 Logic Functioning bit
 (41 1)  (1005 289)  (1005 289)  LC_0 Logic Functioning bit
 (42 1)  (1006 289)  (1006 289)  LC_0 Logic Functioning bit
 (43 1)  (1007 289)  (1007 289)  LC_0 Logic Functioning bit
 (53 1)  (1017 289)  (1017 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (964 290)  (964 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (1 2)  (965 290)  (965 290)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (2 2)  (966 290)  (966 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (972 290)  (972 290)  routing T_18_18.sp4_v_t_36 <X> T_18_18.sp4_h_l_36
 (9 2)  (973 290)  (973 290)  routing T_18_18.sp4_v_t_36 <X> T_18_18.sp4_h_l_36
 (14 2)  (978 290)  (978 290)  routing T_18_18.wire_logic_cluster/lc_4/out <X> T_18_18.lc_trk_g0_4
 (29 2)  (993 290)  (993 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 290)  (994 290)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (996 290)  (996 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (41 2)  (1005 290)  (1005 290)  LC_1 Logic Functioning bit
 (43 2)  (1007 290)  (1007 290)  LC_1 Logic Functioning bit
 (0 3)  (964 291)  (964 291)  routing T_18_18.glb_netwk_7 <X> T_18_18.wire_logic_cluster/lc_7/clk
 (17 3)  (981 291)  (981 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (986 291)  (986 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (30 3)  (994 291)  (994 291)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (995 291)  (995 291)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_1/in_3
 (41 3)  (1005 291)  (1005 291)  LC_1 Logic Functioning bit
 (43 3)  (1007 291)  (1007 291)  LC_1 Logic Functioning bit
 (47 3)  (1011 291)  (1011 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1012 291)  (1012 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (1015 291)  (1015 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (27 4)  (991 292)  (991 292)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 292)  (992 292)  routing T_18_18.lc_trk_g3_0 <X> T_18_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 292)  (993 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (995 292)  (995 292)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (996 292)  (996 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 292)  (997 292)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (998 292)  (998 292)  routing T_18_18.lc_trk_g3_4 <X> T_18_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 292)  (1000 292)  LC_2 Logic Functioning bit
 (37 4)  (1001 292)  (1001 292)  LC_2 Logic Functioning bit
 (38 4)  (1002 292)  (1002 292)  LC_2 Logic Functioning bit
 (39 4)  (1003 292)  (1003 292)  LC_2 Logic Functioning bit
 (41 4)  (1005 292)  (1005 292)  LC_2 Logic Functioning bit
 (43 4)  (1007 292)  (1007 292)  LC_2 Logic Functioning bit
 (36 5)  (1000 293)  (1000 293)  LC_2 Logic Functioning bit
 (37 5)  (1001 293)  (1001 293)  LC_2 Logic Functioning bit
 (38 5)  (1002 293)  (1002 293)  LC_2 Logic Functioning bit
 (39 5)  (1003 293)  (1003 293)  LC_2 Logic Functioning bit
 (41 5)  (1005 293)  (1005 293)  LC_2 Logic Functioning bit
 (43 5)  (1007 293)  (1007 293)  LC_2 Logic Functioning bit
 (16 6)  (980 294)  (980 294)  routing T_18_18.sp4_v_b_5 <X> T_18_18.lc_trk_g1_5
 (17 6)  (981 294)  (981 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (982 294)  (982 294)  routing T_18_18.sp4_v_b_5 <X> T_18_18.lc_trk_g1_5
 (29 6)  (993 294)  (993 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (994 294)  (994 294)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (995 294)  (995 294)  routing T_18_18.lc_trk_g0_4 <X> T_18_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (996 294)  (996 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 294)  (1000 294)  LC_3 Logic Functioning bit
 (38 6)  (1002 294)  (1002 294)  LC_3 Logic Functioning bit
 (47 6)  (1011 294)  (1011 294)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (994 295)  (994 295)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_3/in_1
 (36 7)  (1000 295)  (1000 295)  LC_3 Logic Functioning bit
 (38 7)  (1002 295)  (1002 295)  LC_3 Logic Functioning bit
 (14 8)  (978 296)  (978 296)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g2_0
 (15 8)  (979 296)  (979 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (16 8)  (980 296)  (980 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (17 8)  (981 296)  (981 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (982 296)  (982 296)  routing T_18_18.sp4_h_r_33 <X> T_18_18.lc_trk_g2_1
 (19 8)  (983 296)  (983 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 8)  (986 296)  (986 296)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (987 296)  (987 296)  routing T_18_18.sp12_v_b_19 <X> T_18_18.lc_trk_g2_3
 (28 8)  (992 296)  (992 296)  routing T_18_18.lc_trk_g2_1 <X> T_18_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 296)  (993 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (995 296)  (995 296)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (996 296)  (996 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (997 296)  (997 296)  routing T_18_18.lc_trk_g2_5 <X> T_18_18.wire_logic_cluster/lc_4/in_3
 (15 9)  (979 297)  (979 297)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g2_0
 (16 9)  (980 297)  (980 297)  routing T_18_18.sp4_h_l_21 <X> T_18_18.lc_trk_g2_0
 (17 9)  (981 297)  (981 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (985 297)  (985 297)  routing T_18_18.sp12_v_b_19 <X> T_18_18.lc_trk_g2_3
 (26 9)  (990 297)  (990 297)  routing T_18_18.lc_trk_g0_2 <X> T_18_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (993 297)  (993 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (41 9)  (1005 297)  (1005 297)  LC_4 Logic Functioning bit
 (43 9)  (1007 297)  (1007 297)  LC_4 Logic Functioning bit
 (1 10)  (965 298)  (965 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_5 glb2local_2
 (15 10)  (979 298)  (979 298)  routing T_18_18.sp4_v_t_32 <X> T_18_18.lc_trk_g2_5
 (16 10)  (980 298)  (980 298)  routing T_18_18.sp4_v_t_32 <X> T_18_18.lc_trk_g2_5
 (17 10)  (981 298)  (981 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (985 298)  (985 298)  routing T_18_18.bnl_op_7 <X> T_18_18.lc_trk_g2_7
 (22 10)  (986 298)  (986 298)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (32 10)  (996 298)  (996 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (997 298)  (997 298)  routing T_18_18.lc_trk_g2_0 <X> T_18_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 298)  (1000 298)  LC_5 Logic Functioning bit
 (37 10)  (1001 298)  (1001 298)  LC_5 Logic Functioning bit
 (38 10)  (1002 298)  (1002 298)  LC_5 Logic Functioning bit
 (39 10)  (1003 298)  (1003 298)  LC_5 Logic Functioning bit
 (40 10)  (1004 298)  (1004 298)  LC_5 Logic Functioning bit
 (42 10)  (1006 298)  (1006 298)  LC_5 Logic Functioning bit
 (43 10)  (1007 298)  (1007 298)  LC_5 Logic Functioning bit
 (50 10)  (1014 298)  (1014 298)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (1017 298)  (1017 298)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (0 11)  (964 299)  (964 299)  routing T_18_18.glb_netwk_5 <X> T_18_18.glb2local_2
 (1 11)  (965 299)  (965 299)  routing T_18_18.glb_netwk_5 <X> T_18_18.glb2local_2
 (21 11)  (985 299)  (985 299)  routing T_18_18.bnl_op_7 <X> T_18_18.lc_trk_g2_7
 (26 11)  (990 299)  (990 299)  routing T_18_18.lc_trk_g0_3 <X> T_18_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (993 299)  (993 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (36 11)  (1000 299)  (1000 299)  LC_5 Logic Functioning bit
 (37 11)  (1001 299)  (1001 299)  LC_5 Logic Functioning bit
 (38 11)  (1002 299)  (1002 299)  LC_5 Logic Functioning bit
 (39 11)  (1003 299)  (1003 299)  LC_5 Logic Functioning bit
 (41 11)  (1005 299)  (1005 299)  LC_5 Logic Functioning bit
 (42 11)  (1006 299)  (1006 299)  LC_5 Logic Functioning bit
 (43 11)  (1007 299)  (1007 299)  LC_5 Logic Functioning bit
 (14 12)  (978 300)  (978 300)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g3_0
 (16 13)  (980 301)  (980 301)  routing T_18_18.sp4_v_b_24 <X> T_18_18.lc_trk_g3_0
 (17 13)  (981 301)  (981 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (5 14)  (969 302)  (969 302)  routing T_18_18.sp4_v_b_9 <X> T_18_18.sp4_h_l_44
 (26 14)  (990 302)  (990 302)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (991 302)  (991 302)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 302)  (993 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 302)  (994 302)  routing T_18_18.lc_trk_g1_5 <X> T_18_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (995 302)  (995 302)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (996 302)  (996 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (1002 302)  (1002 302)  LC_7 Logic Functioning bit
 (45 14)  (1009 302)  (1009 302)  LC_7 Logic Functioning bit
 (48 14)  (1012 302)  (1012 302)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (978 303)  (978 303)  routing T_18_18.tnl_op_4 <X> T_18_18.lc_trk_g3_4
 (15 15)  (979 303)  (979 303)  routing T_18_18.tnl_op_4 <X> T_18_18.lc_trk_g3_4
 (17 15)  (981 303)  (981 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (26 15)  (990 303)  (990 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 303)  (992 303)  routing T_18_18.lc_trk_g2_7 <X> T_18_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 303)  (993 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (995 303)  (995 303)  routing T_18_18.lc_trk_g0_6 <X> T_18_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (996 303)  (996 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (997 303)  (997 303)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.input_2_7
 (35 15)  (999 303)  (999 303)  routing T_18_18.lc_trk_g2_3 <X> T_18_18.input_2_7
 (37 15)  (1001 303)  (1001 303)  LC_7 Logic Functioning bit
 (39 15)  (1003 303)  (1003 303)  LC_7 Logic Functioning bit


RAM_Tile_19_18

 (3 14)  (1021 302)  (1021 302)  routing T_19_18.sp12_v_b_1 <X> T_19_18.sp12_v_t_22
 (8 15)  (1026 303)  (1026 303)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_v_t_47


LogicTile_12_17

 (13 6)  (649 278)  (649 278)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_40
 (12 7)  (648 279)  (648 279)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_40


LogicTile_13_17

 (14 0)  (708 272)  (708 272)  routing T_13_17.wire_logic_cluster/lc_0/out <X> T_13_17.lc_trk_g0_0
 (15 0)  (709 272)  (709 272)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (711 272)  (711 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (27 0)  (721 272)  (721 272)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 272)  (723 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (726 272)  (726 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 272)  (728 272)  routing T_13_17.lc_trk_g1_0 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (732 272)  (732 272)  LC_0 Logic Functioning bit
 (39 0)  (733 272)  (733 272)  LC_0 Logic Functioning bit
 (45 0)  (739 272)  (739 272)  LC_0 Logic Functioning bit
 (46 0)  (740 272)  (740 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (746 272)  (746 272)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (711 273)  (711 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (712 273)  (712 273)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (22 1)  (716 273)  (716 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (718 273)  (718 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (25 1)  (719 273)  (719 273)  routing T_13_17.top_op_2 <X> T_13_17.lc_trk_g0_2
 (28 1)  (722 273)  (722 273)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 273)  (723 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (724 273)  (724 273)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 1)  (726 273)  (726 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (727 273)  (727 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_0
 (34 1)  (728 273)  (728 273)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.input_2_0
 (39 1)  (733 273)  (733 273)  LC_0 Logic Functioning bit
 (41 1)  (735 273)  (735 273)  LC_0 Logic Functioning bit
 (47 1)  (741 273)  (741 273)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (694 274)  (694 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (695 274)  (695 274)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (696 274)  (696 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (21 2)  (715 274)  (715 274)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g0_7
 (22 2)  (716 274)  (716 274)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (723 274)  (723 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 274)  (726 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 274)  (727 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (38 2)  (732 274)  (732 274)  LC_1 Logic Functioning bit
 (39 2)  (733 274)  (733 274)  LC_1 Logic Functioning bit
 (40 2)  (734 274)  (734 274)  LC_1 Logic Functioning bit
 (41 2)  (735 274)  (735 274)  LC_1 Logic Functioning bit
 (43 2)  (737 274)  (737 274)  LC_1 Logic Functioning bit
 (0 3)  (694 275)  (694 275)  routing T_13_17.glb_netwk_7 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (21 3)  (715 275)  (715 275)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g0_7
 (26 3)  (720 275)  (720 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 275)  (721 275)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 275)  (723 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (726 275)  (726 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (727 275)  (727 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_1
 (35 3)  (729 275)  (729 275)  routing T_13_17.lc_trk_g2_3 <X> T_13_17.input_2_1
 (38 3)  (732 275)  (732 275)  LC_1 Logic Functioning bit
 (39 3)  (733 275)  (733 275)  LC_1 Logic Functioning bit
 (40 3)  (734 275)  (734 275)  LC_1 Logic Functioning bit
 (41 3)  (735 275)  (735 275)  LC_1 Logic Functioning bit
 (14 4)  (708 276)  (708 276)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (25 4)  (719 276)  (719 276)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g1_2
 (32 4)  (726 276)  (726 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (728 276)  (728 276)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (38 4)  (732 276)  (732 276)  LC_2 Logic Functioning bit
 (40 4)  (734 276)  (734 276)  LC_2 Logic Functioning bit
 (45 4)  (739 276)  (739 276)  LC_2 Logic Functioning bit
 (50 4)  (744 276)  (744 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (708 277)  (708 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (15 5)  (709 277)  (709 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (16 5)  (710 277)  (710 277)  routing T_13_17.sp4_h_l_5 <X> T_13_17.lc_trk_g1_0
 (17 5)  (711 277)  (711 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (716 277)  (716 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (722 277)  (722 277)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 277)  (723 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (725 277)  (725 277)  routing T_13_17.lc_trk_g1_2 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (39 5)  (733 277)  (733 277)  LC_2 Logic Functioning bit
 (41 5)  (735 277)  (735 277)  LC_2 Logic Functioning bit
 (51 5)  (745 277)  (745 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (747 277)  (747 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (715 278)  (715 278)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g1_7
 (22 6)  (716 278)  (716 278)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (28 6)  (722 278)  (722 278)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 278)  (723 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 278)  (726 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (731 278)  (731 278)  LC_3 Logic Functioning bit
 (39 6)  (733 278)  (733 278)  LC_3 Logic Functioning bit
 (40 6)  (734 278)  (734 278)  LC_3 Logic Functioning bit
 (42 6)  (736 278)  (736 278)  LC_3 Logic Functioning bit
 (9 7)  (703 279)  (703 279)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_41
 (10 7)  (704 279)  (704 279)  routing T_13_17.sp4_v_b_8 <X> T_13_17.sp4_v_t_41
 (21 7)  (715 279)  (715 279)  routing T_13_17.bnr_op_7 <X> T_13_17.lc_trk_g1_7
 (28 7)  (722 279)  (722 279)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 279)  (723 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 279)  (724 279)  routing T_13_17.lc_trk_g2_2 <X> T_13_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (725 279)  (725 279)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 279)  (726 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (731 279)  (731 279)  LC_3 Logic Functioning bit
 (39 7)  (733 279)  (733 279)  LC_3 Logic Functioning bit
 (40 7)  (734 279)  (734 279)  LC_3 Logic Functioning bit
 (41 7)  (735 279)  (735 279)  LC_3 Logic Functioning bit
 (42 7)  (736 279)  (736 279)  LC_3 Logic Functioning bit
 (14 8)  (708 280)  (708 280)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g2_0
 (15 8)  (709 280)  (709 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (17 8)  (711 280)  (711 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (712 280)  (712 280)  routing T_13_17.rgt_op_1 <X> T_13_17.lc_trk_g2_1
 (22 8)  (716 280)  (716 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (717 280)  (717 280)  routing T_13_17.sp12_v_b_19 <X> T_13_17.lc_trk_g2_3
 (26 8)  (720 280)  (720 280)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (723 280)  (723 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (726 280)  (726 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 280)  (727 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (728 280)  (728 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (729 280)  (729 280)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_4
 (37 8)  (731 280)  (731 280)  LC_4 Logic Functioning bit
 (14 9)  (708 281)  (708 281)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g2_0
 (16 9)  (710 281)  (710 281)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g2_0
 (17 9)  (711 281)  (711 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (715 281)  (715 281)  routing T_13_17.sp12_v_b_19 <X> T_13_17.lc_trk_g2_3
 (22 9)  (716 281)  (716 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (717 281)  (717 281)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g2_2
 (24 9)  (718 281)  (718 281)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g2_2
 (26 9)  (720 281)  (720 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (721 281)  (721 281)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 281)  (723 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (725 281)  (725 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (726 281)  (726 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (727 281)  (727 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_4
 (35 9)  (729 281)  (729 281)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.input_2_4
 (36 9)  (730 281)  (730 281)  LC_4 Logic Functioning bit
 (25 10)  (719 282)  (719 282)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g2_6
 (29 10)  (723 282)  (723 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (725 282)  (725 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 282)  (726 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 282)  (727 282)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (729 282)  (729 282)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_5
 (36 10)  (730 282)  (730 282)  LC_5 Logic Functioning bit
 (41 10)  (735 282)  (735 282)  LC_5 Logic Functioning bit
 (43 10)  (737 282)  (737 282)  LC_5 Logic Functioning bit
 (22 11)  (716 283)  (716 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (720 283)  (720 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (721 283)  (721 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 283)  (722 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 283)  (723 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (724 283)  (724 283)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (725 283)  (725 283)  routing T_13_17.lc_trk_g2_6 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 283)  (726 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (729 283)  (729 283)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.input_2_5
 (36 11)  (730 283)  (730 283)  LC_5 Logic Functioning bit
 (38 11)  (732 283)  (732 283)  LC_5 Logic Functioning bit
 (39 11)  (733 283)  (733 283)  LC_5 Logic Functioning bit
 (41 11)  (735 283)  (735 283)  LC_5 Logic Functioning bit
 (43 11)  (737 283)  (737 283)  LC_5 Logic Functioning bit
 (17 12)  (711 284)  (711 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 284)  (712 284)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g3_1
 (29 12)  (723 284)  (723 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (726 284)  (726 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 284)  (727 284)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 284)  (730 284)  LC_6 Logic Functioning bit
 (37 12)  (731 284)  (731 284)  LC_6 Logic Functioning bit
 (38 12)  (732 284)  (732 284)  LC_6 Logic Functioning bit
 (39 12)  (733 284)  (733 284)  LC_6 Logic Functioning bit
 (41 12)  (735 284)  (735 284)  LC_6 Logic Functioning bit
 (43 12)  (737 284)  (737 284)  LC_6 Logic Functioning bit
 (22 13)  (716 285)  (716 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (717 285)  (717 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (24 13)  (718 285)  (718 285)  routing T_13_17.sp4_v_b_42 <X> T_13_17.lc_trk_g3_2
 (26 13)  (720 285)  (720 285)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 285)  (723 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (730 285)  (730 285)  LC_6 Logic Functioning bit
 (37 13)  (731 285)  (731 285)  LC_6 Logic Functioning bit
 (38 13)  (732 285)  (732 285)  LC_6 Logic Functioning bit
 (39 13)  (733 285)  (733 285)  LC_6 Logic Functioning bit
 (40 13)  (734 285)  (734 285)  LC_6 Logic Functioning bit
 (41 13)  (735 285)  (735 285)  LC_6 Logic Functioning bit
 (42 13)  (736 285)  (736 285)  LC_6 Logic Functioning bit
 (43 13)  (737 285)  (737 285)  LC_6 Logic Functioning bit
 (52 13)  (746 285)  (746 285)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (13 14)  (707 286)  (707 286)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_46
 (27 14)  (721 286)  (721 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (723 286)  (723 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 286)  (724 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 286)  (726 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (730 286)  (730 286)  LC_7 Logic Functioning bit
 (37 14)  (731 286)  (731 286)  LC_7 Logic Functioning bit
 (38 14)  (732 286)  (732 286)  LC_7 Logic Functioning bit
 (39 14)  (733 286)  (733 286)  LC_7 Logic Functioning bit
 (40 14)  (734 286)  (734 286)  LC_7 Logic Functioning bit
 (41 14)  (735 286)  (735 286)  LC_7 Logic Functioning bit
 (42 14)  (736 286)  (736 286)  LC_7 Logic Functioning bit
 (43 14)  (737 286)  (737 286)  LC_7 Logic Functioning bit
 (50 14)  (744 286)  (744 286)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (706 287)  (706 287)  routing T_13_17.sp4_h_r_11 <X> T_13_17.sp4_v_t_46
 (26 15)  (720 287)  (720 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (721 287)  (721 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (722 287)  (722 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 287)  (723 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 287)  (724 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 287)  (725 287)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (730 287)  (730 287)  LC_7 Logic Functioning bit
 (38 15)  (732 287)  (732 287)  LC_7 Logic Functioning bit
 (39 15)  (733 287)  (733 287)  LC_7 Logic Functioning bit
 (40 15)  (734 287)  (734 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (0 2)  (748 274)  (748 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (749 274)  (749 274)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (750 274)  (750 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (759 274)  (759 274)  routing T_14_17.sp4_v_b_11 <X> T_14_17.sp4_v_t_39
 (22 2)  (770 274)  (770 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (771 274)  (771 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (24 2)  (772 274)  (772 274)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (27 2)  (775 274)  (775 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (776 274)  (776 274)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 274)  (777 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (779 274)  (779 274)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 274)  (780 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (782 274)  (782 274)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 274)  (784 274)  LC_1 Logic Functioning bit
 (38 2)  (786 274)  (786 274)  LC_1 Logic Functioning bit
 (40 2)  (788 274)  (788 274)  LC_1 Logic Functioning bit
 (42 2)  (790 274)  (790 274)  LC_1 Logic Functioning bit
 (45 2)  (793 274)  (793 274)  LC_1 Logic Functioning bit
 (0 3)  (748 275)  (748 275)  routing T_14_17.glb_netwk_7 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (12 3)  (760 275)  (760 275)  routing T_14_17.sp4_v_b_11 <X> T_14_17.sp4_v_t_39
 (21 3)  (769 275)  (769 275)  routing T_14_17.sp4_h_r_7 <X> T_14_17.lc_trk_g0_7
 (31 3)  (779 275)  (779 275)  routing T_14_17.lc_trk_g1_7 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (784 275)  (784 275)  LC_1 Logic Functioning bit
 (38 3)  (786 275)  (786 275)  LC_1 Logic Functioning bit
 (40 3)  (788 275)  (788 275)  LC_1 Logic Functioning bit
 (42 3)  (790 275)  (790 275)  LC_1 Logic Functioning bit
 (51 3)  (799 275)  (799 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (769 276)  (769 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (770 276)  (770 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (775 276)  (775 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 276)  (776 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 276)  (777 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 276)  (778 276)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (780 276)  (780 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 276)  (781 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 276)  (782 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (784 276)  (784 276)  LC_2 Logic Functioning bit
 (37 4)  (785 276)  (785 276)  LC_2 Logic Functioning bit
 (38 4)  (786 276)  (786 276)  LC_2 Logic Functioning bit
 (39 4)  (787 276)  (787 276)  LC_2 Logic Functioning bit
 (41 4)  (789 276)  (789 276)  LC_2 Logic Functioning bit
 (43 4)  (791 276)  (791 276)  LC_2 Logic Functioning bit
 (45 4)  (793 276)  (793 276)  LC_2 Logic Functioning bit
 (31 5)  (779 277)  (779 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (784 277)  (784 277)  LC_2 Logic Functioning bit
 (37 5)  (785 277)  (785 277)  LC_2 Logic Functioning bit
 (38 5)  (786 277)  (786 277)  LC_2 Logic Functioning bit
 (39 5)  (787 277)  (787 277)  LC_2 Logic Functioning bit
 (41 5)  (789 277)  (789 277)  LC_2 Logic Functioning bit
 (43 5)  (791 277)  (791 277)  LC_2 Logic Functioning bit
 (14 6)  (762 278)  (762 278)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g1_4
 (15 6)  (763 278)  (763 278)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g1_5
 (16 6)  (764 278)  (764 278)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g1_5
 (17 6)  (765 278)  (765 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (21 6)  (769 278)  (769 278)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g1_7
 (22 6)  (770 278)  (770 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (772 278)  (772 278)  routing T_14_17.lft_op_7 <X> T_14_17.lc_trk_g1_7
 (27 6)  (775 278)  (775 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 278)  (777 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (779 278)  (779 278)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (780 278)  (780 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (782 278)  (782 278)  routing T_14_17.lc_trk_g1_5 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (789 278)  (789 278)  LC_3 Logic Functioning bit
 (43 6)  (791 278)  (791 278)  LC_3 Logic Functioning bit
 (45 6)  (793 278)  (793 278)  LC_3 Logic Functioning bit
 (46 6)  (794 278)  (794 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (17 7)  (765 279)  (765 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (766 279)  (766 279)  routing T_14_17.sp4_h_r_5 <X> T_14_17.lc_trk_g1_5
 (30 7)  (778 279)  (778 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (41 7)  (789 279)  (789 279)  LC_3 Logic Functioning bit
 (43 7)  (791 279)  (791 279)  LC_3 Logic Functioning bit
 (44 7)  (792 279)  (792 279)  LC_3 Logic Functioning bit
 (29 8)  (777 280)  (777 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 280)  (778 280)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 280)  (779 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 280)  (780 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (782 280)  (782 280)  routing T_14_17.lc_trk_g1_4 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (785 280)  (785 280)  LC_4 Logic Functioning bit
 (39 8)  (787 280)  (787 280)  LC_4 Logic Functioning bit
 (41 8)  (789 280)  (789 280)  LC_4 Logic Functioning bit
 (43 8)  (791 280)  (791 280)  LC_4 Logic Functioning bit
 (45 8)  (793 280)  (793 280)  LC_4 Logic Functioning bit
 (30 9)  (778 281)  (778 281)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (37 9)  (785 281)  (785 281)  LC_4 Logic Functioning bit
 (39 9)  (787 281)  (787 281)  LC_4 Logic Functioning bit
 (41 9)  (789 281)  (789 281)  LC_4 Logic Functioning bit
 (43 9)  (791 281)  (791 281)  LC_4 Logic Functioning bit
 (46 9)  (794 281)  (794 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (801 281)  (801 281)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 12)  (765 284)  (765 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (766 284)  (766 284)  routing T_14_17.wire_logic_cluster/lc_1/out <X> T_14_17.lc_trk_g3_1
 (25 12)  (773 284)  (773 284)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g3_2
 (22 13)  (770 285)  (770 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (748 286)  (748 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (749 286)  (749 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (752 286)  (752 286)  routing T_14_17.sp4_v_b_1 <X> T_14_17.sp4_v_t_44
 (6 14)  (754 286)  (754 286)  routing T_14_17.sp4_v_b_1 <X> T_14_17.sp4_v_t_44
 (14 14)  (762 286)  (762 286)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g3_4
 (14 15)  (762 287)  (762 287)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g3_4
 (17 15)  (765 287)  (765 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_15_17

 (16 0)  (818 272)  (818 272)  routing T_15_17.sp4_v_b_9 <X> T_15_17.lc_trk_g0_1
 (17 0)  (819 272)  (819 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (820 272)  (820 272)  routing T_15_17.sp4_v_b_9 <X> T_15_17.lc_trk_g0_1
 (21 0)  (823 272)  (823 272)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g0_3
 (22 0)  (824 272)  (824 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (828 272)  (828 272)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (830 272)  (830 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 272)  (831 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 272)  (832 272)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 272)  (833 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 272)  (834 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (836 272)  (836 272)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (40 0)  (842 272)  (842 272)  LC_0 Logic Functioning bit
 (42 0)  (844 272)  (844 272)  LC_0 Logic Functioning bit
 (18 1)  (820 273)  (820 273)  routing T_15_17.sp4_v_b_9 <X> T_15_17.lc_trk_g0_1
 (22 1)  (824 273)  (824 273)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (826 273)  (826 273)  routing T_15_17.bot_op_2 <X> T_15_17.lc_trk_g0_2
 (27 1)  (829 273)  (829 273)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 273)  (830 273)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 273)  (831 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 273)  (832 273)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (838 273)  (838 273)  LC_0 Logic Functioning bit
 (38 1)  (840 273)  (840 273)  LC_0 Logic Functioning bit
 (41 1)  (843 273)  (843 273)  LC_0 Logic Functioning bit
 (43 1)  (845 273)  (845 273)  LC_0 Logic Functioning bit
 (48 1)  (850 273)  (850 273)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (802 274)  (802 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (803 274)  (803 274)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (804 274)  (804 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (813 274)  (813 274)  routing T_15_17.sp4_h_l_44 <X> T_15_17.sp4_v_t_39
 (22 2)  (824 274)  (824 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (826 274)  (826 274)  routing T_15_17.bot_op_7 <X> T_15_17.lc_trk_g0_7
 (29 2)  (831 274)  (831 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 274)  (832 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (833 274)  (833 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (834 274)  (834 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (835 274)  (835 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (836 274)  (836 274)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 274)  (838 274)  LC_1 Logic Functioning bit
 (38 2)  (840 274)  (840 274)  LC_1 Logic Functioning bit
 (53 2)  (855 274)  (855 274)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (802 275)  (802 275)  routing T_15_17.glb_netwk_7 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (17 3)  (819 275)  (819 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (36 3)  (838 275)  (838 275)  LC_1 Logic Functioning bit
 (38 3)  (840 275)  (840 275)  LC_1 Logic Functioning bit
 (26 4)  (828 276)  (828 276)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (829 276)  (829 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (831 276)  (831 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 276)  (832 276)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 276)  (833 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 276)  (834 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 276)  (836 276)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (841 276)  (841 276)  LC_2 Logic Functioning bit
 (42 4)  (844 276)  (844 276)  LC_2 Logic Functioning bit
 (43 4)  (845 276)  (845 276)  LC_2 Logic Functioning bit
 (45 4)  (847 276)  (847 276)  LC_2 Logic Functioning bit
 (27 5)  (829 277)  (829 277)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 277)  (831 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 277)  (833 277)  routing T_15_17.lc_trk_g1_6 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (834 277)  (834 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (835 277)  (835 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (35 5)  (837 277)  (837 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.input_2_2
 (37 5)  (839 277)  (839 277)  LC_2 Logic Functioning bit
 (42 5)  (844 277)  (844 277)  LC_2 Logic Functioning bit
 (43 5)  (845 277)  (845 277)  LC_2 Logic Functioning bit
 (48 5)  (850 277)  (850 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (803 278)  (803 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (16 6)  (818 278)  (818 278)  routing T_15_17.sp4_v_b_13 <X> T_15_17.lc_trk_g1_5
 (17 6)  (819 278)  (819 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (820 278)  (820 278)  routing T_15_17.sp4_v_b_13 <X> T_15_17.lc_trk_g1_5
 (26 6)  (828 278)  (828 278)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (830 278)  (830 278)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 278)  (831 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (833 278)  (833 278)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 278)  (834 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 278)  (836 278)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (39 6)  (841 278)  (841 278)  LC_3 Logic Functioning bit
 (0 7)  (802 279)  (802 279)  routing T_15_17.glb_netwk_5 <X> T_15_17.glb2local_0
 (1 7)  (803 279)  (803 279)  routing T_15_17.glb_netwk_5 <X> T_15_17.glb2local_0
 (15 7)  (817 279)  (817 279)  routing T_15_17.bot_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (819 279)  (819 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (820 279)  (820 279)  routing T_15_17.sp4_v_b_13 <X> T_15_17.lc_trk_g1_5
 (22 7)  (824 279)  (824 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (826 279)  (826 279)  routing T_15_17.bot_op_6 <X> T_15_17.lc_trk_g1_6
 (26 7)  (828 279)  (828 279)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 279)  (831 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 279)  (832 279)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 279)  (834 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (25 8)  (827 280)  (827 280)  routing T_15_17.wire_logic_cluster/lc_2/out <X> T_15_17.lc_trk_g2_2
 (26 8)  (828 280)  (828 280)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (830 280)  (830 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 280)  (831 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 280)  (832 280)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 280)  (833 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 280)  (834 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 280)  (836 280)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 280)  (838 280)  LC_4 Logic Functioning bit
 (40 8)  (842 280)  (842 280)  LC_4 Logic Functioning bit
 (42 8)  (844 280)  (844 280)  LC_4 Logic Functioning bit
 (43 8)  (845 280)  (845 280)  LC_4 Logic Functioning bit
 (50 8)  (852 280)  (852 280)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (824 281)  (824 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (829 281)  (829 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 281)  (830 281)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 281)  (831 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 281)  (832 281)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (838 281)  (838 281)  LC_4 Logic Functioning bit
 (38 9)  (840 281)  (840 281)  LC_4 Logic Functioning bit
 (41 9)  (843 281)  (843 281)  LC_4 Logic Functioning bit
 (42 9)  (844 281)  (844 281)  LC_4 Logic Functioning bit
 (43 9)  (845 281)  (845 281)  LC_4 Logic Functioning bit
 (21 10)  (823 282)  (823 282)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (22 10)  (824 282)  (824 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (825 282)  (825 282)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (24 10)  (826 282)  (826 282)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (27 10)  (829 282)  (829 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (830 282)  (830 282)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (831 282)  (831 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (834 282)  (834 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (840 282)  (840 282)  LC_5 Logic Functioning bit
 (41 10)  (843 282)  (843 282)  LC_5 Logic Functioning bit
 (43 10)  (845 282)  (845 282)  LC_5 Logic Functioning bit
 (45 10)  (847 282)  (847 282)  LC_5 Logic Functioning bit
 (50 10)  (852 282)  (852 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (810 283)  (810 283)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_v_t_42
 (10 11)  (812 283)  (812 283)  routing T_15_17.sp4_v_b_4 <X> T_15_17.sp4_v_t_42
 (12 11)  (814 283)  (814 283)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_v_t_45
 (21 11)  (823 283)  (823 283)  routing T_15_17.sp4_h_l_34 <X> T_15_17.lc_trk_g2_7
 (27 11)  (829 283)  (829 283)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 283)  (830 283)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 283)  (831 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (833 283)  (833 283)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (39 11)  (841 283)  (841 283)  LC_5 Logic Functioning bit
 (41 11)  (843 283)  (843 283)  LC_5 Logic Functioning bit
 (43 11)  (845 283)  (845 283)  LC_5 Logic Functioning bit
 (17 12)  (819 284)  (819 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (820 284)  (820 284)  routing T_15_17.wire_logic_cluster/lc_1/out <X> T_15_17.lc_trk_g3_1
 (26 12)  (828 284)  (828 284)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (32 12)  (834 284)  (834 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (838 284)  (838 284)  LC_6 Logic Functioning bit
 (38 12)  (840 284)  (840 284)  LC_6 Logic Functioning bit
 (17 13)  (819 285)  (819 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (829 285)  (829 285)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 285)  (830 285)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 285)  (831 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 285)  (833 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (839 285)  (839 285)  LC_6 Logic Functioning bit
 (39 13)  (841 285)  (841 285)  LC_6 Logic Functioning bit
 (17 14)  (819 286)  (819 286)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (820 286)  (820 286)  routing T_15_17.wire_logic_cluster/lc_5/out <X> T_15_17.lc_trk_g3_5
 (21 14)  (823 286)  (823 286)  routing T_15_17.wire_logic_cluster/lc_7/out <X> T_15_17.lc_trk_g3_7
 (22 14)  (824 286)  (824 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (829 286)  (829 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (830 286)  (830 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 286)  (831 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 286)  (832 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 286)  (834 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (838 286)  (838 286)  LC_7 Logic Functioning bit
 (41 14)  (843 286)  (843 286)  LC_7 Logic Functioning bit
 (43 14)  (845 286)  (845 286)  LC_7 Logic Functioning bit
 (45 14)  (847 286)  (847 286)  LC_7 Logic Functioning bit
 (50 14)  (852 286)  (852 286)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (806 287)  (806 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (6 15)  (808 287)  (808 287)  routing T_15_17.sp4_h_r_1 <X> T_15_17.sp4_h_l_44
 (27 15)  (829 287)  (829 287)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 287)  (830 287)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 287)  (831 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (832 287)  (832 287)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 287)  (833 287)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 287)  (839 287)  LC_7 Logic Functioning bit
 (52 15)  (854 287)  (854 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_16_17

 (14 0)  (870 272)  (870 272)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g0_0
 (21 0)  (877 272)  (877 272)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g0_3
 (22 0)  (878 272)  (878 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (882 272)  (882 272)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (883 272)  (883 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 272)  (884 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 272)  (885 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (886 272)  (886 272)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (888 272)  (888 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 272)  (890 272)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 272)  (892 272)  LC_0 Logic Functioning bit
 (37 0)  (893 272)  (893 272)  LC_0 Logic Functioning bit
 (38 0)  (894 272)  (894 272)  LC_0 Logic Functioning bit
 (39 0)  (895 272)  (895 272)  LC_0 Logic Functioning bit
 (40 0)  (896 272)  (896 272)  LC_0 Logic Functioning bit
 (42 0)  (898 272)  (898 272)  LC_0 Logic Functioning bit
 (43 0)  (899 272)  (899 272)  LC_0 Logic Functioning bit
 (45 0)  (901 272)  (901 272)  LC_0 Logic Functioning bit
 (48 0)  (904 272)  (904 272)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (53 0)  (909 272)  (909 272)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (873 273)  (873 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (883 273)  (883 273)  routing T_16_17.lc_trk_g1_5 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 273)  (885 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (887 273)  (887 273)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (888 273)  (888 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (892 273)  (892 273)  LC_0 Logic Functioning bit
 (37 1)  (893 273)  (893 273)  LC_0 Logic Functioning bit
 (38 1)  (894 273)  (894 273)  LC_0 Logic Functioning bit
 (39 1)  (895 273)  (895 273)  LC_0 Logic Functioning bit
 (40 1)  (896 273)  (896 273)  LC_0 Logic Functioning bit
 (41 1)  (897 273)  (897 273)  LC_0 Logic Functioning bit
 (42 1)  (898 273)  (898 273)  LC_0 Logic Functioning bit
 (0 2)  (856 274)  (856 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (857 274)  (857 274)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (858 274)  (858 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (856 275)  (856 275)  routing T_16_17.glb_netwk_7 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (15 3)  (871 275)  (871 275)  routing T_16_17.bot_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (873 275)  (873 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (0 4)  (856 276)  (856 276)  routing T_16_17.glb_netwk_5 <X> T_16_17.wire_logic_cluster/lc_7/cen
 (1 4)  (857 276)  (857 276)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (25 4)  (881 276)  (881 276)  routing T_16_17.sp4_v_b_10 <X> T_16_17.lc_trk_g1_2
 (27 4)  (883 276)  (883 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (884 276)  (884 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (885 276)  (885 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (886 276)  (886 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (888 276)  (888 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 276)  (889 276)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 276)  (892 276)  LC_2 Logic Functioning bit
 (37 4)  (893 276)  (893 276)  LC_2 Logic Functioning bit
 (38 4)  (894 276)  (894 276)  LC_2 Logic Functioning bit
 (39 4)  (895 276)  (895 276)  LC_2 Logic Functioning bit
 (40 4)  (896 276)  (896 276)  LC_2 Logic Functioning bit
 (42 4)  (898 276)  (898 276)  LC_2 Logic Functioning bit
 (45 4)  (901 276)  (901 276)  LC_2 Logic Functioning bit
 (22 5)  (878 277)  (878 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (879 277)  (879 277)  routing T_16_17.sp4_v_b_10 <X> T_16_17.lc_trk_g1_2
 (25 5)  (881 277)  (881 277)  routing T_16_17.sp4_v_b_10 <X> T_16_17.lc_trk_g1_2
 (36 5)  (892 277)  (892 277)  LC_2 Logic Functioning bit
 (37 5)  (893 277)  (893 277)  LC_2 Logic Functioning bit
 (38 5)  (894 277)  (894 277)  LC_2 Logic Functioning bit
 (39 5)  (895 277)  (895 277)  LC_2 Logic Functioning bit
 (40 5)  (896 277)  (896 277)  LC_2 Logic Functioning bit
 (42 5)  (898 277)  (898 277)  LC_2 Logic Functioning bit
 (48 5)  (904 277)  (904 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (873 278)  (873 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (877 278)  (877 278)  routing T_16_17.sp4_v_b_7 <X> T_16_17.lc_trk_g1_7
 (22 6)  (878 278)  (878 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (879 278)  (879 278)  routing T_16_17.sp4_v_b_7 <X> T_16_17.lc_trk_g1_7
 (26 6)  (882 278)  (882 278)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (887 278)  (887 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 278)  (888 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 278)  (889 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 278)  (890 278)  routing T_16_17.lc_trk_g3_5 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (41 6)  (897 278)  (897 278)  LC_3 Logic Functioning bit
 (43 6)  (899 278)  (899 278)  LC_3 Logic Functioning bit
 (45 6)  (901 278)  (901 278)  LC_3 Logic Functioning bit
 (27 7)  (883 279)  (883 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (884 279)  (884 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 279)  (885 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (40 7)  (896 279)  (896 279)  LC_3 Logic Functioning bit
 (42 7)  (898 279)  (898 279)  LC_3 Logic Functioning bit
 (52 7)  (908 279)  (908 279)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (873 280)  (873 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (884 280)  (884 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 280)  (885 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 280)  (886 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (888 280)  (888 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (40 8)  (896 280)  (896 280)  LC_4 Logic Functioning bit
 (42 8)  (898 280)  (898 280)  LC_4 Logic Functioning bit
 (31 9)  (887 281)  (887 281)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (40 9)  (896 281)  (896 281)  LC_4 Logic Functioning bit
 (42 9)  (898 281)  (898 281)  LC_4 Logic Functioning bit
 (48 9)  (904 281)  (904 281)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (17 10)  (873 282)  (873 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (874 282)  (874 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (27 10)  (883 282)  (883 282)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 282)  (885 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 282)  (886 282)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (887 282)  (887 282)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 282)  (888 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (35 10)  (891 282)  (891 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_5
 (37 10)  (893 282)  (893 282)  LC_5 Logic Functioning bit
 (42 10)  (898 282)  (898 282)  LC_5 Logic Functioning bit
 (45 10)  (901 282)  (901 282)  LC_5 Logic Functioning bit
 (26 11)  (882 283)  (882 283)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (883 283)  (883 283)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 283)  (885 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 283)  (886 283)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (888 283)  (888 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (889 283)  (889 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.input_2_5
 (37 11)  (893 283)  (893 283)  LC_5 Logic Functioning bit
 (39 11)  (895 283)  (895 283)  LC_5 Logic Functioning bit
 (10 14)  (866 286)  (866 286)  routing T_16_17.sp4_v_b_5 <X> T_16_17.sp4_h_l_47
 (14 14)  (870 286)  (870 286)  routing T_16_17.sp12_v_t_3 <X> T_16_17.lc_trk_g3_4
 (17 14)  (873 286)  (873 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (870 287)  (870 287)  routing T_16_17.sp12_v_t_3 <X> T_16_17.lc_trk_g3_4
 (15 15)  (871 287)  (871 287)  routing T_16_17.sp12_v_t_3 <X> T_16_17.lc_trk_g3_4
 (17 15)  (873 287)  (873 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_17_17

 (12 0)  (922 272)  (922 272)  routing T_17_17.sp4_v_t_39 <X> T_17_17.sp4_h_r_2
 (14 0)  (924 272)  (924 272)  routing T_17_17.sp4_v_b_0 <X> T_17_17.lc_trk_g0_0
 (22 0)  (932 272)  (932 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (935 272)  (935 272)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g0_2
 (28 0)  (938 272)  (938 272)  routing T_17_17.lc_trk_g2_1 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 272)  (939 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 272)  (941 272)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 272)  (942 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (943 272)  (943 272)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (944 272)  (944 272)  routing T_17_17.lc_trk_g3_4 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (41 0)  (951 272)  (951 272)  LC_0 Logic Functioning bit
 (43 0)  (953 272)  (953 272)  LC_0 Logic Functioning bit
 (16 1)  (926 273)  (926 273)  routing T_17_17.sp4_v_b_0 <X> T_17_17.lc_trk_g0_0
 (17 1)  (927 273)  (927 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (21 1)  (931 273)  (931 273)  routing T_17_17.sp4_r_v_b_32 <X> T_17_17.lc_trk_g0_3
 (22 1)  (932 273)  (932 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (939 273)  (939 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (947 273)  (947 273)  LC_0 Logic Functioning bit
 (39 1)  (949 273)  (949 273)  LC_0 Logic Functioning bit
 (40 1)  (950 273)  (950 273)  LC_0 Logic Functioning bit
 (42 1)  (952 273)  (952 273)  LC_0 Logic Functioning bit
 (0 2)  (910 274)  (910 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (1 2)  (911 274)  (911 274)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (912 274)  (912 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (927 274)  (927 274)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (928 274)  (928 274)  routing T_17_17.wire_logic_cluster/lc_5/out <X> T_17_17.lc_trk_g0_5
 (22 2)  (932 274)  (932 274)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (0 3)  (910 275)  (910 275)  routing T_17_17.glb_netwk_7 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (17 3)  (927 275)  (927 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (932 275)  (932 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (934 275)  (934 275)  routing T_17_17.bot_op_6 <X> T_17_17.lc_trk_g0_6
 (21 4)  (931 276)  (931 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (932 276)  (932 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (936 276)  (936 276)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (31 4)  (941 276)  (941 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (942 276)  (942 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 276)  (943 276)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 276)  (946 276)  LC_2 Logic Functioning bit
 (38 4)  (948 276)  (948 276)  LC_2 Logic Functioning bit
 (45 4)  (955 276)  (955 276)  LC_2 Logic Functioning bit
 (29 5)  (939 277)  (939 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 277)  (941 277)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (947 277)  (947 277)  LC_2 Logic Functioning bit
 (39 5)  (949 277)  (949 277)  LC_2 Logic Functioning bit
 (48 5)  (958 277)  (958 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (1 6)  (911 278)  (911 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (25 6)  (935 278)  (935 278)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (31 6)  (941 278)  (941 278)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 278)  (942 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (946 278)  (946 278)  LC_3 Logic Functioning bit
 (38 6)  (948 278)  (948 278)  LC_3 Logic Functioning bit
 (0 7)  (910 279)  (910 279)  routing T_17_17.glb_netwk_5 <X> T_17_17.glb2local_0
 (1 7)  (911 279)  (911 279)  routing T_17_17.glb_netwk_5 <X> T_17_17.glb2local_0
 (22 7)  (932 279)  (932 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (933 279)  (933 279)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (24 7)  (934 279)  (934 279)  routing T_17_17.sp4_h_r_14 <X> T_17_17.lc_trk_g1_6
 (26 7)  (936 279)  (936 279)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 279)  (939 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 279)  (941 279)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (947 279)  (947 279)  LC_3 Logic Functioning bit
 (39 7)  (949 279)  (949 279)  LC_3 Logic Functioning bit
 (14 8)  (924 280)  (924 280)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g2_0
 (15 8)  (925 280)  (925 280)  routing T_17_17.sp4_v_t_28 <X> T_17_17.lc_trk_g2_1
 (16 8)  (926 280)  (926 280)  routing T_17_17.sp4_v_t_28 <X> T_17_17.lc_trk_g2_1
 (17 8)  (927 280)  (927 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 8)  (939 280)  (939 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 280)  (940 280)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 280)  (941 280)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 280)  (942 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 280)  (944 280)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 280)  (946 280)  LC_4 Logic Functioning bit
 (45 8)  (955 280)  (955 280)  LC_4 Logic Functioning bit
 (50 8)  (960 280)  (960 280)  Cascade bit: LH_LC04_inmux02_5

 (17 9)  (927 281)  (927 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (28 9)  (938 281)  (938 281)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (939 281)  (939 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 281)  (940 281)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (941 281)  (941 281)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (47 9)  (957 281)  (957 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 10)  (924 282)  (924 282)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g2_4
 (15 10)  (925 282)  (925 282)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (16 10)  (926 282)  (926 282)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (17 10)  (927 282)  (927 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (928 282)  (928 282)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (22 10)  (932 282)  (932 282)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (934 282)  (934 282)  routing T_17_17.tnr_op_7 <X> T_17_17.lc_trk_g2_7
 (26 10)  (936 282)  (936 282)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 282)  (939 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 282)  (940 282)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (941 282)  (941 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 282)  (942 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 282)  (943 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 282)  (945 282)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.input_2_5
 (36 10)  (946 282)  (946 282)  LC_5 Logic Functioning bit
 (38 10)  (948 282)  (948 282)  LC_5 Logic Functioning bit
 (45 10)  (955 282)  (955 282)  LC_5 Logic Functioning bit
 (17 11)  (927 283)  (927 283)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (18 11)  (928 283)  (928 283)  routing T_17_17.sp4_h_r_45 <X> T_17_17.lc_trk_g2_5
 (28 11)  (938 283)  (938 283)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 283)  (939 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (942 283)  (942 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (946 283)  (946 283)  LC_5 Logic Functioning bit
 (38 11)  (948 283)  (948 283)  LC_5 Logic Functioning bit
 (43 11)  (953 283)  (953 283)  LC_5 Logic Functioning bit
 (47 11)  (957 283)  (957 283)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (1 12)  (911 284)  (911 284)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_5 glb2local_3
 (29 12)  (939 284)  (939 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (940 284)  (940 284)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (941 284)  (941 284)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 284)  (942 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 284)  (943 284)  routing T_17_17.lc_trk_g2_5 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (945 284)  (945 284)  routing T_17_17.lc_trk_g0_4 <X> T_17_17.input_2_6
 (37 12)  (947 284)  (947 284)  LC_6 Logic Functioning bit
 (42 12)  (952 284)  (952 284)  LC_6 Logic Functioning bit
 (0 13)  (910 285)  (910 285)  routing T_17_17.glb_netwk_5 <X> T_17_17.glb2local_3
 (1 13)  (911 285)  (911 285)  routing T_17_17.glb_netwk_5 <X> T_17_17.glb2local_3
 (26 13)  (936 285)  (936 285)  routing T_17_17.lc_trk_g0_2 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 285)  (939 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (942 285)  (942 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (43 13)  (953 285)  (953 285)  LC_6 Logic Functioning bit
 (4 14)  (914 286)  (914 286)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_44
 (26 14)  (936 286)  (936 286)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (937 286)  (937 286)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 286)  (939 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (942 286)  (942 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (943 286)  (943 286)  routing T_17_17.lc_trk_g2_0 <X> T_17_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (948 286)  (948 286)  LC_7 Logic Functioning bit
 (39 14)  (949 286)  (949 286)  LC_7 Logic Functioning bit
 (40 14)  (950 286)  (950 286)  LC_7 Logic Functioning bit
 (41 14)  (951 286)  (951 286)  LC_7 Logic Functioning bit
 (43 14)  (953 286)  (953 286)  LC_7 Logic Functioning bit
 (45 14)  (955 286)  (955 286)  LC_7 Logic Functioning bit
 (50 14)  (960 286)  (960 286)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (915 287)  (915 287)  routing T_17_17.sp4_h_r_9 <X> T_17_17.sp4_v_t_44
 (15 15)  (925 287)  (925 287)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g3_4
 (16 15)  (926 287)  (926 287)  routing T_17_17.sp4_v_t_33 <X> T_17_17.lc_trk_g3_4
 (17 15)  (927 287)  (927 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (936 287)  (936 287)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (937 287)  (937 287)  routing T_17_17.lc_trk_g1_6 <X> T_17_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 287)  (939 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 287)  (940 287)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_7/in_1
 (38 15)  (948 287)  (948 287)  LC_7 Logic Functioning bit
 (39 15)  (949 287)  (949 287)  LC_7 Logic Functioning bit
 (40 15)  (950 287)  (950 287)  LC_7 Logic Functioning bit
 (41 15)  (951 287)  (951 287)  LC_7 Logic Functioning bit
 (46 15)  (956 287)  (956 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_17

 (22 1)  (986 273)  (986 273)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (988 273)  (988 273)  routing T_18_17.top_op_2 <X> T_18_17.lc_trk_g0_2
 (25 1)  (989 273)  (989 273)  routing T_18_17.top_op_2 <X> T_18_17.lc_trk_g0_2
 (0 2)  (964 274)  (964 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 2)  (965 274)  (965 274)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (2 2)  (966 274)  (966 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (964 275)  (964 275)  routing T_18_17.glb_netwk_7 <X> T_18_17.wire_logic_cluster/lc_7/clk
 (1 4)  (965 276)  (965 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (990 276)  (990 276)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (991 276)  (991 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (992 276)  (992 276)  routing T_18_17.lc_trk_g3_0 <X> T_18_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 276)  (993 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 276)  (996 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (997 276)  (997 276)  routing T_18_17.lc_trk_g2_1 <X> T_18_17.wire_logic_cluster/lc_2/in_3
 (45 4)  (1009 276)  (1009 276)  LC_2 Logic Functioning bit
 (46 4)  (1010 276)  (1010 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (1 5)  (965 277)  (965 277)  routing T_18_17.lc_trk_g0_2 <X> T_18_17.wire_logic_cluster/lc_7/cen
 (26 5)  (990 277)  (990 277)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (991 277)  (991 277)  routing T_18_17.lc_trk_g1_7 <X> T_18_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (993 277)  (993 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (40 5)  (1004 277)  (1004 277)  LC_2 Logic Functioning bit
 (42 5)  (1006 277)  (1006 277)  LC_2 Logic Functioning bit
 (47 5)  (1011 277)  (1011 277)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (1012 277)  (1012 277)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1015 277)  (1015 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (985 278)  (985 278)  routing T_18_17.sp4_h_l_2 <X> T_18_17.lc_trk_g1_7
 (22 6)  (986 278)  (986 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (987 278)  (987 278)  routing T_18_17.sp4_h_l_2 <X> T_18_17.lc_trk_g1_7
 (24 6)  (988 278)  (988 278)  routing T_18_17.sp4_h_l_2 <X> T_18_17.lc_trk_g1_7
 (15 8)  (979 280)  (979 280)  routing T_18_17.tnl_op_1 <X> T_18_17.lc_trk_g2_1
 (17 8)  (981 280)  (981 280)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (982 281)  (982 281)  routing T_18_17.tnl_op_1 <X> T_18_17.lc_trk_g2_1
 (14 13)  (978 285)  (978 285)  routing T_18_17.tnl_op_0 <X> T_18_17.lc_trk_g3_0
 (15 13)  (979 285)  (979 285)  routing T_18_17.tnl_op_0 <X> T_18_17.lc_trk_g3_0
 (17 13)  (981 285)  (981 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (964 286)  (964 286)  routing T_18_17.glb_netwk_4 <X> T_18_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (965 286)  (965 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_16

 (14 0)  (650 256)  (650 256)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g0_0
 (21 0)  (657 256)  (657 256)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g0_3
 (22 0)  (658 256)  (658 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (662 256)  (662 256)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (665 256)  (665 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (668 256)  (668 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (669 256)  (669 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (670 256)  (670 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (42 0)  (678 256)  (678 256)  LC_0 Logic Functioning bit
 (43 0)  (679 256)  (679 256)  LC_0 Logic Functioning bit
 (45 0)  (681 256)  (681 256)  LC_0 Logic Functioning bit
 (17 1)  (653 257)  (653 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (663 257)  (663 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (664 257)  (664 257)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (665 257)  (665 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (666 257)  (666 257)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (667 257)  (667 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (668 257)  (668 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (677 257)  (677 257)  LC_0 Logic Functioning bit
 (42 1)  (678 257)  (678 257)  LC_0 Logic Functioning bit
 (0 2)  (636 258)  (636 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (637 258)  (637 258)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (638 258)  (638 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (662 258)  (662 258)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (665 258)  (665 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (667 258)  (667 258)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (668 258)  (668 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (48 2)  (684 258)  (684 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (689 258)  (689 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (636 259)  (636 259)  routing T_12_16.glb_netwk_7 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (22 3)  (658 259)  (658 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (659 259)  (659 259)  routing T_12_16.sp4_h_r_6 <X> T_12_16.lc_trk_g0_6
 (24 3)  (660 259)  (660 259)  routing T_12_16.sp4_h_r_6 <X> T_12_16.lc_trk_g0_6
 (25 3)  (661 259)  (661 259)  routing T_12_16.sp4_h_r_6 <X> T_12_16.lc_trk_g0_6
 (27 3)  (663 259)  (663 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (664 259)  (664 259)  routing T_12_16.lc_trk_g3_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (665 259)  (665 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (667 259)  (667 259)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (668 259)  (668 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (671 259)  (671 259)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.input_2_1
 (36 3)  (672 259)  (672 259)  LC_1 Logic Functioning bit
 (32 4)  (668 260)  (668 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 260)  (669 260)  routing T_12_16.lc_trk_g2_1 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 260)  (672 260)  LC_2 Logic Functioning bit
 (37 4)  (673 260)  (673 260)  LC_2 Logic Functioning bit
 (40 4)  (676 260)  (676 260)  LC_2 Logic Functioning bit
 (41 4)  (677 260)  (677 260)  LC_2 Logic Functioning bit
 (42 4)  (678 260)  (678 260)  LC_2 Logic Functioning bit
 (43 4)  (679 260)  (679 260)  LC_2 Logic Functioning bit
 (50 4)  (686 260)  (686 260)  Cascade bit: LH_LC02_inmux02_5

 (36 5)  (672 261)  (672 261)  LC_2 Logic Functioning bit
 (37 5)  (673 261)  (673 261)  LC_2 Logic Functioning bit
 (40 5)  (676 261)  (676 261)  LC_2 Logic Functioning bit
 (41 5)  (677 261)  (677 261)  LC_2 Logic Functioning bit
 (42 5)  (678 261)  (678 261)  LC_2 Logic Functioning bit
 (43 5)  (679 261)  (679 261)  LC_2 Logic Functioning bit
 (31 6)  (667 262)  (667 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (668 262)  (668 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (669 262)  (669 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (670 262)  (670 262)  routing T_12_16.lc_trk_g3_5 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (674 262)  (674 262)  LC_3 Logic Functioning bit
 (40 6)  (676 262)  (676 262)  LC_3 Logic Functioning bit
 (45 6)  (681 262)  (681 262)  LC_3 Logic Functioning bit
 (50 6)  (686 262)  (686 262)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (662 263)  (662 263)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (665 263)  (665 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (39 7)  (675 263)  (675 263)  LC_3 Logic Functioning bit
 (41 7)  (677 263)  (677 263)  LC_3 Logic Functioning bit
 (16 8)  (652 264)  (652 264)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g2_1
 (17 8)  (653 264)  (653 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (654 264)  (654 264)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g2_1
 (8 9)  (644 265)  (644 265)  routing T_12_16.sp4_h_l_42 <X> T_12_16.sp4_v_b_7
 (9 9)  (645 265)  (645 265)  routing T_12_16.sp4_h_l_42 <X> T_12_16.sp4_v_b_7
 (18 9)  (654 265)  (654 265)  routing T_12_16.sp4_v_b_33 <X> T_12_16.lc_trk_g2_1
 (10 10)  (646 266)  (646 266)  routing T_12_16.sp4_v_b_2 <X> T_12_16.sp4_h_l_42
 (25 12)  (661 268)  (661 268)  routing T_12_16.wire_logic_cluster/lc_2/out <X> T_12_16.lc_trk_g3_2
 (22 13)  (658 269)  (658 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (15 14)  (651 270)  (651 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (17 14)  (653 270)  (653 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (654 270)  (654 270)  routing T_12_16.rgt_op_5 <X> T_12_16.lc_trk_g3_5
 (14 15)  (650 271)  (650 271)  routing T_12_16.sp4_r_v_b_44 <X> T_12_16.lc_trk_g3_4
 (17 15)  (653 271)  (653 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_13_16

 (15 0)  (709 256)  (709 256)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g0_1
 (17 0)  (711 256)  (711 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (712 256)  (712 256)  routing T_13_16.lft_op_1 <X> T_13_16.lc_trk_g0_1
 (27 0)  (721 256)  (721 256)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 256)  (723 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (725 256)  (725 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 256)  (726 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 256)  (727 256)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (26 1)  (720 257)  (720 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (721 257)  (721 257)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 257)  (723 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (41 1)  (735 257)  (735 257)  LC_0 Logic Functioning bit
 (43 1)  (737 257)  (737 257)  LC_0 Logic Functioning bit
 (51 1)  (745 257)  (745 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (694 258)  (694 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (695 258)  (695 258)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (696 258)  (696 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (726 258)  (726 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 258)  (727 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (728 258)  (728 258)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (730 258)  (730 258)  LC_1 Logic Functioning bit
 (37 2)  (731 258)  (731 258)  LC_1 Logic Functioning bit
 (38 2)  (732 258)  (732 258)  LC_1 Logic Functioning bit
 (39 2)  (733 258)  (733 258)  LC_1 Logic Functioning bit
 (42 2)  (736 258)  (736 258)  LC_1 Logic Functioning bit
 (43 2)  (737 258)  (737 258)  LC_1 Logic Functioning bit
 (45 2)  (739 258)  (739 258)  LC_1 Logic Functioning bit
 (50 2)  (744 258)  (744 258)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (694 259)  (694 259)  routing T_13_16.glb_netwk_7 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (36 3)  (730 259)  (730 259)  LC_1 Logic Functioning bit
 (37 3)  (731 259)  (731 259)  LC_1 Logic Functioning bit
 (38 3)  (732 259)  (732 259)  LC_1 Logic Functioning bit
 (39 3)  (733 259)  (733 259)  LC_1 Logic Functioning bit
 (42 3)  (736 259)  (736 259)  LC_1 Logic Functioning bit
 (43 3)  (737 259)  (737 259)  LC_1 Logic Functioning bit
 (14 4)  (708 260)  (708 260)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g1_0
 (21 4)  (715 260)  (715 260)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (716 260)  (716 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (718 260)  (718 260)  routing T_13_16.lft_op_3 <X> T_13_16.lc_trk_g1_3
 (29 4)  (723 260)  (723 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (730 260)  (730 260)  LC_2 Logic Functioning bit
 (38 4)  (732 260)  (732 260)  LC_2 Logic Functioning bit
 (41 4)  (735 260)  (735 260)  LC_2 Logic Functioning bit
 (43 4)  (737 260)  (737 260)  LC_2 Logic Functioning bit
 (45 4)  (739 260)  (739 260)  LC_2 Logic Functioning bit
 (15 5)  (709 261)  (709 261)  routing T_13_16.lft_op_0 <X> T_13_16.lc_trk_g1_0
 (17 5)  (711 261)  (711 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (26 5)  (720 261)  (720 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 261)  (722 261)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 261)  (723 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (730 261)  (730 261)  LC_2 Logic Functioning bit
 (37 5)  (731 261)  (731 261)  LC_2 Logic Functioning bit
 (38 5)  (732 261)  (732 261)  LC_2 Logic Functioning bit
 (39 5)  (733 261)  (733 261)  LC_2 Logic Functioning bit
 (40 5)  (734 261)  (734 261)  LC_2 Logic Functioning bit
 (41 5)  (735 261)  (735 261)  LC_2 Logic Functioning bit
 (42 5)  (736 261)  (736 261)  LC_2 Logic Functioning bit
 (43 5)  (737 261)  (737 261)  LC_2 Logic Functioning bit
 (21 6)  (715 262)  (715 262)  routing T_13_16.wire_logic_cluster/lc_7/out <X> T_13_16.lc_trk_g1_7
 (22 6)  (716 262)  (716 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (720 262)  (720 262)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 6)  (722 262)  (722 262)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (723 262)  (723 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (726 262)  (726 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 262)  (727 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (728 262)  (728 262)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.wire_logic_cluster/lc_3/in_3
 (38 6)  (732 262)  (732 262)  LC_3 Logic Functioning bit
 (39 6)  (733 262)  (733 262)  LC_3 Logic Functioning bit
 (40 6)  (734 262)  (734 262)  LC_3 Logic Functioning bit
 (41 6)  (735 262)  (735 262)  LC_3 Logic Functioning bit
 (42 6)  (736 262)  (736 262)  LC_3 Logic Functioning bit
 (27 7)  (721 263)  (721 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 263)  (722 263)  routing T_13_16.lc_trk_g3_4 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 263)  (723 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (724 263)  (724 263)  routing T_13_16.lc_trk_g2_2 <X> T_13_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (726 263)  (726 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (727 263)  (727 263)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_3
 (34 7)  (728 263)  (728 263)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_3
 (35 7)  (729 263)  (729 263)  routing T_13_16.lc_trk_g3_2 <X> T_13_16.input_2_3
 (37 7)  (731 263)  (731 263)  LC_3 Logic Functioning bit
 (38 7)  (732 263)  (732 263)  LC_3 Logic Functioning bit
 (39 7)  (733 263)  (733 263)  LC_3 Logic Functioning bit
 (40 7)  (734 263)  (734 263)  LC_3 Logic Functioning bit
 (41 7)  (735 263)  (735 263)  LC_3 Logic Functioning bit
 (42 7)  (736 263)  (736 263)  LC_3 Logic Functioning bit
 (43 7)  (737 263)  (737 263)  LC_3 Logic Functioning bit
 (25 8)  (719 264)  (719 264)  routing T_13_16.wire_logic_cluster/lc_2/out <X> T_13_16.lc_trk_g2_2
 (27 8)  (721 264)  (721 264)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (723 264)  (723 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (725 264)  (725 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (726 264)  (726 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (727 264)  (727 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (40 8)  (734 264)  (734 264)  LC_4 Logic Functioning bit
 (42 8)  (736 264)  (736 264)  LC_4 Logic Functioning bit
 (52 8)  (746 264)  (746 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (716 265)  (716 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (720 265)  (720 265)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (721 265)  (721 265)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 265)  (723 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (17 10)  (711 266)  (711 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (712 266)  (712 266)  routing T_13_16.wire_logic_cluster/lc_5/out <X> T_13_16.lc_trk_g2_5
 (27 10)  (721 266)  (721 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (722 266)  (722 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (723 266)  (723 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (724 266)  (724 266)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (725 266)  (725 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 266)  (726 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 266)  (727 266)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 266)  (730 266)  LC_5 Logic Functioning bit
 (37 10)  (731 266)  (731 266)  LC_5 Logic Functioning bit
 (38 10)  (732 266)  (732 266)  LC_5 Logic Functioning bit
 (39 10)  (733 266)  (733 266)  LC_5 Logic Functioning bit
 (40 10)  (734 266)  (734 266)  LC_5 Logic Functioning bit
 (42 10)  (736 266)  (736 266)  LC_5 Logic Functioning bit
 (15 11)  (709 267)  (709 267)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g2_4
 (16 11)  (710 267)  (710 267)  routing T_13_16.sp4_v_t_33 <X> T_13_16.lc_trk_g2_4
 (17 11)  (711 267)  (711 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (30 11)  (724 267)  (724 267)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (730 267)  (730 267)  LC_5 Logic Functioning bit
 (37 11)  (731 267)  (731 267)  LC_5 Logic Functioning bit
 (38 11)  (732 267)  (732 267)  LC_5 Logic Functioning bit
 (39 11)  (733 267)  (733 267)  LC_5 Logic Functioning bit
 (40 11)  (734 267)  (734 267)  LC_5 Logic Functioning bit
 (42 11)  (736 267)  (736 267)  LC_5 Logic Functioning bit
 (17 12)  (711 268)  (711 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (712 268)  (712 268)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g3_1
 (25 12)  (719 268)  (719 268)  routing T_13_16.rgt_op_2 <X> T_13_16.lc_trk_g3_2
 (32 12)  (726 268)  (726 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 268)  (728 268)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (41 12)  (735 268)  (735 268)  LC_6 Logic Functioning bit
 (50 12)  (744 268)  (744 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (716 269)  (716 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (718 269)  (718 269)  routing T_13_16.rgt_op_2 <X> T_13_16.lc_trk_g3_2
 (26 13)  (720 269)  (720 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (721 269)  (721 269)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 269)  (723 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (40 13)  (734 269)  (734 269)  LC_6 Logic Functioning bit
 (48 13)  (742 269)  (742 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (694 270)  (694 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 270)  (695 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (708 270)  (708 270)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (21 14)  (715 270)  (715 270)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g3_7
 (22 14)  (716 270)  (716 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (718 270)  (718 270)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g3_7
 (31 14)  (725 270)  (725 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 270)  (726 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (728 270)  (728 270)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 270)  (730 270)  LC_7 Logic Functioning bit
 (37 14)  (731 270)  (731 270)  LC_7 Logic Functioning bit
 (38 14)  (732 270)  (732 270)  LC_7 Logic Functioning bit
 (39 14)  (733 270)  (733 270)  LC_7 Logic Functioning bit
 (42 14)  (736 270)  (736 270)  LC_7 Logic Functioning bit
 (43 14)  (737 270)  (737 270)  LC_7 Logic Functioning bit
 (45 14)  (739 270)  (739 270)  LC_7 Logic Functioning bit
 (50 14)  (744 270)  (744 270)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (709 271)  (709 271)  routing T_13_16.rgt_op_4 <X> T_13_16.lc_trk_g3_4
 (17 15)  (711 271)  (711 271)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (31 15)  (725 271)  (725 271)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (730 271)  (730 271)  LC_7 Logic Functioning bit
 (37 15)  (731 271)  (731 271)  LC_7 Logic Functioning bit
 (38 15)  (732 271)  (732 271)  LC_7 Logic Functioning bit
 (39 15)  (733 271)  (733 271)  LC_7 Logic Functioning bit
 (42 15)  (736 271)  (736 271)  LC_7 Logic Functioning bit
 (43 15)  (737 271)  (737 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (17 0)  (765 256)  (765 256)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (766 256)  (766 256)  routing T_14_16.bnr_op_1 <X> T_14_16.lc_trk_g0_1
 (21 0)  (769 256)  (769 256)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g0_3
 (22 0)  (770 256)  (770 256)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (773 256)  (773 256)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g0_2
 (26 0)  (774 256)  (774 256)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (775 256)  (775 256)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 256)  (777 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (779 256)  (779 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 256)  (780 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (782 256)  (782 256)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 256)  (784 256)  LC_0 Logic Functioning bit
 (37 0)  (785 256)  (785 256)  LC_0 Logic Functioning bit
 (39 0)  (787 256)  (787 256)  LC_0 Logic Functioning bit
 (40 0)  (788 256)  (788 256)  LC_0 Logic Functioning bit
 (42 0)  (790 256)  (790 256)  LC_0 Logic Functioning bit
 (43 0)  (791 256)  (791 256)  LC_0 Logic Functioning bit
 (18 1)  (766 257)  (766 257)  routing T_14_16.bnr_op_1 <X> T_14_16.lc_trk_g0_1
 (22 1)  (770 257)  (770 257)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (774 257)  (774 257)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (775 257)  (775 257)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 257)  (777 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 257)  (778 257)  routing T_14_16.lc_trk_g1_2 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 257)  (780 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (783 257)  (783 257)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.input_2_0
 (36 1)  (784 257)  (784 257)  LC_0 Logic Functioning bit
 (37 1)  (785 257)  (785 257)  LC_0 Logic Functioning bit
 (38 1)  (786 257)  (786 257)  LC_0 Logic Functioning bit
 (40 1)  (788 257)  (788 257)  LC_0 Logic Functioning bit
 (42 1)  (790 257)  (790 257)  LC_0 Logic Functioning bit
 (43 1)  (791 257)  (791 257)  LC_0 Logic Functioning bit
 (0 2)  (748 258)  (748 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (749 258)  (749 258)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (750 258)  (750 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (22 2)  (770 258)  (770 258)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (773 258)  (773 258)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g0_6
 (27 2)  (775 258)  (775 258)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 258)  (777 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (779 258)  (779 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (780 258)  (780 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 258)  (781 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 258)  (784 258)  LC_1 Logic Functioning bit
 (37 2)  (785 258)  (785 258)  LC_1 Logic Functioning bit
 (39 2)  (787 258)  (787 258)  LC_1 Logic Functioning bit
 (40 2)  (788 258)  (788 258)  LC_1 Logic Functioning bit
 (42 2)  (790 258)  (790 258)  LC_1 Logic Functioning bit
 (50 2)  (798 258)  (798 258)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (799 258)  (799 258)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (748 259)  (748 259)  routing T_14_16.glb_netwk_7 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (22 3)  (770 259)  (770 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (771 259)  (771 259)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g0_6
 (25 3)  (773 259)  (773 259)  routing T_14_16.sp4_v_t_3 <X> T_14_16.lc_trk_g0_6
 (26 3)  (774 259)  (774 259)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 259)  (776 259)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 259)  (777 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (778 259)  (778 259)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (779 259)  (779 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (784 259)  (784 259)  LC_1 Logic Functioning bit
 (38 3)  (786 259)  (786 259)  LC_1 Logic Functioning bit
 (41 3)  (789 259)  (789 259)  LC_1 Logic Functioning bit
 (43 3)  (791 259)  (791 259)  LC_1 Logic Functioning bit
 (21 4)  (769 260)  (769 260)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g1_3
 (22 4)  (770 260)  (770 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (772 260)  (772 260)  routing T_14_16.lft_op_3 <X> T_14_16.lc_trk_g1_3
 (29 4)  (777 260)  (777 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (779 260)  (779 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 260)  (780 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (782 260)  (782 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (787 260)  (787 260)  LC_2 Logic Functioning bit
 (45 4)  (793 260)  (793 260)  LC_2 Logic Functioning bit
 (22 5)  (770 261)  (770 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (772 261)  (772 261)  routing T_14_16.top_op_2 <X> T_14_16.lc_trk_g1_2
 (25 5)  (773 261)  (773 261)  routing T_14_16.top_op_2 <X> T_14_16.lc_trk_g1_2
 (26 5)  (774 261)  (774 261)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 261)  (777 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 261)  (778 261)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (32 5)  (780 261)  (780 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (781 261)  (781 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_2
 (34 5)  (782 261)  (782 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_2
 (35 5)  (783 261)  (783 261)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_2
 (37 5)  (785 261)  (785 261)  LC_2 Logic Functioning bit
 (40 5)  (788 261)  (788 261)  LC_2 Logic Functioning bit
 (42 5)  (790 261)  (790 261)  LC_2 Logic Functioning bit
 (48 5)  (796 261)  (796 261)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (762 262)  (762 262)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g1_4
 (21 6)  (769 262)  (769 262)  routing T_14_16.lft_op_7 <X> T_14_16.lc_trk_g1_7
 (22 6)  (770 262)  (770 262)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (772 262)  (772 262)  routing T_14_16.lft_op_7 <X> T_14_16.lc_trk_g1_7
 (26 6)  (774 262)  (774 262)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (775 262)  (775 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (776 262)  (776 262)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 262)  (777 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (780 262)  (780 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (786 262)  (786 262)  LC_3 Logic Functioning bit
 (39 6)  (787 262)  (787 262)  LC_3 Logic Functioning bit
 (40 6)  (788 262)  (788 262)  LC_3 Logic Functioning bit
 (41 6)  (789 262)  (789 262)  LC_3 Logic Functioning bit
 (17 7)  (765 263)  (765 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (775 263)  (775 263)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 263)  (777 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (778 263)  (778 263)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (779 263)  (779 263)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (780 263)  (780 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (781 263)  (781 263)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.input_2_3
 (35 7)  (783 263)  (783 263)  routing T_14_16.lc_trk_g2_3 <X> T_14_16.input_2_3
 (37 7)  (785 263)  (785 263)  LC_3 Logic Functioning bit
 (38 7)  (786 263)  (786 263)  LC_3 Logic Functioning bit
 (39 7)  (787 263)  (787 263)  LC_3 Logic Functioning bit
 (40 7)  (788 263)  (788 263)  LC_3 Logic Functioning bit
 (41 7)  (789 263)  (789 263)  LC_3 Logic Functioning bit
 (21 8)  (769 264)  (769 264)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g2_3
 (22 8)  (770 264)  (770 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (771 264)  (771 264)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g2_3
 (31 8)  (779 264)  (779 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 264)  (780 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (782 264)  (782 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (786 264)  (786 264)  LC_4 Logic Functioning bit
 (40 8)  (788 264)  (788 264)  LC_4 Logic Functioning bit
 (45 8)  (793 264)  (793 264)  LC_4 Logic Functioning bit
 (50 8)  (798 264)  (798 264)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (769 265)  (769 265)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g2_3
 (22 9)  (770 265)  (770 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (771 265)  (771 265)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g2_2
 (24 9)  (772 265)  (772 265)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g2_2
 (25 9)  (773 265)  (773 265)  routing T_14_16.sp4_h_l_15 <X> T_14_16.lc_trk_g2_2
 (26 9)  (774 265)  (774 265)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (775 265)  (775 265)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (776 265)  (776 265)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 265)  (777 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (39 9)  (787 265)  (787 265)  LC_4 Logic Functioning bit
 (41 9)  (789 265)  (789 265)  LC_4 Logic Functioning bit
 (48 9)  (796 265)  (796 265)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 10)  (770 266)  (770 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (772 266)  (772 266)  routing T_14_16.tnr_op_7 <X> T_14_16.lc_trk_g2_7
 (22 11)  (770 267)  (770 267)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (772 267)  (772 267)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g2_6
 (25 11)  (773 267)  (773 267)  routing T_14_16.tnl_op_6 <X> T_14_16.lc_trk_g2_6
 (1 12)  (749 268)  (749 268)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_5 glb2local_3
 (15 12)  (763 268)  (763 268)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g3_1
 (17 12)  (765 268)  (765 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (766 268)  (766 268)  routing T_14_16.rgt_op_1 <X> T_14_16.lc_trk_g3_1
 (22 12)  (770 268)  (770 268)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (772 268)  (772 268)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (26 12)  (774 268)  (774 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 12)  (777 268)  (777 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 268)  (778 268)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 268)  (779 268)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 268)  (780 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 268)  (781 268)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (785 268)  (785 268)  LC_6 Logic Functioning bit
 (39 12)  (787 268)  (787 268)  LC_6 Logic Functioning bit
 (40 12)  (788 268)  (788 268)  LC_6 Logic Functioning bit
 (41 12)  (789 268)  (789 268)  LC_6 Logic Functioning bit
 (42 12)  (790 268)  (790 268)  LC_6 Logic Functioning bit
 (43 12)  (791 268)  (791 268)  LC_6 Logic Functioning bit
 (0 13)  (748 269)  (748 269)  routing T_14_16.glb_netwk_5 <X> T_14_16.glb2local_3
 (1 13)  (749 269)  (749 269)  routing T_14_16.glb_netwk_5 <X> T_14_16.glb2local_3
 (21 13)  (769 269)  (769 269)  routing T_14_16.tnl_op_3 <X> T_14_16.lc_trk_g3_3
 (26 13)  (774 269)  (774 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 269)  (777 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 269)  (778 269)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (779 269)  (779 269)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (784 269)  (784 269)  LC_6 Logic Functioning bit
 (37 13)  (785 269)  (785 269)  LC_6 Logic Functioning bit
 (38 13)  (786 269)  (786 269)  LC_6 Logic Functioning bit
 (39 13)  (787 269)  (787 269)  LC_6 Logic Functioning bit
 (40 13)  (788 269)  (788 269)  LC_6 Logic Functioning bit
 (41 13)  (789 269)  (789 269)  LC_6 Logic Functioning bit
 (42 13)  (790 269)  (790 269)  LC_6 Logic Functioning bit
 (43 13)  (791 269)  (791 269)  LC_6 Logic Functioning bit
 (28 14)  (776 270)  (776 270)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 270)  (777 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (780 270)  (780 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 270)  (781 270)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 270)  (782 270)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (788 270)  (788 270)  LC_7 Logic Functioning bit
 (45 14)  (793 270)  (793 270)  LC_7 Logic Functioning bit
 (46 14)  (794 270)  (794 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (798 270)  (798 270)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (777 271)  (777 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (778 271)  (778 271)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_7/in_1


LogicTile_15_16

 (14 0)  (816 256)  (816 256)  routing T_15_16.sp4_h_r_8 <X> T_15_16.lc_trk_g0_0
 (15 0)  (817 256)  (817 256)  routing T_15_16.bot_op_1 <X> T_15_16.lc_trk_g0_1
 (17 0)  (819 256)  (819 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (824 256)  (824 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (25 0)  (827 256)  (827 256)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g0_2
 (27 0)  (829 256)  (829 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 256)  (831 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (832 256)  (832 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (833 256)  (833 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 256)  (834 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 256)  (835 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (39 0)  (841 256)  (841 256)  LC_0 Logic Functioning bit
 (40 0)  (842 256)  (842 256)  LC_0 Logic Functioning bit
 (41 0)  (843 256)  (843 256)  LC_0 Logic Functioning bit
 (43 0)  (845 256)  (845 256)  LC_0 Logic Functioning bit
 (15 1)  (817 257)  (817 257)  routing T_15_16.sp4_h_r_8 <X> T_15_16.lc_trk_g0_0
 (16 1)  (818 257)  (818 257)  routing T_15_16.sp4_h_r_8 <X> T_15_16.lc_trk_g0_0
 (17 1)  (819 257)  (819 257)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (22 1)  (824 257)  (824 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (827 257)  (827 257)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (828 257)  (828 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 257)  (830 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 257)  (831 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 257)  (832 257)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 257)  (834 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (41 1)  (843 257)  (843 257)  LC_0 Logic Functioning bit
 (43 1)  (845 257)  (845 257)  LC_0 Logic Functioning bit
 (0 2)  (802 258)  (802 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (803 258)  (803 258)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (804 258)  (804 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 258)  (816 258)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g0_4
 (16 2)  (818 258)  (818 258)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g0_5
 (17 2)  (819 258)  (819 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (820 258)  (820 258)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g0_5
 (26 2)  (828 258)  (828 258)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (829 258)  (829 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (830 258)  (830 258)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 258)  (831 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 258)  (834 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 258)  (836 258)  routing T_15_16.lc_trk_g1_1 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 258)  (838 258)  LC_1 Logic Functioning bit
 (37 2)  (839 258)  (839 258)  LC_1 Logic Functioning bit
 (38 2)  (840 258)  (840 258)  LC_1 Logic Functioning bit
 (39 2)  (841 258)  (841 258)  LC_1 Logic Functioning bit
 (40 2)  (842 258)  (842 258)  LC_1 Logic Functioning bit
 (41 2)  (843 258)  (843 258)  LC_1 Logic Functioning bit
 (43 2)  (845 258)  (845 258)  LC_1 Logic Functioning bit
 (50 2)  (852 258)  (852 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (855 258)  (855 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (802 259)  (802 259)  routing T_15_16.glb_netwk_7 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (17 3)  (819 259)  (819 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (820 259)  (820 259)  routing T_15_16.sp4_v_b_13 <X> T_15_16.lc_trk_g0_5
 (26 3)  (828 259)  (828 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (829 259)  (829 259)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 259)  (831 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (838 259)  (838 259)  LC_1 Logic Functioning bit
 (38 3)  (840 259)  (840 259)  LC_1 Logic Functioning bit
 (39 3)  (841 259)  (841 259)  LC_1 Logic Functioning bit
 (40 3)  (842 259)  (842 259)  LC_1 Logic Functioning bit
 (41 3)  (843 259)  (843 259)  LC_1 Logic Functioning bit
 (42 3)  (844 259)  (844 259)  LC_1 Logic Functioning bit
 (53 3)  (855 259)  (855 259)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (5 4)  (807 260)  (807 260)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_h_r_3
 (9 4)  (811 260)  (811 260)  routing T_15_16.sp4_v_t_41 <X> T_15_16.sp4_h_r_4
 (17 4)  (819 260)  (819 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (820 260)  (820 260)  routing T_15_16.bnr_op_1 <X> T_15_16.lc_trk_g1_1
 (29 4)  (831 260)  (831 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (39 4)  (841 260)  (841 260)  LC_2 Logic Functioning bit
 (40 4)  (842 260)  (842 260)  LC_2 Logic Functioning bit
 (50 4)  (852 260)  (852 260)  Cascade bit: LH_LC02_inmux02_5

 (6 5)  (808 261)  (808 261)  routing T_15_16.sp4_v_b_3 <X> T_15_16.sp4_h_r_3
 (18 5)  (820 261)  (820 261)  routing T_15_16.bnr_op_1 <X> T_15_16.lc_trk_g1_1
 (26 5)  (828 261)  (828 261)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 261)  (831 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (14 6)  (816 262)  (816 262)  routing T_15_16.wire_logic_cluster/lc_4/out <X> T_15_16.lc_trk_g1_4
 (15 6)  (817 262)  (817 262)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (819 262)  (819 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (823 262)  (823 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (824 262)  (824 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (827 262)  (827 262)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g1_6
 (29 6)  (831 262)  (831 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (834 262)  (834 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 262)  (835 262)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (39 6)  (841 262)  (841 262)  LC_3 Logic Functioning bit
 (17 7)  (819 263)  (819 263)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (820 263)  (820 263)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g1_5
 (22 7)  (824 263)  (824 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (826 263)  (826 263)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g1_6
 (25 7)  (827 263)  (827 263)  routing T_15_16.sp12_h_l_5 <X> T_15_16.lc_trk_g1_6
 (29 7)  (831 263)  (831 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 263)  (832 263)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 263)  (834 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (835 263)  (835 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.input_2_3
 (14 8)  (816 264)  (816 264)  routing T_15_16.sp4_h_l_21 <X> T_15_16.lc_trk_g2_0
 (17 8)  (819 264)  (819 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 264)  (820 264)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g2_1
 (29 8)  (831 264)  (831 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (833 264)  (833 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 264)  (834 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 264)  (836 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (840 264)  (840 264)  LC_4 Logic Functioning bit
 (45 8)  (847 264)  (847 264)  LC_4 Logic Functioning bit
 (50 8)  (852 264)  (852 264)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (817 265)  (817 265)  routing T_15_16.sp4_h_l_21 <X> T_15_16.lc_trk_g2_0
 (16 9)  (818 265)  (818 265)  routing T_15_16.sp4_h_l_21 <X> T_15_16.lc_trk_g2_0
 (17 9)  (819 265)  (819 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (824 265)  (824 265)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (826 265)  (826 265)  routing T_15_16.tnr_op_2 <X> T_15_16.lc_trk_g2_2
 (28 9)  (830 265)  (830 265)  routing T_15_16.lc_trk_g2_0 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 265)  (831 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (832 265)  (832 265)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (38 9)  (840 265)  (840 265)  LC_4 Logic Functioning bit
 (41 9)  (843 265)  (843 265)  LC_4 Logic Functioning bit
 (15 10)  (817 266)  (817 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (819 266)  (819 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (820 266)  (820 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (29 10)  (831 266)  (831 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (832 266)  (832 266)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (833 266)  (833 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 266)  (834 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 266)  (836 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 266)  (838 266)  LC_5 Logic Functioning bit
 (37 10)  (839 266)  (839 266)  LC_5 Logic Functioning bit
 (27 11)  (829 267)  (829 267)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (830 267)  (830 267)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 267)  (831 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (834 267)  (834 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (837 267)  (837 267)  routing T_15_16.lc_trk_g0_3 <X> T_15_16.input_2_5
 (36 11)  (838 267)  (838 267)  LC_5 Logic Functioning bit
 (37 11)  (839 267)  (839 267)  LC_5 Logic Functioning bit
 (43 11)  (845 267)  (845 267)  LC_5 Logic Functioning bit
 (15 12)  (817 268)  (817 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (17 12)  (819 268)  (819 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (820 268)  (820 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (29 12)  (831 268)  (831 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 268)  (834 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 268)  (835 268)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (42 12)  (844 268)  (844 268)  LC_6 Logic Functioning bit
 (50 12)  (852 268)  (852 268)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (819 269)  (819 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (828 269)  (828 269)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 269)  (831 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (53 13)  (855 269)  (855 269)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (26 14)  (828 270)  (828 270)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (831 270)  (831 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 270)  (832 270)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 270)  (833 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 270)  (834 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 270)  (836 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (38 14)  (840 270)  (840 270)  LC_7 Logic Functioning bit
 (39 14)  (841 270)  (841 270)  LC_7 Logic Functioning bit
 (42 14)  (844 270)  (844 270)  LC_7 Logic Functioning bit
 (45 14)  (847 270)  (847 270)  LC_7 Logic Functioning bit
 (50 14)  (852 270)  (852 270)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (831 271)  (831 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 271)  (833 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 271)  (839 271)  LC_7 Logic Functioning bit
 (38 15)  (840 271)  (840 271)  LC_7 Logic Functioning bit
 (39 15)  (841 271)  (841 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (17 0)  (873 256)  (873 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (22 0)  (878 256)  (878 256)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (880 256)  (880 256)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (28 0)  (884 256)  (884 256)  routing T_16_16.lc_trk_g2_1 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 256)  (885 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (44 0)  (900 256)  (900 256)  LC_0 Logic Functioning bit
 (18 1)  (874 257)  (874 257)  routing T_16_16.sp4_r_v_b_34 <X> T_16_16.lc_trk_g0_1
 (21 1)  (877 257)  (877 257)  routing T_16_16.top_op_3 <X> T_16_16.lc_trk_g0_3
 (50 1)  (906 257)  (906 257)  Carry_In_Mux bit 

 (0 2)  (856 258)  (856 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (857 258)  (857 258)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (858 258)  (858 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (870 258)  (870 258)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (28 2)  (884 258)  (884 258)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 258)  (885 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (888 258)  (888 258)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (892 258)  (892 258)  LC_1 Logic Functioning bit
 (39 2)  (895 258)  (895 258)  LC_1 Logic Functioning bit
 (41 2)  (897 258)  (897 258)  LC_1 Logic Functioning bit
 (42 2)  (898 258)  (898 258)  LC_1 Logic Functioning bit
 (44 2)  (900 258)  (900 258)  LC_1 Logic Functioning bit
 (0 3)  (856 259)  (856 259)  routing T_16_16.glb_netwk_7 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (13 3)  (869 259)  (869 259)  routing T_16_16.sp4_v_b_9 <X> T_16_16.sp4_h_l_39
 (14 3)  (870 259)  (870 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (15 3)  (871 259)  (871 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (16 3)  (872 259)  (872 259)  routing T_16_16.sp4_h_l_9 <X> T_16_16.lc_trk_g0_4
 (17 3)  (873 259)  (873 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (30 3)  (886 259)  (886 259)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (888 259)  (888 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (890 259)  (890 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.input_2_1
 (35 3)  (891 259)  (891 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.input_2_1
 (36 3)  (892 259)  (892 259)  LC_1 Logic Functioning bit
 (39 3)  (895 259)  (895 259)  LC_1 Logic Functioning bit
 (41 3)  (897 259)  (897 259)  LC_1 Logic Functioning bit
 (42 3)  (898 259)  (898 259)  LC_1 Logic Functioning bit
 (51 3)  (907 259)  (907 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (29 4)  (885 260)  (885 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (888 260)  (888 260)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (892 260)  (892 260)  LC_2 Logic Functioning bit
 (37 4)  (893 260)  (893 260)  LC_2 Logic Functioning bit
 (38 4)  (894 260)  (894 260)  LC_2 Logic Functioning bit
 (39 4)  (895 260)  (895 260)  LC_2 Logic Functioning bit
 (44 4)  (900 260)  (900 260)  LC_2 Logic Functioning bit
 (22 5)  (878 261)  (878 261)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (880 261)  (880 261)  routing T_16_16.top_op_2 <X> T_16_16.lc_trk_g1_2
 (25 5)  (881 261)  (881 261)  routing T_16_16.top_op_2 <X> T_16_16.lc_trk_g1_2
 (32 5)  (888 261)  (888 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (889 261)  (889 261)  routing T_16_16.lc_trk_g2_0 <X> T_16_16.input_2_2
 (36 5)  (892 261)  (892 261)  LC_2 Logic Functioning bit
 (37 5)  (893 261)  (893 261)  LC_2 Logic Functioning bit
 (38 5)  (894 261)  (894 261)  LC_2 Logic Functioning bit
 (39 5)  (895 261)  (895 261)  LC_2 Logic Functioning bit
 (15 6)  (871 262)  (871 262)  routing T_16_16.top_op_5 <X> T_16_16.lc_trk_g1_5
 (17 6)  (873 262)  (873 262)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (28 6)  (884 262)  (884 262)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 262)  (885 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 262)  (888 262)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (892 262)  (892 262)  LC_3 Logic Functioning bit
 (39 6)  (895 262)  (895 262)  LC_3 Logic Functioning bit
 (41 6)  (897 262)  (897 262)  LC_3 Logic Functioning bit
 (42 6)  (898 262)  (898 262)  LC_3 Logic Functioning bit
 (44 6)  (900 262)  (900 262)  LC_3 Logic Functioning bit
 (18 7)  (874 263)  (874 263)  routing T_16_16.top_op_5 <X> T_16_16.lc_trk_g1_5
 (30 7)  (886 263)  (886 263)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (888 263)  (888 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (891 263)  (891 263)  routing T_16_16.lc_trk_g0_3 <X> T_16_16.input_2_3
 (36 7)  (892 263)  (892 263)  LC_3 Logic Functioning bit
 (39 7)  (895 263)  (895 263)  LC_3 Logic Functioning bit
 (41 7)  (897 263)  (897 263)  LC_3 Logic Functioning bit
 (42 7)  (898 263)  (898 263)  LC_3 Logic Functioning bit
 (15 8)  (871 264)  (871 264)  routing T_16_16.rgt_op_1 <X> T_16_16.lc_trk_g2_1
 (17 8)  (873 264)  (873 264)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (874 264)  (874 264)  routing T_16_16.rgt_op_1 <X> T_16_16.lc_trk_g2_1
 (29 8)  (885 264)  (885 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (888 264)  (888 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (891 264)  (891 264)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.input_2_4
 (36 8)  (892 264)  (892 264)  LC_4 Logic Functioning bit
 (39 8)  (895 264)  (895 264)  LC_4 Logic Functioning bit
 (41 8)  (897 264)  (897 264)  LC_4 Logic Functioning bit
 (42 8)  (898 264)  (898 264)  LC_4 Logic Functioning bit
 (44 8)  (900 264)  (900 264)  LC_4 Logic Functioning bit
 (15 9)  (871 265)  (871 265)  routing T_16_16.sp4_v_t_29 <X> T_16_16.lc_trk_g2_0
 (16 9)  (872 265)  (872 265)  routing T_16_16.sp4_v_t_29 <X> T_16_16.lc_trk_g2_0
 (17 9)  (873 265)  (873 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (878 265)  (878 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (881 265)  (881 265)  routing T_16_16.sp4_r_v_b_34 <X> T_16_16.lc_trk_g2_2
 (32 9)  (888 265)  (888 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (890 265)  (890 265)  routing T_16_16.lc_trk_g1_5 <X> T_16_16.input_2_4
 (36 9)  (892 265)  (892 265)  LC_4 Logic Functioning bit
 (39 9)  (895 265)  (895 265)  LC_4 Logic Functioning bit
 (41 9)  (897 265)  (897 265)  LC_4 Logic Functioning bit
 (42 9)  (898 265)  (898 265)  LC_4 Logic Functioning bit
 (32 10)  (888 266)  (888 266)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (892 266)  (892 266)  LC_5 Logic Functioning bit
 (38 10)  (894 266)  (894 266)  LC_5 Logic Functioning bit
 (40 10)  (896 266)  (896 266)  LC_5 Logic Functioning bit
 (42 10)  (898 266)  (898 266)  LC_5 Logic Functioning bit
 (27 11)  (883 267)  (883 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (884 267)  (884 267)  routing T_16_16.lc_trk_g3_0 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 267)  (885 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (37 11)  (893 267)  (893 267)  LC_5 Logic Functioning bit
 (39 11)  (895 267)  (895 267)  LC_5 Logic Functioning bit
 (41 11)  (897 267)  (897 267)  LC_5 Logic Functioning bit
 (43 11)  (899 267)  (899 267)  LC_5 Logic Functioning bit
 (14 12)  (870 268)  (870 268)  routing T_16_16.rgt_op_0 <X> T_16_16.lc_trk_g3_0
 (31 12)  (887 268)  (887 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 268)  (888 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 268)  (889 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (890 268)  (890 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (892 268)  (892 268)  LC_6 Logic Functioning bit
 (39 12)  (895 268)  (895 268)  LC_6 Logic Functioning bit
 (41 12)  (897 268)  (897 268)  LC_6 Logic Functioning bit
 (42 12)  (898 268)  (898 268)  LC_6 Logic Functioning bit
 (45 12)  (901 268)  (901 268)  LC_6 Logic Functioning bit
 (51 12)  (907 268)  (907 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (15 13)  (871 269)  (871 269)  routing T_16_16.rgt_op_0 <X> T_16_16.lc_trk_g3_0
 (17 13)  (873 269)  (873 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (26 13)  (882 269)  (882 269)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (884 269)  (884 269)  routing T_16_16.lc_trk_g2_2 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 269)  (885 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 269)  (887 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (893 269)  (893 269)  LC_6 Logic Functioning bit
 (38 13)  (894 269)  (894 269)  LC_6 Logic Functioning bit
 (40 13)  (896 269)  (896 269)  LC_6 Logic Functioning bit
 (43 13)  (899 269)  (899 269)  LC_6 Logic Functioning bit
 (1 14)  (857 270)  (857 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (881 270)  (881 270)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g3_6
 (1 15)  (857 271)  (857 271)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (878 271)  (878 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_16

 (14 0)  (924 256)  (924 256)  routing T_17_16.wire_logic_cluster/lc_0/out <X> T_17_16.lc_trk_g0_0
 (28 0)  (938 256)  (938 256)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 256)  (939 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (941 256)  (941 256)  routing T_17_16.lc_trk_g0_5 <X> T_17_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (942 256)  (942 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (948 256)  (948 256)  LC_0 Logic Functioning bit
 (45 0)  (955 256)  (955 256)  LC_0 Logic Functioning bit
 (17 1)  (927 257)  (927 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (939 257)  (939 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (942 257)  (942 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (943 257)  (943 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_0
 (34 1)  (944 257)  (944 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_0
 (35 1)  (945 257)  (945 257)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.input_2_0
 (38 1)  (948 257)  (948 257)  LC_0 Logic Functioning bit
 (39 1)  (949 257)  (949 257)  LC_0 Logic Functioning bit
 (40 1)  (950 257)  (950 257)  LC_0 Logic Functioning bit
 (47 1)  (957 257)  (957 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (910 258)  (910 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 2)  (911 258)  (911 258)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (2 2)  (912 258)  (912 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (925 258)  (925 258)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g0_5
 (17 2)  (927 258)  (927 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (928 258)  (928 258)  routing T_17_16.lft_op_5 <X> T_17_16.lc_trk_g0_5
 (27 2)  (937 258)  (937 258)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 258)  (938 258)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 258)  (939 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 258)  (942 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 258)  (943 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 258)  (944 258)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (947 258)  (947 258)  LC_1 Logic Functioning bit
 (39 2)  (949 258)  (949 258)  LC_1 Logic Functioning bit
 (45 2)  (955 258)  (955 258)  LC_1 Logic Functioning bit
 (47 2)  (957 258)  (957 258)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (910 259)  (910 259)  routing T_17_16.glb_netwk_7 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (28 3)  (938 259)  (938 259)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 259)  (939 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 259)  (940 259)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (40 3)  (950 259)  (950 259)  LC_1 Logic Functioning bit
 (42 3)  (952 259)  (952 259)  LC_1 Logic Functioning bit
 (0 4)  (910 260)  (910 260)  routing T_17_16.glb_netwk_5 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 4)  (911 260)  (911 260)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (924 260)  (924 260)  routing T_17_16.sp4_v_b_8 <X> T_17_16.lc_trk_g1_0
 (21 4)  (931 260)  (931 260)  routing T_17_16.wire_logic_cluster/lc_3/out <X> T_17_16.lc_trk_g1_3
 (22 4)  (932 260)  (932 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (14 5)  (924 261)  (924 261)  routing T_17_16.sp4_v_b_8 <X> T_17_16.lc_trk_g1_0
 (16 5)  (926 261)  (926 261)  routing T_17_16.sp4_v_b_8 <X> T_17_16.lc_trk_g1_0
 (17 5)  (927 261)  (927 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (28 6)  (938 262)  (938 262)  routing T_17_16.lc_trk_g2_0 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 262)  (939 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (942 262)  (942 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 262)  (944 262)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 262)  (946 262)  LC_3 Logic Functioning bit
 (38 6)  (948 262)  (948 262)  LC_3 Logic Functioning bit
 (45 6)  (955 262)  (955 262)  LC_3 Logic Functioning bit
 (53 6)  (963 262)  (963 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (27 7)  (937 263)  (937 263)  routing T_17_16.lc_trk_g1_0 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 263)  (939 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (941 263)  (941 263)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (40 7)  (950 263)  (950 263)  LC_3 Logic Functioning bit
 (42 7)  (952 263)  (952 263)  LC_3 Logic Functioning bit
 (48 7)  (958 263)  (958 263)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 8)  (927 264)  (927 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (928 264)  (928 264)  routing T_17_16.bnl_op_1 <X> T_17_16.lc_trk_g2_1
 (17 9)  (927 265)  (927 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (18 9)  (928 265)  (928 265)  routing T_17_16.bnl_op_1 <X> T_17_16.lc_trk_g2_1
 (12 10)  (922 266)  (922 266)  routing T_17_16.sp4_v_b_8 <X> T_17_16.sp4_h_l_45
 (17 12)  (927 268)  (927 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 268)  (928 268)  routing T_17_16.wire_logic_cluster/lc_1/out <X> T_17_16.lc_trk_g3_1
 (22 12)  (932 268)  (932 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (933 268)  (933 268)  routing T_17_16.sp4_h_r_27 <X> T_17_16.lc_trk_g3_3
 (24 12)  (934 268)  (934 268)  routing T_17_16.sp4_h_r_27 <X> T_17_16.lc_trk_g3_3
 (26 12)  (936 268)  (936 268)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (946 268)  (946 268)  LC_6 Logic Functioning bit
 (38 12)  (948 268)  (948 268)  LC_6 Logic Functioning bit
 (41 12)  (951 268)  (951 268)  LC_6 Logic Functioning bit
 (43 12)  (953 268)  (953 268)  LC_6 Logic Functioning bit
 (45 12)  (955 268)  (955 268)  LC_6 Logic Functioning bit
 (53 12)  (963 268)  (963 268)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (21 13)  (931 269)  (931 269)  routing T_17_16.sp4_h_r_27 <X> T_17_16.lc_trk_g3_3
 (27 13)  (937 269)  (937 269)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 269)  (938 269)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 269)  (939 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (37 13)  (947 269)  (947 269)  LC_6 Logic Functioning bit
 (39 13)  (949 269)  (949 269)  LC_6 Logic Functioning bit
 (40 13)  (950 269)  (950 269)  LC_6 Logic Functioning bit
 (42 13)  (952 269)  (952 269)  LC_6 Logic Functioning bit
 (17 14)  (927 270)  (927 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (928 271)  (928 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (14 0)  (978 256)  (978 256)  routing T_18_16.wire_logic_cluster/lc_0/out <X> T_18_16.lc_trk_g0_0
 (17 0)  (981 256)  (981 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (982 256)  (982 256)  routing T_18_16.wire_logic_cluster/lc_1/out <X> T_18_16.lc_trk_g0_1
 (28 0)  (992 256)  (992 256)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 256)  (993 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 256)  (994 256)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (996 256)  (996 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (997 256)  (997 256)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (999 256)  (999 256)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.input_2_0
 (38 0)  (1002 256)  (1002 256)  LC_0 Logic Functioning bit
 (41 0)  (1005 256)  (1005 256)  LC_0 Logic Functioning bit
 (43 0)  (1007 256)  (1007 256)  LC_0 Logic Functioning bit
 (45 0)  (1009 256)  (1009 256)  LC_0 Logic Functioning bit
 (17 1)  (981 257)  (981 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (993 257)  (993 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (996 257)  (996 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (1000 257)  (1000 257)  LC_0 Logic Functioning bit
 (37 1)  (1001 257)  (1001 257)  LC_0 Logic Functioning bit
 (39 1)  (1003 257)  (1003 257)  LC_0 Logic Functioning bit
 (40 1)  (1004 257)  (1004 257)  LC_0 Logic Functioning bit
 (42 1)  (1006 257)  (1006 257)  LC_0 Logic Functioning bit
 (52 1)  (1016 257)  (1016 257)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (964 258)  (964 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 2)  (965 258)  (965 258)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (966 258)  (966 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (990 258)  (990 258)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (993 258)  (993 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (995 258)  (995 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (996 258)  (996 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (997 258)  (997 258)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (1001 258)  (1001 258)  LC_1 Logic Functioning bit
 (38 2)  (1002 258)  (1002 258)  LC_1 Logic Functioning bit
 (42 2)  (1006 258)  (1006 258)  LC_1 Logic Functioning bit
 (43 2)  (1007 258)  (1007 258)  LC_1 Logic Functioning bit
 (45 2)  (1009 258)  (1009 258)  LC_1 Logic Functioning bit
 (0 3)  (964 259)  (964 259)  routing T_18_16.glb_netwk_7 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (17 3)  (981 259)  (981 259)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (26 3)  (990 259)  (990 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (992 259)  (992 259)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (993 259)  (993 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (995 259)  (995 259)  routing T_18_16.lc_trk_g2_6 <X> T_18_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (996 259)  (996 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1000 259)  (1000 259)  LC_1 Logic Functioning bit
 (37 3)  (1001 259)  (1001 259)  LC_1 Logic Functioning bit
 (42 3)  (1006 259)  (1006 259)  LC_1 Logic Functioning bit
 (43 3)  (1007 259)  (1007 259)  LC_1 Logic Functioning bit
 (52 3)  (1016 259)  (1016 259)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (1 6)  (965 262)  (965 262)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (964 263)  (964 263)  routing T_18_16.glb_netwk_5 <X> T_18_16.glb2local_0
 (1 7)  (965 263)  (965 263)  routing T_18_16.glb_netwk_5 <X> T_18_16.glb2local_0
 (15 8)  (979 264)  (979 264)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (16 8)  (980 264)  (980 264)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (17 8)  (981 264)  (981 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (982 264)  (982 264)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (18 9)  (982 265)  (982 265)  routing T_18_16.sp4_h_r_41 <X> T_18_16.lc_trk_g2_1
 (15 10)  (979 266)  (979 266)  routing T_18_16.tnl_op_5 <X> T_18_16.lc_trk_g2_5
 (17 10)  (981 266)  (981 266)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (985 266)  (985 266)  routing T_18_16.wire_logic_cluster/lc_7/out <X> T_18_16.lc_trk_g2_7
 (22 10)  (986 266)  (986 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (989 266)  (989 266)  routing T_18_16.wire_logic_cluster/lc_6/out <X> T_18_16.lc_trk_g2_6
 (18 11)  (982 267)  (982 267)  routing T_18_16.tnl_op_5 <X> T_18_16.lc_trk_g2_5
 (22 11)  (986 267)  (986 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (990 268)  (990 268)  routing T_18_16.lc_trk_g0_4 <X> T_18_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (992 268)  (992 268)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 268)  (993 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (994 268)  (994 268)  routing T_18_16.lc_trk_g2_5 <X> T_18_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (996 268)  (996 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (997 268)  (997 268)  routing T_18_16.lc_trk_g2_1 <X> T_18_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 268)  (1000 268)  LC_6 Logic Functioning bit
 (38 12)  (1002 268)  (1002 268)  LC_6 Logic Functioning bit
 (29 13)  (993 269)  (993 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (26 14)  (990 270)  (990 270)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 14)  (993 270)  (993 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (38 14)  (1002 270)  (1002 270)  LC_7 Logic Functioning bit
 (41 14)  (1005 270)  (1005 270)  LC_7 Logic Functioning bit
 (45 14)  (1009 270)  (1009 270)  LC_7 Logic Functioning bit
 (46 14)  (1010 270)  (1010 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1014 270)  (1014 270)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (990 271)  (990 271)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (992 271)  (992 271)  routing T_18_16.lc_trk_g2_7 <X> T_18_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (993 271)  (993 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1000 271)  (1000 271)  LC_7 Logic Functioning bit
 (37 15)  (1001 271)  (1001 271)  LC_7 Logic Functioning bit
 (39 15)  (1003 271)  (1003 271)  LC_7 Logic Functioning bit
 (40 15)  (1004 271)  (1004 271)  LC_7 Logic Functioning bit
 (42 15)  (1006 271)  (1006 271)  LC_7 Logic Functioning bit
 (43 15)  (1007 271)  (1007 271)  LC_7 Logic Functioning bit


RAM_Tile_19_16

 (11 4)  (1029 260)  (1029 260)  routing T_19_16.sp4_v_t_44 <X> T_19_16.sp4_v_b_5
 (13 4)  (1031 260)  (1031 260)  routing T_19_16.sp4_v_t_44 <X> T_19_16.sp4_v_b_5
 (5 14)  (1023 270)  (1023 270)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (4 15)  (1022 271)  (1022 271)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44
 (6 15)  (1024 271)  (1024 271)  routing T_19_16.sp4_v_t_38 <X> T_19_16.sp4_h_l_44


LogicTile_20_16

 (4 0)  (1064 256)  (1064 256)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_0
 (6 0)  (1066 256)  (1066 256)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_0
 (5 1)  (1065 257)  (1065 257)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_0


DSP_Tile_0_15



LogicTile_1_15



LogicTile_2_15



LogicTile_3_15



LogicTile_4_15



LogicTile_5_15



RAM_Tile_6_15



LogicTile_7_15



LogicTile_8_15



LogicTile_9_15



LogicTile_10_15



LogicTile_11_15



LogicTile_12_15

 (22 1)  (658 241)  (658 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (659 241)  (659 241)  routing T_12_15.sp4_v_b_18 <X> T_12_15.lc_trk_g0_2
 (24 1)  (660 241)  (660 241)  routing T_12_15.sp4_v_b_18 <X> T_12_15.lc_trk_g0_2
 (0 2)  (636 242)  (636 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (637 242)  (637 242)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (638 242)  (638 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (636 243)  (636 243)  routing T_12_15.glb_netwk_7 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 4)  (637 244)  (637 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (667 244)  (667 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (668 244)  (668 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (669 244)  (669 244)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (672 244)  (672 244)  LC_2 Logic Functioning bit
 (37 4)  (673 244)  (673 244)  LC_2 Logic Functioning bit
 (38 4)  (674 244)  (674 244)  LC_2 Logic Functioning bit
 (39 4)  (675 244)  (675 244)  LC_2 Logic Functioning bit
 (45 4)  (681 244)  (681 244)  LC_2 Logic Functioning bit
 (1 5)  (637 245)  (637 245)  routing T_12_15.lc_trk_g0_2 <X> T_12_15.wire_logic_cluster/lc_7/cen
 (31 5)  (667 245)  (667 245)  routing T_12_15.lc_trk_g2_7 <X> T_12_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (672 245)  (672 245)  LC_2 Logic Functioning bit
 (37 5)  (673 245)  (673 245)  LC_2 Logic Functioning bit
 (38 5)  (674 245)  (674 245)  LC_2 Logic Functioning bit
 (39 5)  (675 245)  (675 245)  LC_2 Logic Functioning bit
 (22 10)  (658 250)  (658 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (32 10)  (668 250)  (668 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (669 250)  (669 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (670 250)  (670 250)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (672 250)  (672 250)  LC_5 Logic Functioning bit
 (37 10)  (673 250)  (673 250)  LC_5 Logic Functioning bit
 (38 10)  (674 250)  (674 250)  LC_5 Logic Functioning bit
 (39 10)  (675 250)  (675 250)  LC_5 Logic Functioning bit
 (45 10)  (681 250)  (681 250)  LC_5 Logic Functioning bit
 (21 11)  (657 251)  (657 251)  routing T_12_15.sp4_r_v_b_39 <X> T_12_15.lc_trk_g2_7
 (31 11)  (667 251)  (667 251)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (672 251)  (672 251)  LC_5 Logic Functioning bit
 (37 11)  (673 251)  (673 251)  LC_5 Logic Functioning bit
 (38 11)  (674 251)  (674 251)  LC_5 Logic Functioning bit
 (39 11)  (675 251)  (675 251)  LC_5 Logic Functioning bit
 (46 11)  (682 251)  (682 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (7 12)  (643 252)  (643 252)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (658 252)  (658 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (31 12)  (667 252)  (667 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (668 252)  (668 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (669 252)  (669 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (670 252)  (670 252)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (672 252)  (672 252)  LC_6 Logic Functioning bit
 (37 12)  (673 252)  (673 252)  LC_6 Logic Functioning bit
 (38 12)  (674 252)  (674 252)  LC_6 Logic Functioning bit
 (39 12)  (675 252)  (675 252)  LC_6 Logic Functioning bit
 (45 12)  (681 252)  (681 252)  LC_6 Logic Functioning bit
 (7 13)  (643 253)  (643 253)  Column buffer control bit: LH_colbuf_cntl_4

 (21 13)  (657 253)  (657 253)  routing T_12_15.sp4_r_v_b_43 <X> T_12_15.lc_trk_g3_3
 (31 13)  (667 253)  (667 253)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (672 253)  (672 253)  LC_6 Logic Functioning bit
 (37 13)  (673 253)  (673 253)  LC_6 Logic Functioning bit
 (38 13)  (674 253)  (674 253)  LC_6 Logic Functioning bit
 (39 13)  (675 253)  (675 253)  LC_6 Logic Functioning bit
 (7 14)  (643 254)  (643 254)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (658 254)  (658 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (661 254)  (661 254)  routing T_12_15.sp4_v_b_38 <X> T_12_15.lc_trk_g3_6
 (31 14)  (667 254)  (667 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (668 254)  (668 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (669 254)  (669 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (34 14)  (670 254)  (670 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (672 254)  (672 254)  LC_7 Logic Functioning bit
 (37 14)  (673 254)  (673 254)  LC_7 Logic Functioning bit
 (38 14)  (674 254)  (674 254)  LC_7 Logic Functioning bit
 (39 14)  (675 254)  (675 254)  LC_7 Logic Functioning bit
 (45 14)  (681 254)  (681 254)  LC_7 Logic Functioning bit
 (21 15)  (657 255)  (657 255)  routing T_12_15.sp4_r_v_b_47 <X> T_12_15.lc_trk_g3_7
 (22 15)  (658 255)  (658 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (659 255)  (659 255)  routing T_12_15.sp4_v_b_38 <X> T_12_15.lc_trk_g3_6
 (25 15)  (661 255)  (661 255)  routing T_12_15.sp4_v_b_38 <X> T_12_15.lc_trk_g3_6
 (31 15)  (667 255)  (667 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (672 255)  (672 255)  LC_7 Logic Functioning bit
 (37 15)  (673 255)  (673 255)  LC_7 Logic Functioning bit
 (38 15)  (674 255)  (674 255)  LC_7 Logic Functioning bit
 (39 15)  (675 255)  (675 255)  LC_7 Logic Functioning bit


LogicTile_13_15

 (22 0)  (716 240)  (716 240)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (718 240)  (718 240)  routing T_13_15.bot_op_3 <X> T_13_15.lc_trk_g0_3
 (27 0)  (721 240)  (721 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (723 240)  (723 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (724 240)  (724 240)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (725 240)  (725 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 240)  (726 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (727 240)  (727 240)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (729 240)  (729 240)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_0
 (36 0)  (730 240)  (730 240)  LC_0 Logic Functioning bit
 (38 0)  (732 240)  (732 240)  LC_0 Logic Functioning bit
 (40 0)  (734 240)  (734 240)  LC_0 Logic Functioning bit
 (42 0)  (736 240)  (736 240)  LC_0 Logic Functioning bit
 (43 0)  (737 240)  (737 240)  LC_0 Logic Functioning bit
 (45 0)  (739 240)  (739 240)  LC_0 Logic Functioning bit
 (15 1)  (709 241)  (709 241)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g0_0
 (16 1)  (710 241)  (710 241)  routing T_13_15.sp4_v_t_5 <X> T_13_15.lc_trk_g0_0
 (17 1)  (711 241)  (711 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (716 241)  (716 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (717 241)  (717 241)  routing T_13_15.sp4_v_b_18 <X> T_13_15.lc_trk_g0_2
 (24 1)  (718 241)  (718 241)  routing T_13_15.sp4_v_b_18 <X> T_13_15.lc_trk_g0_2
 (26 1)  (720 241)  (720 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (722 241)  (722 241)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (723 241)  (723 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (726 241)  (726 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (728 241)  (728 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_0
 (35 1)  (729 241)  (729 241)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.input_2_0
 (41 1)  (735 241)  (735 241)  LC_0 Logic Functioning bit
 (42 1)  (736 241)  (736 241)  LC_0 Logic Functioning bit
 (43 1)  (737 241)  (737 241)  LC_0 Logic Functioning bit
 (47 1)  (741 241)  (741 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (51 1)  (745 241)  (745 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (694 242)  (694 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (695 242)  (695 242)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (696 242)  (696 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (709 242)  (709 242)  routing T_13_15.bot_op_5 <X> T_13_15.lc_trk_g0_5
 (17 2)  (711 242)  (711 242)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (21 2)  (715 242)  (715 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (22 2)  (716 242)  (716 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (718 242)  (718 242)  routing T_13_15.lft_op_7 <X> T_13_15.lc_trk_g0_7
 (25 2)  (719 242)  (719 242)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (26 2)  (720 242)  (720 242)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (723 242)  (723 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (726 242)  (726 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (727 242)  (727 242)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (731 242)  (731 242)  LC_1 Logic Functioning bit
 (39 2)  (733 242)  (733 242)  LC_1 Logic Functioning bit
 (40 2)  (734 242)  (734 242)  LC_1 Logic Functioning bit
 (41 2)  (735 242)  (735 242)  LC_1 Logic Functioning bit
 (42 2)  (736 242)  (736 242)  LC_1 Logic Functioning bit
 (0 3)  (694 243)  (694 243)  routing T_13_15.glb_netwk_7 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (15 3)  (709 243)  (709 243)  routing T_13_15.sp4_v_t_9 <X> T_13_15.lc_trk_g0_4
 (16 3)  (710 243)  (710 243)  routing T_13_15.sp4_v_t_9 <X> T_13_15.lc_trk_g0_4
 (17 3)  (711 243)  (711 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (716 243)  (716 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (718 243)  (718 243)  routing T_13_15.lft_op_6 <X> T_13_15.lc_trk_g0_6
 (27 3)  (721 243)  (721 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (722 243)  (722 243)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 243)  (723 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (724 243)  (724 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (725 243)  (725 243)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (726 243)  (726 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (727 243)  (727 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_1
 (34 3)  (728 243)  (728 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_1
 (35 3)  (729 243)  (729 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.input_2_1
 (36 3)  (730 243)  (730 243)  LC_1 Logic Functioning bit
 (38 3)  (732 243)  (732 243)  LC_1 Logic Functioning bit
 (40 3)  (734 243)  (734 243)  LC_1 Logic Functioning bit
 (1 4)  (695 244)  (695 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (716 244)  (716 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (717 244)  (717 244)  routing T_13_15.sp4_h_r_3 <X> T_13_15.lc_trk_g1_3
 (24 4)  (718 244)  (718 244)  routing T_13_15.sp4_h_r_3 <X> T_13_15.lc_trk_g1_3
 (25 4)  (719 244)  (719 244)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (27 4)  (721 244)  (721 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (723 244)  (723 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (725 244)  (725 244)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (726 244)  (726 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (730 244)  (730 244)  LC_2 Logic Functioning bit
 (38 4)  (732 244)  (732 244)  LC_2 Logic Functioning bit
 (39 4)  (733 244)  (733 244)  LC_2 Logic Functioning bit
 (40 4)  (734 244)  (734 244)  LC_2 Logic Functioning bit
 (41 4)  (735 244)  (735 244)  LC_2 Logic Functioning bit
 (45 4)  (739 244)  (739 244)  LC_2 Logic Functioning bit
 (50 4)  (744 244)  (744 244)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (694 245)  (694 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (1 5)  (695 245)  (695 245)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/cen
 (17 5)  (711 245)  (711 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (715 245)  (715 245)  routing T_13_15.sp4_h_r_3 <X> T_13_15.lc_trk_g1_3
 (22 5)  (716 245)  (716 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (718 245)  (718 245)  routing T_13_15.lft_op_2 <X> T_13_15.lc_trk_g1_2
 (26 5)  (720 245)  (720 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (722 245)  (722 245)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (723 245)  (723 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (724 245)  (724 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (731 245)  (731 245)  LC_2 Logic Functioning bit
 (38 5)  (732 245)  (732 245)  LC_2 Logic Functioning bit
 (41 5)  (735 245)  (735 245)  LC_2 Logic Functioning bit
 (51 5)  (745 245)  (745 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (711 246)  (711 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (715 246)  (715 246)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (22 6)  (716 246)  (716 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (717 246)  (717 246)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (24 6)  (718 246)  (718 246)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (25 6)  (719 246)  (719 246)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (26 6)  (720 246)  (720 246)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (723 246)  (723 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (724 246)  (724 246)  routing T_13_15.lc_trk_g0_4 <X> T_13_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (726 246)  (726 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 246)  (727 246)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (731 246)  (731 246)  LC_3 Logic Functioning bit
 (39 6)  (733 246)  (733 246)  LC_3 Logic Functioning bit
 (40 6)  (734 246)  (734 246)  LC_3 Logic Functioning bit
 (41 6)  (735 246)  (735 246)  LC_3 Logic Functioning bit
 (42 6)  (736 246)  (736 246)  LC_3 Logic Functioning bit
 (15 7)  (709 247)  (709 247)  routing T_13_15.bot_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (711 247)  (711 247)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (18 7)  (712 247)  (712 247)  routing T_13_15.sp4_r_v_b_29 <X> T_13_15.lc_trk_g1_5
 (21 7)  (715 247)  (715 247)  routing T_13_15.sp4_h_l_10 <X> T_13_15.lc_trk_g1_7
 (22 7)  (716 247)  (716 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (717 247)  (717 247)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (25 7)  (719 247)  (719 247)  routing T_13_15.sp4_v_t_3 <X> T_13_15.lc_trk_g1_6
 (27 7)  (721 247)  (721 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (722 247)  (722 247)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 247)  (723 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (725 247)  (725 247)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (726 247)  (726 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (727 247)  (727 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.input_2_3
 (36 7)  (730 247)  (730 247)  LC_3 Logic Functioning bit
 (38 7)  (732 247)  (732 247)  LC_3 Logic Functioning bit
 (40 7)  (734 247)  (734 247)  LC_3 Logic Functioning bit
 (15 8)  (709 248)  (709 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (16 8)  (710 248)  (710 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (17 8)  (711 248)  (711 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (712 248)  (712 248)  routing T_13_15.sp4_h_r_33 <X> T_13_15.lc_trk_g2_1
 (29 8)  (723 248)  (723 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (724 248)  (724 248)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (726 248)  (726 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 248)  (728 248)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 248)  (730 248)  LC_4 Logic Functioning bit
 (38 8)  (732 248)  (732 248)  LC_4 Logic Functioning bit
 (39 8)  (733 248)  (733 248)  LC_4 Logic Functioning bit
 (40 8)  (734 248)  (734 248)  LC_4 Logic Functioning bit
 (41 8)  (735 248)  (735 248)  LC_4 Logic Functioning bit
 (45 8)  (739 248)  (739 248)  LC_4 Logic Functioning bit
 (50 8)  (744 248)  (744 248)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (745 248)  (745 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (716 249)  (716 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (718 249)  (718 249)  routing T_13_15.tnr_op_2 <X> T_13_15.lc_trk_g2_2
 (26 9)  (720 249)  (720 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (722 249)  (722 249)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (723 249)  (723 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (724 249)  (724 249)  routing T_13_15.lc_trk_g0_7 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (37 9)  (731 249)  (731 249)  LC_4 Logic Functioning bit
 (38 9)  (732 249)  (732 249)  LC_4 Logic Functioning bit
 (41 9)  (735 249)  (735 249)  LC_4 Logic Functioning bit
 (47 9)  (741 249)  (741 249)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (711 250)  (711 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (712 250)  (712 250)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g2_5
 (26 10)  (720 250)  (720 250)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (723 250)  (723 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (726 250)  (726 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (727 250)  (727 250)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (731 250)  (731 250)  LC_5 Logic Functioning bit
 (39 10)  (733 250)  (733 250)  LC_5 Logic Functioning bit
 (40 10)  (734 250)  (734 250)  LC_5 Logic Functioning bit
 (41 10)  (735 250)  (735 250)  LC_5 Logic Functioning bit
 (42 10)  (736 250)  (736 250)  LC_5 Logic Functioning bit
 (14 11)  (708 251)  (708 251)  routing T_13_15.sp4_r_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (711 251)  (711 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (27 11)  (721 251)  (721 251)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (722 251)  (722 251)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (723 251)  (723 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (725 251)  (725 251)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (726 251)  (726 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (727 251)  (727 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_5
 (34 11)  (728 251)  (728 251)  routing T_13_15.lc_trk_g3_0 <X> T_13_15.input_2_5
 (36 11)  (730 251)  (730 251)  LC_5 Logic Functioning bit
 (38 11)  (732 251)  (732 251)  LC_5 Logic Functioning bit
 (40 11)  (734 251)  (734 251)  LC_5 Logic Functioning bit
 (27 12)  (721 252)  (721 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (723 252)  (723 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (724 252)  (724 252)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (725 252)  (725 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 252)  (726 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (727 252)  (727 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (728 252)  (728 252)  routing T_13_15.lc_trk_g3_4 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (729 252)  (729 252)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.input_2_6
 (39 12)  (733 252)  (733 252)  LC_6 Logic Functioning bit
 (40 12)  (734 252)  (734 252)  LC_6 Logic Functioning bit
 (41 12)  (735 252)  (735 252)  LC_6 Logic Functioning bit
 (42 12)  (736 252)  (736 252)  LC_6 Logic Functioning bit
 (43 12)  (737 252)  (737 252)  LC_6 Logic Functioning bit
 (7 13)  (701 253)  (701 253)  Column buffer control bit: LH_colbuf_cntl_4

 (9 13)  (703 253)  (703 253)  routing T_13_15.sp4_v_t_47 <X> T_13_15.sp4_v_b_10
 (14 13)  (708 253)  (708 253)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g3_0
 (15 13)  (709 253)  (709 253)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g3_0
 (16 13)  (710 253)  (710 253)  routing T_13_15.sp4_h_r_24 <X> T_13_15.lc_trk_g3_0
 (17 13)  (711 253)  (711 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (716 253)  (716 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (717 253)  (717 253)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g3_2
 (24 13)  (718 253)  (718 253)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g3_2
 (25 13)  (719 253)  (719 253)  routing T_13_15.sp4_h_l_15 <X> T_13_15.lc_trk_g3_2
 (26 13)  (720 253)  (720 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (722 253)  (722 253)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (723 253)  (723 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (724 253)  (724 253)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (726 253)  (726 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (728 253)  (728 253)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.input_2_6
 (38 13)  (732 253)  (732 253)  LC_6 Logic Functioning bit
 (40 13)  (734 253)  (734 253)  LC_6 Logic Functioning bit
 (42 13)  (736 253)  (736 253)  LC_6 Logic Functioning bit
 (0 14)  (694 254)  (694 254)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (695 254)  (695 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (7 14)  (701 254)  (701 254)  Column buffer control bit: LH_colbuf_cntl_7

 (29 14)  (723 254)  (723 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (724 254)  (724 254)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (726 254)  (726 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 254)  (727 254)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 254)  (730 254)  LC_7 Logic Functioning bit
 (38 14)  (732 254)  (732 254)  LC_7 Logic Functioning bit
 (40 14)  (734 254)  (734 254)  LC_7 Logic Functioning bit
 (41 14)  (735 254)  (735 254)  LC_7 Logic Functioning bit
 (45 14)  (739 254)  (739 254)  LC_7 Logic Functioning bit
 (50 14)  (744 254)  (744 254)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (746 254)  (746 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (695 255)  (695 255)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (15 15)  (709 255)  (709 255)  routing T_13_15.tnr_op_4 <X> T_13_15.lc_trk_g3_4
 (17 15)  (711 255)  (711 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (720 255)  (720 255)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (723 255)  (723 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (724 255)  (724 255)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (725 255)  (725 255)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (731 255)  (731 255)  LC_7 Logic Functioning bit
 (38 15)  (732 255)  (732 255)  LC_7 Logic Functioning bit
 (40 15)  (734 255)  (734 255)  LC_7 Logic Functioning bit
 (41 15)  (735 255)  (735 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (14 0)  (762 240)  (762 240)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g0_0
 (27 0)  (775 240)  (775 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (776 240)  (776 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (777 240)  (777 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (778 240)  (778 240)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (779 240)  (779 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 240)  (780 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 240)  (781 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 240)  (783 240)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.input_2_0
 (36 0)  (784 240)  (784 240)  LC_0 Logic Functioning bit
 (38 0)  (786 240)  (786 240)  LC_0 Logic Functioning bit
 (40 0)  (788 240)  (788 240)  LC_0 Logic Functioning bit
 (41 0)  (789 240)  (789 240)  LC_0 Logic Functioning bit
 (43 0)  (791 240)  (791 240)  LC_0 Logic Functioning bit
 (45 0)  (793 240)  (793 240)  LC_0 Logic Functioning bit
 (17 1)  (765 241)  (765 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (777 241)  (777 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (779 241)  (779 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (780 241)  (780 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (781 241)  (781 241)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.input_2_0
 (36 1)  (784 241)  (784 241)  LC_0 Logic Functioning bit
 (37 1)  (785 241)  (785 241)  LC_0 Logic Functioning bit
 (38 1)  (786 241)  (786 241)  LC_0 Logic Functioning bit
 (39 1)  (787 241)  (787 241)  LC_0 Logic Functioning bit
 (41 1)  (789 241)  (789 241)  LC_0 Logic Functioning bit
 (42 1)  (790 241)  (790 241)  LC_0 Logic Functioning bit
 (43 1)  (791 241)  (791 241)  LC_0 Logic Functioning bit
 (53 1)  (801 241)  (801 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (748 242)  (748 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (749 242)  (749 242)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (750 242)  (750 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (0 3)  (748 243)  (748 243)  routing T_14_15.glb_netwk_7 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (0 4)  (748 244)  (748 244)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (1 4)  (749 244)  (749 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (763 244)  (763 244)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g1_1
 (17 4)  (765 244)  (765 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (775 244)  (775 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (776 244)  (776 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 244)  (777 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 244)  (778 244)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (780 244)  (780 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (781 244)  (781 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (782 244)  (782 244)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (40 4)  (788 244)  (788 244)  LC_2 Logic Functioning bit
 (42 4)  (790 244)  (790 244)  LC_2 Logic Functioning bit
 (45 4)  (793 244)  (793 244)  LC_2 Logic Functioning bit
 (1 5)  (749 245)  (749 245)  routing T_14_15.lc_trk_g2_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (18 5)  (766 245)  (766 245)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g1_1
 (31 5)  (779 245)  (779 245)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (788 245)  (788 245)  LC_2 Logic Functioning bit
 (42 5)  (790 245)  (790 245)  LC_2 Logic Functioning bit
 (53 5)  (801 245)  (801 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 7)  (760 247)  (760 247)  routing T_14_15.sp4_h_l_40 <X> T_14_15.sp4_v_t_40
 (22 9)  (770 249)  (770 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (771 249)  (771 249)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g2_2
 (24 9)  (772 249)  (772 249)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g2_2
 (25 9)  (773 249)  (773 249)  routing T_14_15.sp4_h_l_15 <X> T_14_15.lc_trk_g2_2
 (14 10)  (762 250)  (762 250)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g2_4
 (22 10)  (770 250)  (770 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (772 250)  (772 250)  routing T_14_15.tnr_op_7 <X> T_14_15.lc_trk_g2_7
 (15 11)  (763 251)  (763 251)  routing T_14_15.rgt_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (765 251)  (765 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (7 12)  (755 252)  (755 252)  Column buffer control bit: LH_colbuf_cntl_5

 (25 12)  (773 252)  (773 252)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g3_2
 (7 13)  (755 253)  (755 253)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (770 253)  (770 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 14)  (755 254)  (755 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (764 254)  (764 254)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g3_5
 (17 14)  (765 254)  (765 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (766 254)  (766 254)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g3_5
 (27 14)  (775 254)  (775 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (776 254)  (776 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (777 254)  (777 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (778 254)  (778 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (780 254)  (780 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (782 254)  (782 254)  routing T_14_15.lc_trk_g1_1 <X> T_14_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 254)  (784 254)  LC_7 Logic Functioning bit
 (37 14)  (785 254)  (785 254)  LC_7 Logic Functioning bit
 (38 14)  (786 254)  (786 254)  LC_7 Logic Functioning bit
 (39 14)  (787 254)  (787 254)  LC_7 Logic Functioning bit
 (41 14)  (789 254)  (789 254)  LC_7 Logic Functioning bit
 (43 14)  (791 254)  (791 254)  LC_7 Logic Functioning bit
 (15 15)  (763 255)  (763 255)  routing T_14_15.tnr_op_4 <X> T_14_15.lc_trk_g3_4
 (17 15)  (765 255)  (765 255)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (18 15)  (766 255)  (766 255)  routing T_14_15.sp4_v_b_37 <X> T_14_15.lc_trk_g3_5
 (36 15)  (784 255)  (784 255)  LC_7 Logic Functioning bit
 (37 15)  (785 255)  (785 255)  LC_7 Logic Functioning bit
 (38 15)  (786 255)  (786 255)  LC_7 Logic Functioning bit
 (39 15)  (787 255)  (787 255)  LC_7 Logic Functioning bit
 (41 15)  (789 255)  (789 255)  LC_7 Logic Functioning bit
 (43 15)  (791 255)  (791 255)  LC_7 Logic Functioning bit
 (46 15)  (794 255)  (794 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (799 255)  (799 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_15

 (27 0)  (829 240)  (829 240)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (830 240)  (830 240)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (831 240)  (831 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (834 240)  (834 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 240)  (835 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (52 0)  (854 240)  (854 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (824 241)  (824 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (825 241)  (825 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (24 1)  (826 241)  (826 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (25 1)  (827 241)  (827 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (26 1)  (828 241)  (828 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (829 241)  (829 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (830 241)  (830 241)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 241)  (831 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (832 241)  (832 241)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (834 241)  (834 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (836 241)  (836 241)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.input_2_0
 (40 1)  (842 241)  (842 241)  LC_0 Logic Functioning bit
 (0 2)  (802 242)  (802 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (803 242)  (803 242)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (804 242)  (804 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (5 2)  (807 242)  (807 242)  routing T_15_15.sp4_v_b_0 <X> T_15_15.sp4_h_l_37
 (12 2)  (814 242)  (814 242)  routing T_15_15.sp4_v_b_2 <X> T_15_15.sp4_h_l_39
 (17 2)  (819 242)  (819 242)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (824 242)  (824 242)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (28 2)  (830 242)  (830 242)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 242)  (831 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (834 242)  (834 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (838 242)  (838 242)  LC_1 Logic Functioning bit
 (37 2)  (839 242)  (839 242)  LC_1 Logic Functioning bit
 (38 2)  (840 242)  (840 242)  LC_1 Logic Functioning bit
 (41 2)  (843 242)  (843 242)  LC_1 Logic Functioning bit
 (43 2)  (845 242)  (845 242)  LC_1 Logic Functioning bit
 (0 3)  (802 243)  (802 243)  routing T_15_15.glb_netwk_7 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (18 3)  (820 243)  (820 243)  routing T_15_15.sp4_r_v_b_29 <X> T_15_15.lc_trk_g0_5
 (27 3)  (829 243)  (829 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (830 243)  (830 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (831 243)  (831 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (832 243)  (832 243)  routing T_15_15.lc_trk_g2_2 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (833 243)  (833 243)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (834 243)  (834 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (836 243)  (836 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (35 3)  (837 243)  (837 243)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.input_2_1
 (39 3)  (841 243)  (841 243)  LC_1 Logic Functioning bit
 (40 3)  (842 243)  (842 243)  LC_1 Logic Functioning bit
 (42 3)  (844 243)  (844 243)  LC_1 Logic Functioning bit
 (15 4)  (817 244)  (817 244)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g1_1
 (17 4)  (819 244)  (819 244)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (824 244)  (824 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (825 244)  (825 244)  routing T_15_15.sp4_h_r_3 <X> T_15_15.lc_trk_g1_3
 (24 4)  (826 244)  (826 244)  routing T_15_15.sp4_h_r_3 <X> T_15_15.lc_trk_g1_3
 (25 4)  (827 244)  (827 244)  routing T_15_15.bnr_op_2 <X> T_15_15.lc_trk_g1_2
 (26 4)  (828 244)  (828 244)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (831 244)  (831 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (832 244)  (832 244)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (833 244)  (833 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (834 244)  (834 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (835 244)  (835 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (836 244)  (836 244)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (42 4)  (844 244)  (844 244)  LC_2 Logic Functioning bit
 (43 4)  (845 244)  (845 244)  LC_2 Logic Functioning bit
 (50 4)  (852 244)  (852 244)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (820 245)  (820 245)  routing T_15_15.top_op_1 <X> T_15_15.lc_trk_g1_1
 (21 5)  (823 245)  (823 245)  routing T_15_15.sp4_h_r_3 <X> T_15_15.lc_trk_g1_3
 (22 5)  (824 245)  (824 245)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (827 245)  (827 245)  routing T_15_15.bnr_op_2 <X> T_15_15.lc_trk_g1_2
 (26 5)  (828 245)  (828 245)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (27 5)  (829 245)  (829 245)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 245)  (831 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (833 245)  (833 245)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (43 5)  (845 245)  (845 245)  LC_2 Logic Functioning bit
 (53 5)  (855 245)  (855 245)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (17 6)  (819 246)  (819 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (823 246)  (823 246)  routing T_15_15.bnr_op_7 <X> T_15_15.lc_trk_g1_7
 (22 6)  (824 246)  (824 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (828 246)  (828 246)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (829 246)  (829 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (831 246)  (831 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 246)  (832 246)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 246)  (833 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 246)  (834 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (835 246)  (835 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (836 246)  (836 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (837 246)  (837 246)  routing T_15_15.lc_trk_g0_5 <X> T_15_15.input_2_3
 (41 6)  (843 246)  (843 246)  LC_3 Logic Functioning bit
 (18 7)  (820 247)  (820 247)  routing T_15_15.sp4_r_v_b_29 <X> T_15_15.lc_trk_g1_5
 (21 7)  (823 247)  (823 247)  routing T_15_15.bnr_op_7 <X> T_15_15.lc_trk_g1_7
 (26 7)  (828 247)  (828 247)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 247)  (831 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 247)  (832 247)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (833 247)  (833 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (834 247)  (834 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (40 7)  (842 247)  (842 247)  LC_3 Logic Functioning bit
 (42 7)  (844 247)  (844 247)  LC_3 Logic Functioning bit
 (17 8)  (819 248)  (819 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 248)  (820 248)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g2_1
 (26 8)  (828 248)  (828 248)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (31 8)  (833 248)  (833 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 248)  (834 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 248)  (835 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (836 248)  (836 248)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 248)  (838 248)  LC_4 Logic Functioning bit
 (37 8)  (839 248)  (839 248)  LC_4 Logic Functioning bit
 (38 8)  (840 248)  (840 248)  LC_4 Logic Functioning bit
 (39 8)  (841 248)  (841 248)  LC_4 Logic Functioning bit
 (41 8)  (843 248)  (843 248)  LC_4 Logic Functioning bit
 (43 8)  (845 248)  (845 248)  LC_4 Logic Functioning bit
 (22 9)  (824 249)  (824 249)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (826 249)  (826 249)  routing T_15_15.tnr_op_2 <X> T_15_15.lc_trk_g2_2
 (27 9)  (829 249)  (829 249)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (830 249)  (830 249)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 249)  (831 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (838 249)  (838 249)  LC_4 Logic Functioning bit
 (37 9)  (839 249)  (839 249)  LC_4 Logic Functioning bit
 (38 9)  (840 249)  (840 249)  LC_4 Logic Functioning bit
 (39 9)  (841 249)  (841 249)  LC_4 Logic Functioning bit
 (40 9)  (842 249)  (842 249)  LC_4 Logic Functioning bit
 (42 9)  (844 249)  (844 249)  LC_4 Logic Functioning bit
 (51 9)  (853 249)  (853 249)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 11)  (814 251)  (814 251)  routing T_15_15.sp4_h_l_45 <X> T_15_15.sp4_v_t_45
 (1 12)  (803 252)  (803 252)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_5 glb2local_3
 (7 12)  (809 252)  (809 252)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (816 252)  (816 252)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (22 12)  (824 252)  (824 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (827 252)  (827 252)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g3_2
 (28 12)  (830 252)  (830 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (831 252)  (831 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (834 252)  (834 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 252)  (835 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (836 252)  (836 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (842 252)  (842 252)  LC_6 Logic Functioning bit
 (45 12)  (847 252)  (847 252)  LC_6 Logic Functioning bit
 (0 13)  (802 253)  (802 253)  routing T_15_15.glb_netwk_5 <X> T_15_15.glb2local_3
 (1 13)  (803 253)  (803 253)  routing T_15_15.glb_netwk_5 <X> T_15_15.glb2local_3
 (14 13)  (816 253)  (816 253)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (15 13)  (817 253)  (817 253)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (16 13)  (818 253)  (818 253)  routing T_15_15.sp4_h_r_40 <X> T_15_15.lc_trk_g3_0
 (17 13)  (819 253)  (819 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (823 253)  (823 253)  routing T_15_15.sp4_r_v_b_43 <X> T_15_15.lc_trk_g3_3
 (22 13)  (824 253)  (824 253)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (826 253)  (826 253)  routing T_15_15.rgt_op_2 <X> T_15_15.lc_trk_g3_2
 (26 13)  (828 253)  (828 253)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (829 253)  (829 253)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 253)  (831 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (833 253)  (833 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (834 253)  (834 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (836 253)  (836 253)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.input_2_6
 (7 14)  (809 254)  (809 254)  Column buffer control bit: LH_colbuf_cntl_7

 (16 14)  (818 254)  (818 254)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (17 14)  (819 254)  (819 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (820 254)  (820 254)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (22 14)  (824 254)  (824 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (826 254)  (826 254)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (25 14)  (827 254)  (827 254)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g3_6
 (26 14)  (828 254)  (828 254)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (829 254)  (829 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (831 254)  (831 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 254)  (832 254)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (833 254)  (833 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 254)  (834 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 254)  (836 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 254)  (838 254)  LC_7 Logic Functioning bit
 (37 14)  (839 254)  (839 254)  LC_7 Logic Functioning bit
 (38 14)  (840 254)  (840 254)  LC_7 Logic Functioning bit
 (39 14)  (841 254)  (841 254)  LC_7 Logic Functioning bit
 (41 14)  (843 254)  (843 254)  LC_7 Logic Functioning bit
 (43 14)  (845 254)  (845 254)  LC_7 Logic Functioning bit
 (53 14)  (855 254)  (855 254)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (4 15)  (806 255)  (806 255)  routing T_15_15.sp4_v_b_4 <X> T_15_15.sp4_h_l_44
 (15 15)  (817 255)  (817 255)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g3_4
 (16 15)  (818 255)  (818 255)  routing T_15_15.sp4_v_t_33 <X> T_15_15.lc_trk_g3_4
 (17 15)  (819 255)  (819 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (820 255)  (820 255)  routing T_15_15.sp4_v_b_37 <X> T_15_15.lc_trk_g3_5
 (21 15)  (823 255)  (823 255)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (22 15)  (824 255)  (824 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (828 255)  (828 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (829 255)  (829 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 255)  (830 255)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 255)  (831 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (833 255)  (833 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (37 15)  (839 255)  (839 255)  LC_7 Logic Functioning bit
 (39 15)  (841 255)  (841 255)  LC_7 Logic Functioning bit
 (40 15)  (842 255)  (842 255)  LC_7 Logic Functioning bit
 (42 15)  (844 255)  (844 255)  LC_7 Logic Functioning bit
 (48 15)  (850 255)  (850 255)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_15

 (14 0)  (870 240)  (870 240)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g0_0
 (15 0)  (871 240)  (871 240)  routing T_16_15.bot_op_1 <X> T_16_15.lc_trk_g0_1
 (17 0)  (873 240)  (873 240)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (878 240)  (878 240)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (880 240)  (880 240)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (26 0)  (882 240)  (882 240)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (884 240)  (884 240)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 240)  (885 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (887 240)  (887 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (888 240)  (888 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (889 240)  (889 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (890 240)  (890 240)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (891 240)  (891 240)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_0
 (38 0)  (894 240)  (894 240)  LC_0 Logic Functioning bit
 (39 0)  (895 240)  (895 240)  LC_0 Logic Functioning bit
 (41 0)  (897 240)  (897 240)  LC_0 Logic Functioning bit
 (14 1)  (870 241)  (870 241)  routing T_16_15.bnr_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (873 241)  (873 241)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (21 1)  (877 241)  (877 241)  routing T_16_15.top_op_3 <X> T_16_15.lc_trk_g0_3
 (26 1)  (882 241)  (882 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (883 241)  (883 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (884 241)  (884 241)  routing T_16_15.lc_trk_g3_7 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (885 241)  (885 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (888 241)  (888 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (891 241)  (891 241)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.input_2_0
 (39 1)  (895 241)  (895 241)  LC_0 Logic Functioning bit
 (53 1)  (909 241)  (909 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (856 242)  (856 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (857 242)  (857 242)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (858 242)  (858 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (12 2)  (868 242)  (868 242)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (25 2)  (881 242)  (881 242)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (29 2)  (885 242)  (885 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 242)  (887 242)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 242)  (888 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (889 242)  (889 242)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (890 242)  (890 242)  routing T_16_15.lc_trk_g3_5 <X> T_16_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (892 242)  (892 242)  LC_1 Logic Functioning bit
 (53 2)  (909 242)  (909 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (0 3)  (856 243)  (856 243)  routing T_16_15.glb_netwk_7 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (11 3)  (867 243)  (867 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (13 3)  (869 243)  (869 243)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_39
 (17 3)  (873 243)  (873 243)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (878 243)  (878 243)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (880 243)  (880 243)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g0_6
 (29 3)  (885 243)  (885 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (888 243)  (888 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (889 243)  (889 243)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.input_2_1
 (34 3)  (890 243)  (890 243)  routing T_16_15.lc_trk_g3_0 <X> T_16_15.input_2_1
 (51 3)  (907 243)  (907 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (8 4)  (864 244)  (864 244)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_4
 (9 4)  (865 244)  (865 244)  routing T_16_15.sp4_v_b_4 <X> T_16_15.sp4_h_r_4
 (14 4)  (870 244)  (870 244)  routing T_16_15.sp4_h_r_8 <X> T_16_15.lc_trk_g1_0
 (15 4)  (871 244)  (871 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (17 4)  (873 244)  (873 244)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (874 244)  (874 244)  routing T_16_15.lft_op_1 <X> T_16_15.lc_trk_g1_1
 (29 4)  (885 244)  (885 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (887 244)  (887 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (888 244)  (888 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (890 244)  (890 244)  routing T_16_15.lc_trk_g1_4 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 244)  (892 244)  LC_2 Logic Functioning bit
 (37 4)  (893 244)  (893 244)  LC_2 Logic Functioning bit
 (39 4)  (895 244)  (895 244)  LC_2 Logic Functioning bit
 (40 4)  (896 244)  (896 244)  LC_2 Logic Functioning bit
 (43 4)  (899 244)  (899 244)  LC_2 Logic Functioning bit
 (50 4)  (906 244)  (906 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (871 245)  (871 245)  routing T_16_15.sp4_h_r_8 <X> T_16_15.lc_trk_g1_0
 (16 5)  (872 245)  (872 245)  routing T_16_15.sp4_h_r_8 <X> T_16_15.lc_trk_g1_0
 (17 5)  (873 245)  (873 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 5)  (884 245)  (884 245)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 245)  (885 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (886 245)  (886 245)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (892 245)  (892 245)  LC_2 Logic Functioning bit
 (37 5)  (893 245)  (893 245)  LC_2 Logic Functioning bit
 (38 5)  (894 245)  (894 245)  LC_2 Logic Functioning bit
 (41 5)  (897 245)  (897 245)  LC_2 Logic Functioning bit
 (43 5)  (899 245)  (899 245)  LC_2 Logic Functioning bit
 (48 5)  (904 245)  (904 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (907 245)  (907 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (1 6)  (857 246)  (857 246)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (12 6)  (868 246)  (868 246)  routing T_16_15.sp4_v_t_40 <X> T_16_15.sp4_h_l_40
 (22 6)  (878 246)  (878 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (881 246)  (881 246)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (26 6)  (882 246)  (882 246)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (883 246)  (883 246)  routing T_16_15.lc_trk_g1_1 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (885 246)  (885 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (888 246)  (888 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 246)  (889 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 246)  (890 246)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (896 246)  (896 246)  LC_3 Logic Functioning bit
 (50 6)  (906 246)  (906 246)  Cascade bit: LH_LC03_inmux02_5

 (0 7)  (856 247)  (856 247)  routing T_16_15.glb_netwk_5 <X> T_16_15.glb2local_0
 (1 7)  (857 247)  (857 247)  routing T_16_15.glb_netwk_5 <X> T_16_15.glb2local_0
 (11 7)  (867 247)  (867 247)  routing T_16_15.sp4_v_t_40 <X> T_16_15.sp4_h_l_40
 (14 7)  (870 247)  (870 247)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g1_4
 (15 7)  (871 247)  (871 247)  routing T_16_15.top_op_4 <X> T_16_15.lc_trk_g1_4
 (17 7)  (873 247)  (873 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (877 247)  (877 247)  routing T_16_15.sp4_r_v_b_31 <X> T_16_15.lc_trk_g1_7
 (22 7)  (878 247)  (878 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (880 247)  (880 247)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (26 7)  (882 247)  (882 247)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (883 247)  (883 247)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 247)  (885 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (14 8)  (870 248)  (870 248)  routing T_16_15.sp4_v_t_21 <X> T_16_15.lc_trk_g2_0
 (17 8)  (873 248)  (873 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (874 248)  (874 248)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g2_1
 (26 8)  (882 248)  (882 248)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (883 248)  (883 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (885 248)  (885 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (887 248)  (887 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 248)  (888 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (890 248)  (890 248)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (894 248)  (894 248)  LC_4 Logic Functioning bit
 (41 8)  (897 248)  (897 248)  LC_4 Logic Functioning bit
 (45 8)  (901 248)  (901 248)  LC_4 Logic Functioning bit
 (50 8)  (906 248)  (906 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (870 249)  (870 249)  routing T_16_15.sp4_v_t_21 <X> T_16_15.lc_trk_g2_0
 (16 9)  (872 249)  (872 249)  routing T_16_15.sp4_v_t_21 <X> T_16_15.lc_trk_g2_0
 (17 9)  (873 249)  (873 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (882 249)  (882 249)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (884 249)  (884 249)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (885 249)  (885 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (887 249)  (887 249)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (39 9)  (895 249)  (895 249)  LC_4 Logic Functioning bit
 (46 9)  (902 249)  (902 249)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (16 10)  (872 250)  (872 250)  routing T_16_15.sp4_v_t_16 <X> T_16_15.lc_trk_g2_5
 (17 10)  (873 250)  (873 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (874 250)  (874 250)  routing T_16_15.sp4_v_t_16 <X> T_16_15.lc_trk_g2_5
 (21 10)  (877 250)  (877 250)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (22 10)  (878 250)  (878 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (879 250)  (879 250)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (25 10)  (881 250)  (881 250)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g2_6
 (14 11)  (870 251)  (870 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (15 11)  (871 251)  (871 251)  routing T_16_15.tnl_op_4 <X> T_16_15.lc_trk_g2_4
 (17 11)  (873 251)  (873 251)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (21 11)  (877 251)  (877 251)  routing T_16_15.sp4_v_t_26 <X> T_16_15.lc_trk_g2_7
 (22 11)  (878 251)  (878 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (879 251)  (879 251)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g2_6
 (25 11)  (881 251)  (881 251)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g2_6
 (7 12)  (863 252)  (863 252)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (870 252)  (870 252)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g3_0
 (15 12)  (871 252)  (871 252)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g3_1
 (17 12)  (873 252)  (873 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (26 12)  (882 252)  (882 252)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (884 252)  (884 252)  routing T_16_15.lc_trk_g2_1 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (885 252)  (885 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (888 252)  (888 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (891 252)  (891 252)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_6
 (39 12)  (895 252)  (895 252)  LC_6 Logic Functioning bit
 (40 12)  (896 252)  (896 252)  LC_6 Logic Functioning bit
 (7 13)  (863 253)  (863 253)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (871 253)  (871 253)  routing T_16_15.rgt_op_0 <X> T_16_15.lc_trk_g3_0
 (17 13)  (873 253)  (873 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (874 253)  (874 253)  routing T_16_15.tnl_op_1 <X> T_16_15.lc_trk_g3_1
 (26 13)  (882 253)  (882 253)  routing T_16_15.lc_trk_g0_6 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 253)  (885 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 253)  (887 253)  routing T_16_15.lc_trk_g0_3 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (888 253)  (888 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (890 253)  (890 253)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_6
 (35 13)  (891 253)  (891 253)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.input_2_6
 (41 13)  (897 253)  (897 253)  LC_6 Logic Functioning bit
 (43 13)  (899 253)  (899 253)  LC_6 Logic Functioning bit
 (53 13)  (909 253)  (909 253)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (7 14)  (863 254)  (863 254)  Column buffer control bit: LH_colbuf_cntl_7

 (15 14)  (871 254)  (871 254)  routing T_16_15.rgt_op_5 <X> T_16_15.lc_trk_g3_5
 (17 14)  (873 254)  (873 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (874 254)  (874 254)  routing T_16_15.rgt_op_5 <X> T_16_15.lc_trk_g3_5
 (22 14)  (878 254)  (878 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (879 254)  (879 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (24 14)  (880 254)  (880 254)  routing T_16_15.sp4_v_b_47 <X> T_16_15.lc_trk_g3_7
 (26 14)  (882 254)  (882 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (885 254)  (885 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 254)  (886 254)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 254)  (887 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 254)  (888 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 254)  (889 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (35 14)  (891 254)  (891 254)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (37 14)  (893 254)  (893 254)  LC_7 Logic Functioning bit
 (39 14)  (895 254)  (895 254)  LC_7 Logic Functioning bit
 (40 14)  (896 254)  (896 254)  LC_7 Logic Functioning bit
 (42 14)  (898 254)  (898 254)  LC_7 Logic Functioning bit
 (43 14)  (899 254)  (899 254)  LC_7 Logic Functioning bit
 (15 15)  (871 255)  (871 255)  routing T_16_15.sp4_v_t_33 <X> T_16_15.lc_trk_g3_4
 (16 15)  (872 255)  (872 255)  routing T_16_15.sp4_v_t_33 <X> T_16_15.lc_trk_g3_4
 (17 15)  (873 255)  (873 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (882 255)  (882 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 255)  (884 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 255)  (885 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (888 255)  (888 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (889 255)  (889 255)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.input_2_7
 (37 15)  (893 255)  (893 255)  LC_7 Logic Functioning bit
 (38 15)  (894 255)  (894 255)  LC_7 Logic Functioning bit
 (39 15)  (895 255)  (895 255)  LC_7 Logic Functioning bit
 (40 15)  (896 255)  (896 255)  LC_7 Logic Functioning bit
 (41 15)  (897 255)  (897 255)  LC_7 Logic Functioning bit
 (42 15)  (898 255)  (898 255)  LC_7 Logic Functioning bit
 (43 15)  (899 255)  (899 255)  LC_7 Logic Functioning bit
 (46 15)  (902 255)  (902 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_17_15

 (14 0)  (924 240)  (924 240)  routing T_17_15.sp4_v_b_8 <X> T_17_15.lc_trk_g0_0
 (17 0)  (927 240)  (927 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (928 240)  (928 240)  routing T_17_15.wire_logic_cluster/lc_1/out <X> T_17_15.lc_trk_g0_1
 (21 0)  (931 240)  (931 240)  routing T_17_15.wire_logic_cluster/lc_3/out <X> T_17_15.lc_trk_g0_3
 (22 0)  (932 240)  (932 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (935 240)  (935 240)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g0_2
 (29 0)  (939 240)  (939 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 240)  (942 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (950 240)  (950 240)  LC_0 Logic Functioning bit
 (14 1)  (924 241)  (924 241)  routing T_17_15.sp4_v_b_8 <X> T_17_15.lc_trk_g0_0
 (16 1)  (926 241)  (926 241)  routing T_17_15.sp4_v_b_8 <X> T_17_15.lc_trk_g0_0
 (17 1)  (927 241)  (927 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 1)  (932 241)  (932 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (936 241)  (936 241)  routing T_17_15.lc_trk_g0_2 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 241)  (939 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (941 241)  (941 241)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 241)  (942 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (943 241)  (943 241)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_0
 (34 1)  (944 241)  (944 241)  routing T_17_15.lc_trk_g3_1 <X> T_17_15.input_2_0
 (0 2)  (910 242)  (910 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 2)  (911 242)  (911 242)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (912 242)  (912 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (17 2)  (927 242)  (927 242)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (928 242)  (928 242)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (21 2)  (931 242)  (931 242)  routing T_17_15.bnr_op_7 <X> T_17_15.lc_trk_g0_7
 (22 2)  (932 242)  (932 242)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (935 242)  (935 242)  routing T_17_15.bnr_op_6 <X> T_17_15.lc_trk_g0_6
 (32 2)  (942 242)  (942 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (944 242)  (944 242)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 242)  (945 242)  routing T_17_15.lc_trk_g0_5 <X> T_17_15.input_2_1
 (36 2)  (946 242)  (946 242)  LC_1 Logic Functioning bit
 (39 2)  (949 242)  (949 242)  LC_1 Logic Functioning bit
 (45 2)  (955 242)  (955 242)  LC_1 Logic Functioning bit
 (0 3)  (910 243)  (910 243)  routing T_17_15.glb_netwk_7 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (18 3)  (928 243)  (928 243)  routing T_17_15.bnr_op_5 <X> T_17_15.lc_trk_g0_5
 (21 3)  (931 243)  (931 243)  routing T_17_15.bnr_op_7 <X> T_17_15.lc_trk_g0_7
 (22 3)  (932 243)  (932 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (935 243)  (935 243)  routing T_17_15.bnr_op_6 <X> T_17_15.lc_trk_g0_6
 (29 3)  (939 243)  (939 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (942 243)  (942 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_5 input_2_1
 (37 3)  (947 243)  (947 243)  LC_1 Logic Functioning bit
 (38 3)  (948 243)  (948 243)  LC_1 Logic Functioning bit
 (0 4)  (910 244)  (910 244)  routing T_17_15.glb_netwk_5 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 4)  (911 244)  (911 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (15 4)  (925 244)  (925 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (16 4)  (926 244)  (926 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (17 4)  (927 244)  (927 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (928 244)  (928 244)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (26 4)  (936 244)  (936 244)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (942 244)  (942 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 244)  (943 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 244)  (944 244)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (946 244)  (946 244)  LC_2 Logic Functioning bit
 (42 4)  (952 244)  (952 244)  LC_2 Logic Functioning bit
 (45 4)  (955 244)  (955 244)  LC_2 Logic Functioning bit
 (18 5)  (928 245)  (928 245)  routing T_17_15.sp4_h_l_4 <X> T_17_15.lc_trk_g1_1
 (26 5)  (936 245)  (936 245)  routing T_17_15.lc_trk_g0_6 <X> T_17_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 245)  (939 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 245)  (941 245)  routing T_17_15.lc_trk_g3_2 <X> T_17_15.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 245)  (942 245)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (944 245)  (944 245)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.input_2_2
 (37 5)  (947 245)  (947 245)  LC_2 Logic Functioning bit
 (43 5)  (953 245)  (953 245)  LC_2 Logic Functioning bit
 (15 6)  (925 246)  (925 246)  routing T_17_15.bot_op_5 <X> T_17_15.lc_trk_g1_5
 (17 6)  (927 246)  (927 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (932 246)  (932 246)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (934 246)  (934 246)  routing T_17_15.bot_op_7 <X> T_17_15.lc_trk_g1_7
 (32 6)  (942 246)  (942 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (944 246)  (944 246)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (35 6)  (945 246)  (945 246)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.input_2_3
 (36 6)  (946 246)  (946 246)  LC_3 Logic Functioning bit
 (39 6)  (949 246)  (949 246)  LC_3 Logic Functioning bit
 (45 6)  (955 246)  (955 246)  LC_3 Logic Functioning bit
 (22 7)  (932 247)  (932 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (934 247)  (934 247)  routing T_17_15.bot_op_6 <X> T_17_15.lc_trk_g1_6
 (26 7)  (936 247)  (936 247)  routing T_17_15.lc_trk_g0_3 <X> T_17_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 247)  (939 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (942 247)  (942 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (945 247)  (945 247)  routing T_17_15.lc_trk_g0_7 <X> T_17_15.input_2_3
 (37 7)  (947 247)  (947 247)  LC_3 Logic Functioning bit
 (38 7)  (948 247)  (948 247)  LC_3 Logic Functioning bit
 (15 8)  (925 248)  (925 248)  routing T_17_15.sp4_v_t_28 <X> T_17_15.lc_trk_g2_1
 (16 8)  (926 248)  (926 248)  routing T_17_15.sp4_v_t_28 <X> T_17_15.lc_trk_g2_1
 (17 8)  (927 248)  (927 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (938 248)  (938 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 248)  (939 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 248)  (940 248)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (942 248)  (942 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 248)  (943 248)  routing T_17_15.lc_trk_g2_1 <X> T_17_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 248)  (945 248)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_4
 (40 8)  (950 248)  (950 248)  LC_4 Logic Functioning bit
 (30 9)  (940 249)  (940 249)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (942 249)  (942 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (944 249)  (944 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_4
 (35 9)  (945 249)  (945 249)  routing T_17_15.lc_trk_g1_7 <X> T_17_15.input_2_4
 (40 9)  (950 249)  (950 249)  LC_4 Logic Functioning bit
 (21 10)  (931 250)  (931 250)  routing T_17_15.wire_logic_cluster/lc_7/out <X> T_17_15.lc_trk_g2_7
 (22 10)  (932 250)  (932 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (936 250)  (936 250)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (939 250)  (939 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (941 250)  (941 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 250)  (942 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (944 250)  (944 250)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_5/in_3
 (46 10)  (956 250)  (956 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (960 250)  (960 250)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (927 251)  (927 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (936 251)  (936 251)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (937 251)  (937 251)  routing T_17_15.lc_trk_g1_6 <X> T_17_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 251)  (939 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (43 11)  (953 251)  (953 251)  LC_5 Logic Functioning bit
 (7 12)  (917 252)  (917 252)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (925 252)  (925 252)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g3_1
 (17 12)  (927 252)  (927 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (928 252)  (928 252)  routing T_17_15.rgt_op_1 <X> T_17_15.lc_trk_g3_1
 (25 12)  (935 252)  (935 252)  routing T_17_15.wire_logic_cluster/lc_2/out <X> T_17_15.lc_trk_g3_2
 (22 13)  (932 253)  (932 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (7 14)  (917 254)  (917 254)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (936 254)  (936 254)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 14)  (938 254)  (938 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 254)  (939 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 254)  (940 254)  routing T_17_15.lc_trk_g2_4 <X> T_17_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (942 254)  (942 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 254)  (944 254)  routing T_17_15.lc_trk_g1_1 <X> T_17_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 254)  (946 254)  LC_7 Logic Functioning bit
 (37 14)  (947 254)  (947 254)  LC_7 Logic Functioning bit
 (38 14)  (948 254)  (948 254)  LC_7 Logic Functioning bit
 (39 14)  (949 254)  (949 254)  LC_7 Logic Functioning bit
 (45 14)  (955 254)  (955 254)  LC_7 Logic Functioning bit
 (26 15)  (936 255)  (936 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (938 255)  (938 255)  routing T_17_15.lc_trk_g2_7 <X> T_17_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 255)  (939 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (52 15)  (962 255)  (962 255)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_18_15

 (17 0)  (981 240)  (981 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (982 240)  (982 240)  routing T_18_15.wire_logic_cluster/lc_1/out <X> T_18_15.lc_trk_g0_1
 (27 0)  (991 240)  (991 240)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (992 240)  (992 240)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 240)  (993 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 240)  (994 240)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (996 240)  (996 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (999 240)  (999 240)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (36 0)  (1000 240)  (1000 240)  LC_0 Logic Functioning bit
 (37 0)  (1001 240)  (1001 240)  LC_0 Logic Functioning bit
 (38 0)  (1002 240)  (1002 240)  LC_0 Logic Functioning bit
 (39 0)  (1003 240)  (1003 240)  LC_0 Logic Functioning bit
 (44 0)  (1008 240)  (1008 240)  LC_0 Logic Functioning bit
 (30 1)  (994 241)  (994 241)  routing T_18_15.lc_trk_g3_6 <X> T_18_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (996 241)  (996 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (997 241)  (997 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (34 1)  (998 241)  (998 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (35 1)  (999 241)  (999 241)  routing T_18_15.lc_trk_g3_7 <X> T_18_15.input_2_0
 (36 1)  (1000 241)  (1000 241)  LC_0 Logic Functioning bit
 (37 1)  (1001 241)  (1001 241)  LC_0 Logic Functioning bit
 (38 1)  (1002 241)  (1002 241)  LC_0 Logic Functioning bit
 (39 1)  (1003 241)  (1003 241)  LC_0 Logic Functioning bit
 (49 1)  (1013 241)  (1013 241)  Carry_In_Mux bit 

 (0 2)  (964 242)  (964 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (1 2)  (965 242)  (965 242)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (2 2)  (966 242)  (966 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (28 2)  (992 242)  (992 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 242)  (993 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 242)  (994 242)  routing T_18_15.lc_trk_g2_4 <X> T_18_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (996 242)  (996 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 242)  (1000 242)  LC_1 Logic Functioning bit
 (38 2)  (1002 242)  (1002 242)  LC_1 Logic Functioning bit
 (45 2)  (1009 242)  (1009 242)  LC_1 Logic Functioning bit
 (0 3)  (964 243)  (964 243)  routing T_18_15.glb_netwk_7 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (29 3)  (993 243)  (993 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (1005 243)  (1005 243)  LC_1 Logic Functioning bit
 (43 3)  (1007 243)  (1007 243)  LC_1 Logic Functioning bit
 (0 4)  (964 244)  (964 244)  routing T_18_15.glb_netwk_5 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (965 244)  (965 244)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 11)  (978 251)  (978 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (15 11)  (979 251)  (979 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (16 11)  (980 251)  (980 251)  routing T_18_15.sp4_h_l_17 <X> T_18_15.lc_trk_g2_4
 (17 11)  (981 251)  (981 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (7 12)  (971 252)  (971 252)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (971 253)  (971 253)  Column buffer control bit: LH_colbuf_cntl_4

 (7 14)  (971 254)  (971 254)  Column buffer control bit: LH_colbuf_cntl_7

 (22 14)  (986 254)  (986 254)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (987 254)  (987 254)  routing T_18_15.sp12_v_b_23 <X> T_18_15.lc_trk_g3_7
 (25 14)  (989 254)  (989 254)  routing T_18_15.bnl_op_6 <X> T_18_15.lc_trk_g3_6
 (21 15)  (985 255)  (985 255)  routing T_18_15.sp12_v_b_23 <X> T_18_15.lc_trk_g3_7
 (22 15)  (986 255)  (986 255)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (989 255)  (989 255)  routing T_18_15.bnl_op_6 <X> T_18_15.lc_trk_g3_6


RAM_Tile_19_15



LogicTile_20_15



LogicTile_21_15



LogicTile_22_15



LogicTile_23_15



LogicTile_24_15



DSP_Tile_25_15



IpCon_Tile_0_14

 (36 0)  (36 224)  (36 224)  LC_0 Logic Functioning bit
 (37 0)  (37 224)  (37 224)  LC_0 Logic Functioning bit
 (42 0)  (42 224)  (42 224)  LC_0 Logic Functioning bit
 (43 0)  (43 224)  (43 224)  LC_0 Logic Functioning bit
 (50 0)  (50 224)  (50 224)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 225)  (36 225)  LC_0 Logic Functioning bit
 (37 1)  (37 225)  (37 225)  LC_0 Logic Functioning bit
 (42 1)  (42 225)  (42 225)  LC_0 Logic Functioning bit
 (43 1)  (43 225)  (43 225)  LC_0 Logic Functioning bit
 (36 2)  (36 226)  (36 226)  LC_1 Logic Functioning bit
 (37 2)  (37 226)  (37 226)  LC_1 Logic Functioning bit
 (42 2)  (42 226)  (42 226)  LC_1 Logic Functioning bit
 (43 2)  (43 226)  (43 226)  LC_1 Logic Functioning bit
 (50 2)  (50 226)  (50 226)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 227)  (36 227)  LC_1 Logic Functioning bit
 (37 3)  (37 227)  (37 227)  LC_1 Logic Functioning bit
 (42 3)  (42 227)  (42 227)  LC_1 Logic Functioning bit
 (43 3)  (43 227)  (43 227)  LC_1 Logic Functioning bit
 (36 4)  (36 228)  (36 228)  LC_2 Logic Functioning bit
 (37 4)  (37 228)  (37 228)  LC_2 Logic Functioning bit
 (42 4)  (42 228)  (42 228)  LC_2 Logic Functioning bit
 (43 4)  (43 228)  (43 228)  LC_2 Logic Functioning bit
 (50 4)  (50 228)  (50 228)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 229)  (36 229)  LC_2 Logic Functioning bit
 (37 5)  (37 229)  (37 229)  LC_2 Logic Functioning bit
 (42 5)  (42 229)  (42 229)  LC_2 Logic Functioning bit
 (43 5)  (43 229)  (43 229)  LC_2 Logic Functioning bit
 (36 6)  (36 230)  (36 230)  LC_3 Logic Functioning bit
 (37 6)  (37 230)  (37 230)  LC_3 Logic Functioning bit
 (42 6)  (42 230)  (42 230)  LC_3 Logic Functioning bit
 (43 6)  (43 230)  (43 230)  LC_3 Logic Functioning bit
 (50 6)  (50 230)  (50 230)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 231)  (36 231)  LC_3 Logic Functioning bit
 (37 7)  (37 231)  (37 231)  LC_3 Logic Functioning bit
 (42 7)  (42 231)  (42 231)  LC_3 Logic Functioning bit
 (43 7)  (43 231)  (43 231)  LC_3 Logic Functioning bit
 (36 8)  (36 232)  (36 232)  LC_4 Logic Functioning bit
 (37 8)  (37 232)  (37 232)  LC_4 Logic Functioning bit
 (42 8)  (42 232)  (42 232)  LC_4 Logic Functioning bit
 (43 8)  (43 232)  (43 232)  LC_4 Logic Functioning bit
 (50 8)  (50 232)  (50 232)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 233)  (36 233)  LC_4 Logic Functioning bit
 (37 9)  (37 233)  (37 233)  LC_4 Logic Functioning bit
 (42 9)  (42 233)  (42 233)  LC_4 Logic Functioning bit
 (43 9)  (43 233)  (43 233)  LC_4 Logic Functioning bit
 (36 10)  (36 234)  (36 234)  LC_5 Logic Functioning bit
 (37 10)  (37 234)  (37 234)  LC_5 Logic Functioning bit
 (42 10)  (42 234)  (42 234)  LC_5 Logic Functioning bit
 (43 10)  (43 234)  (43 234)  LC_5 Logic Functioning bit
 (50 10)  (50 234)  (50 234)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 235)  (36 235)  LC_5 Logic Functioning bit
 (37 11)  (37 235)  (37 235)  LC_5 Logic Functioning bit
 (42 11)  (42 235)  (42 235)  LC_5 Logic Functioning bit
 (43 11)  (43 235)  (43 235)  LC_5 Logic Functioning bit
 (36 12)  (36 236)  (36 236)  LC_6 Logic Functioning bit
 (37 12)  (37 236)  (37 236)  LC_6 Logic Functioning bit
 (42 12)  (42 236)  (42 236)  LC_6 Logic Functioning bit
 (43 12)  (43 236)  (43 236)  LC_6 Logic Functioning bit
 (50 12)  (50 236)  (50 236)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 237)  (36 237)  LC_6 Logic Functioning bit
 (37 13)  (37 237)  (37 237)  LC_6 Logic Functioning bit
 (42 13)  (42 237)  (42 237)  LC_6 Logic Functioning bit
 (43 13)  (43 237)  (43 237)  LC_6 Logic Functioning bit
 (36 14)  (36 238)  (36 238)  LC_7 Logic Functioning bit
 (37 14)  (37 238)  (37 238)  LC_7 Logic Functioning bit
 (42 14)  (42 238)  (42 238)  LC_7 Logic Functioning bit
 (43 14)  (43 238)  (43 238)  LC_7 Logic Functioning bit
 (50 14)  (50 238)  (50 238)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 239)  (36 239)  LC_7 Logic Functioning bit
 (37 15)  (37 239)  (37 239)  LC_7 Logic Functioning bit
 (42 15)  (42 239)  (42 239)  LC_7 Logic Functioning bit
 (43 15)  (43 239)  (43 239)  LC_7 Logic Functioning bit


LogicTile_1_14

 (3 0)  (57 224)  (57 224)  routing T_1_14.sp12_v_t_23 <X> T_1_14.sp12_v_b_0


LogicTile_2_14



LogicTile_3_14



LogicTile_4_14



LogicTile_5_14



RAM_Tile_6_14



LogicTile_7_14



LogicTile_8_14



LogicTile_9_14



LogicTile_10_14



LogicTile_11_14



LogicTile_12_14

 (0 2)  (636 226)  (636 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (1 2)  (637 226)  (637 226)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (638 226)  (638 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (668 226)  (668 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (670 226)  (670 226)  routing T_12_14.lc_trk_g1_1 <X> T_12_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (672 226)  (672 226)  LC_1 Logic Functioning bit
 (37 2)  (673 226)  (673 226)  LC_1 Logic Functioning bit
 (38 2)  (674 226)  (674 226)  LC_1 Logic Functioning bit
 (39 2)  (675 226)  (675 226)  LC_1 Logic Functioning bit
 (45 2)  (681 226)  (681 226)  LC_1 Logic Functioning bit
 (47 2)  (683 226)  (683 226)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (0 3)  (636 227)  (636 227)  routing T_12_14.glb_netwk_7 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (36 3)  (672 227)  (672 227)  LC_1 Logic Functioning bit
 (37 3)  (673 227)  (673 227)  LC_1 Logic Functioning bit
 (38 3)  (674 227)  (674 227)  LC_1 Logic Functioning bit
 (39 3)  (675 227)  (675 227)  LC_1 Logic Functioning bit
 (0 4)  (636 228)  (636 228)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (1 4)  (637 228)  (637 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (651 228)  (651 228)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g1_1
 (16 4)  (652 228)  (652 228)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g1_1
 (17 4)  (653 228)  (653 228)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (1 5)  (637 229)  (637 229)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_7/cen
 (18 5)  (654 229)  (654 229)  routing T_12_14.sp4_h_r_1 <X> T_12_14.lc_trk_g1_1
 (4 6)  (640 230)  (640 230)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_38
 (5 7)  (641 231)  (641 231)  routing T_12_14.sp4_h_r_3 <X> T_12_14.sp4_v_t_38
 (25 8)  (661 232)  (661 232)  routing T_12_14.sp4_v_b_26 <X> T_12_14.lc_trk_g2_2
 (22 9)  (658 233)  (658 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (659 233)  (659 233)  routing T_12_14.sp4_v_b_26 <X> T_12_14.lc_trk_g2_2
 (7 14)  (643 238)  (643 238)  Column buffer control bit: LH_colbuf_cntl_7



LogicTile_13_14

 (32 0)  (726 224)  (726 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (728 224)  (728 224)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (730 224)  (730 224)  LC_0 Logic Functioning bit
 (37 0)  (731 224)  (731 224)  LC_0 Logic Functioning bit
 (38 0)  (732 224)  (732 224)  LC_0 Logic Functioning bit
 (39 0)  (733 224)  (733 224)  LC_0 Logic Functioning bit
 (45 0)  (739 224)  (739 224)  LC_0 Logic Functioning bit
 (12 1)  (706 225)  (706 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.sp4_v_b_2
 (14 1)  (708 225)  (708 225)  routing T_13_14.sp4_h_r_0 <X> T_13_14.lc_trk_g0_0
 (15 1)  (709 225)  (709 225)  routing T_13_14.sp4_h_r_0 <X> T_13_14.lc_trk_g0_0
 (16 1)  (710 225)  (710 225)  routing T_13_14.sp4_h_r_0 <X> T_13_14.lc_trk_g0_0
 (17 1)  (711 225)  (711 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (716 225)  (716 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (717 225)  (717 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (24 1)  (718 225)  (718 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (25 1)  (719 225)  (719 225)  routing T_13_14.sp4_h_r_2 <X> T_13_14.lc_trk_g0_2
 (36 1)  (730 225)  (730 225)  LC_0 Logic Functioning bit
 (37 1)  (731 225)  (731 225)  LC_0 Logic Functioning bit
 (38 1)  (732 225)  (732 225)  LC_0 Logic Functioning bit
 (39 1)  (733 225)  (733 225)  LC_0 Logic Functioning bit
 (0 2)  (694 226)  (694 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (695 226)  (695 226)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (696 226)  (696 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (13 2)  (707 226)  (707 226)  routing T_13_14.sp4_h_r_2 <X> T_13_14.sp4_v_t_39
 (14 2)  (708 226)  (708 226)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (36 2)  (730 226)  (730 226)  LC_1 Logic Functioning bit
 (38 2)  (732 226)  (732 226)  LC_1 Logic Functioning bit
 (41 2)  (735 226)  (735 226)  LC_1 Logic Functioning bit
 (43 2)  (737 226)  (737 226)  LC_1 Logic Functioning bit
 (45 2)  (739 226)  (739 226)  LC_1 Logic Functioning bit
 (0 3)  (694 227)  (694 227)  routing T_13_14.glb_netwk_7 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (12 3)  (706 227)  (706 227)  routing T_13_14.sp4_h_r_2 <X> T_13_14.sp4_v_t_39
 (15 3)  (709 227)  (709 227)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (16 3)  (710 227)  (710 227)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (17 3)  (711 227)  (711 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (716 227)  (716 227)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (717 227)  (717 227)  routing T_13_14.sp4_h_r_6 <X> T_13_14.lc_trk_g0_6
 (24 3)  (718 227)  (718 227)  routing T_13_14.sp4_h_r_6 <X> T_13_14.lc_trk_g0_6
 (25 3)  (719 227)  (719 227)  routing T_13_14.sp4_h_r_6 <X> T_13_14.lc_trk_g0_6
 (26 3)  (720 227)  (720 227)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (721 227)  (721 227)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (723 227)  (723 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (731 227)  (731 227)  LC_1 Logic Functioning bit
 (39 3)  (733 227)  (733 227)  LC_1 Logic Functioning bit
 (40 3)  (734 227)  (734 227)  LC_1 Logic Functioning bit
 (42 3)  (736 227)  (736 227)  LC_1 Logic Functioning bit
 (53 3)  (747 227)  (747 227)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (695 228)  (695 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (6 4)  (700 228)  (700 228)  routing T_13_14.sp4_h_r_10 <X> T_13_14.sp4_v_b_3
 (11 4)  (705 228)  (705 228)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_v_b_5
 (14 4)  (708 228)  (708 228)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g1_0
 (21 4)  (715 228)  (715 228)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g1_3
 (22 4)  (716 228)  (716 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (717 228)  (717 228)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g1_3
 (25 4)  (719 228)  (719 228)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g1_2
 (26 4)  (720 228)  (720 228)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (36 4)  (730 228)  (730 228)  LC_2 Logic Functioning bit
 (38 4)  (732 228)  (732 228)  LC_2 Logic Functioning bit
 (41 4)  (735 228)  (735 228)  LC_2 Logic Functioning bit
 (43 4)  (737 228)  (737 228)  LC_2 Logic Functioning bit
 (45 4)  (739 228)  (739 228)  LC_2 Logic Functioning bit
 (53 4)  (747 228)  (747 228)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (694 229)  (694 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (1 5)  (695 229)  (695 229)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (15 5)  (709 229)  (709 229)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g1_0
 (16 5)  (710 229)  (710 229)  routing T_13_14.sp4_h_r_8 <X> T_13_14.lc_trk_g1_0
 (17 5)  (711 229)  (711 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (715 229)  (715 229)  routing T_13_14.sp4_v_b_11 <X> T_13_14.lc_trk_g1_3
 (22 5)  (716 229)  (716 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (717 229)  (717 229)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g1_2
 (24 5)  (718 229)  (718 229)  routing T_13_14.sp4_h_r_10 <X> T_13_14.lc_trk_g1_2
 (29 5)  (723 229)  (723 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (731 229)  (731 229)  LC_2 Logic Functioning bit
 (39 5)  (733 229)  (733 229)  LC_2 Logic Functioning bit
 (40 5)  (734 229)  (734 229)  LC_2 Logic Functioning bit
 (42 5)  (736 229)  (736 229)  LC_2 Logic Functioning bit
 (25 6)  (719 230)  (719 230)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g1_6
 (26 6)  (720 230)  (720 230)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (730 230)  (730 230)  LC_3 Logic Functioning bit
 (38 6)  (732 230)  (732 230)  LC_3 Logic Functioning bit
 (41 6)  (735 230)  (735 230)  LC_3 Logic Functioning bit
 (43 6)  (737 230)  (737 230)  LC_3 Logic Functioning bit
 (45 6)  (739 230)  (739 230)  LC_3 Logic Functioning bit
 (14 7)  (708 231)  (708 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (15 7)  (709 231)  (709 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (16 7)  (710 231)  (710 231)  routing T_13_14.sp4_h_r_4 <X> T_13_14.lc_trk_g1_4
 (17 7)  (711 231)  (711 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (716 231)  (716 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (717 231)  (717 231)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g1_6
 (24 7)  (718 231)  (718 231)  routing T_13_14.sp4_h_r_14 <X> T_13_14.lc_trk_g1_6
 (26 7)  (720 231)  (720 231)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (721 231)  (721 231)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (723 231)  (723 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (731 231)  (731 231)  LC_3 Logic Functioning bit
 (39 7)  (733 231)  (733 231)  LC_3 Logic Functioning bit
 (40 7)  (734 231)  (734 231)  LC_3 Logic Functioning bit
 (42 7)  (736 231)  (736 231)  LC_3 Logic Functioning bit
 (36 8)  (730 232)  (730 232)  LC_4 Logic Functioning bit
 (38 8)  (732 232)  (732 232)  LC_4 Logic Functioning bit
 (41 8)  (735 232)  (735 232)  LC_4 Logic Functioning bit
 (43 8)  (737 232)  (737 232)  LC_4 Logic Functioning bit
 (45 8)  (739 232)  (739 232)  LC_4 Logic Functioning bit
 (12 9)  (706 233)  (706 233)  routing T_13_14.sp4_h_r_8 <X> T_13_14.sp4_v_b_8
 (29 9)  (723 233)  (723 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (37 9)  (731 233)  (731 233)  LC_4 Logic Functioning bit
 (39 9)  (733 233)  (733 233)  LC_4 Logic Functioning bit
 (40 9)  (734 233)  (734 233)  LC_4 Logic Functioning bit
 (42 9)  (736 233)  (736 233)  LC_4 Logic Functioning bit
 (4 10)  (698 234)  (698 234)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_v_t_43
 (6 10)  (700 234)  (700 234)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_v_t_43
 (32 10)  (726 234)  (726 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (730 234)  (730 234)  LC_5 Logic Functioning bit
 (37 10)  (731 234)  (731 234)  LC_5 Logic Functioning bit
 (38 10)  (732 234)  (732 234)  LC_5 Logic Functioning bit
 (39 10)  (733 234)  (733 234)  LC_5 Logic Functioning bit
 (45 10)  (739 234)  (739 234)  LC_5 Logic Functioning bit
 (5 11)  (699 235)  (699 235)  routing T_13_14.sp4_h_r_0 <X> T_13_14.sp4_v_t_43
 (31 11)  (725 235)  (725 235)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (730 235)  (730 235)  LC_5 Logic Functioning bit
 (37 11)  (731 235)  (731 235)  LC_5 Logic Functioning bit
 (38 11)  (732 235)  (732 235)  LC_5 Logic Functioning bit
 (39 11)  (733 235)  (733 235)  LC_5 Logic Functioning bit
 (6 12)  (700 236)  (700 236)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_b_9
 (11 12)  (705 236)  (705 236)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_v_b_11
 (31 12)  (725 236)  (725 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 236)  (726 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 236)  (728 236)  routing T_13_14.lc_trk_g1_4 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 236)  (730 236)  LC_6 Logic Functioning bit
 (37 12)  (731 236)  (731 236)  LC_6 Logic Functioning bit
 (38 12)  (732 236)  (732 236)  LC_6 Logic Functioning bit
 (39 12)  (733 236)  (733 236)  LC_6 Logic Functioning bit
 (45 12)  (739 236)  (739 236)  LC_6 Logic Functioning bit
 (12 13)  (706 237)  (706 237)  routing T_13_14.sp4_v_t_45 <X> T_13_14.sp4_v_b_11
 (36 13)  (730 237)  (730 237)  LC_6 Logic Functioning bit
 (37 13)  (731 237)  (731 237)  LC_6 Logic Functioning bit
 (38 13)  (732 237)  (732 237)  LC_6 Logic Functioning bit
 (39 13)  (733 237)  (733 237)  LC_6 Logic Functioning bit
 (52 13)  (746 237)  (746 237)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (7 14)  (701 238)  (701 238)  Column buffer control bit: LH_colbuf_cntl_7

 (31 14)  (725 238)  (725 238)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (726 238)  (726 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (730 238)  (730 238)  LC_7 Logic Functioning bit
 (37 14)  (731 238)  (731 238)  LC_7 Logic Functioning bit
 (38 14)  (732 238)  (732 238)  LC_7 Logic Functioning bit
 (39 14)  (733 238)  (733 238)  LC_7 Logic Functioning bit
 (45 14)  (739 238)  (739 238)  LC_7 Logic Functioning bit
 (8 15)  (702 239)  (702 239)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_47
 (9 15)  (703 239)  (703 239)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_47
 (10 15)  (704 239)  (704 239)  routing T_13_14.sp4_h_r_4 <X> T_13_14.sp4_v_t_47
 (31 15)  (725 239)  (725 239)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (730 239)  (730 239)  LC_7 Logic Functioning bit
 (37 15)  (731 239)  (731 239)  LC_7 Logic Functioning bit
 (38 15)  (732 239)  (732 239)  LC_7 Logic Functioning bit
 (39 15)  (733 239)  (733 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (14 0)  (762 224)  (762 224)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g0_0
 (17 0)  (765 224)  (765 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (766 224)  (766 224)  routing T_14_14.bnr_op_1 <X> T_14_14.lc_trk_g0_1
 (22 0)  (770 224)  (770 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (771 224)  (771 224)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g0_3
 (24 0)  (772 224)  (772 224)  routing T_14_14.sp4_v_b_19 <X> T_14_14.lc_trk_g0_3
 (26 0)  (774 224)  (774 224)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 0)  (777 224)  (777 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (779 224)  (779 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (780 224)  (780 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 224)  (781 224)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (783 224)  (783 224)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_0
 (36 0)  (784 224)  (784 224)  LC_0 Logic Functioning bit
 (40 0)  (788 224)  (788 224)  LC_0 Logic Functioning bit
 (41 0)  (789 224)  (789 224)  LC_0 Logic Functioning bit
 (42 0)  (790 224)  (790 224)  LC_0 Logic Functioning bit
 (43 0)  (791 224)  (791 224)  LC_0 Logic Functioning bit
 (45 0)  (793 224)  (793 224)  LC_0 Logic Functioning bit
 (52 0)  (800 224)  (800 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (763 225)  (763 225)  routing T_14_14.lft_op_0 <X> T_14_14.lc_trk_g0_0
 (17 1)  (765 225)  (765 225)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (766 225)  (766 225)  routing T_14_14.bnr_op_1 <X> T_14_14.lc_trk_g0_1
 (28 1)  (776 225)  (776 225)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (777 225)  (777 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (778 225)  (778 225)  routing T_14_14.lc_trk_g0_3 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (780 225)  (780 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (782 225)  (782 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_0
 (35 1)  (783 225)  (783 225)  routing T_14_14.lc_trk_g1_7 <X> T_14_14.input_2_0
 (37 1)  (785 225)  (785 225)  LC_0 Logic Functioning bit
 (41 1)  (789 225)  (789 225)  LC_0 Logic Functioning bit
 (43 1)  (791 225)  (791 225)  LC_0 Logic Functioning bit
 (0 2)  (748 226)  (748 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (749 226)  (749 226)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (750 226)  (750 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (11 2)  (759 226)  (759 226)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_v_t_39
 (13 2)  (761 226)  (761 226)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_v_t_39
 (15 2)  (763 226)  (763 226)  routing T_14_14.sp4_v_b_21 <X> T_14_14.lc_trk_g0_5
 (16 2)  (764 226)  (764 226)  routing T_14_14.sp4_v_b_21 <X> T_14_14.lc_trk_g0_5
 (17 2)  (765 226)  (765 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 2)  (769 226)  (769 226)  routing T_14_14.bnr_op_7 <X> T_14_14.lc_trk_g0_7
 (22 2)  (770 226)  (770 226)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (28 2)  (776 226)  (776 226)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (777 226)  (777 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (778 226)  (778 226)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (780 226)  (780 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 226)  (781 226)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (39 2)  (787 226)  (787 226)  LC_1 Logic Functioning bit
 (40 2)  (788 226)  (788 226)  LC_1 Logic Functioning bit
 (41 2)  (789 226)  (789 226)  LC_1 Logic Functioning bit
 (42 2)  (790 226)  (790 226)  LC_1 Logic Functioning bit
 (43 2)  (791 226)  (791 226)  LC_1 Logic Functioning bit
 (0 3)  (748 227)  (748 227)  routing T_14_14.glb_netwk_7 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (9 3)  (757 227)  (757 227)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_v_t_36
 (10 3)  (758 227)  (758 227)  routing T_14_14.sp4_v_b_5 <X> T_14_14.sp4_v_t_36
 (12 3)  (760 227)  (760 227)  routing T_14_14.sp4_h_r_8 <X> T_14_14.sp4_v_t_39
 (21 3)  (769 227)  (769 227)  routing T_14_14.bnr_op_7 <X> T_14_14.lc_trk_g0_7
 (26 3)  (774 227)  (774 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (775 227)  (775 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (776 227)  (776 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (777 227)  (777 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (780 227)  (780 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (782 227)  (782 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_1
 (35 3)  (783 227)  (783 227)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.input_2_1
 (39 3)  (787 227)  (787 227)  LC_1 Logic Functioning bit
 (41 3)  (789 227)  (789 227)  LC_1 Logic Functioning bit
 (43 3)  (791 227)  (791 227)  LC_1 Logic Functioning bit
 (0 4)  (748 228)  (748 228)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 4)  (749 228)  (749 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (14 4)  (762 228)  (762 228)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g1_0
 (25 4)  (773 228)  (773 228)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g1_2
 (26 4)  (774 228)  (774 228)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (775 228)  (775 228)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (777 228)  (777 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (778 228)  (778 228)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (779 228)  (779 228)  routing T_14_14.lc_trk_g0_5 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (780 228)  (780 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (784 228)  (784 228)  LC_2 Logic Functioning bit
 (38 4)  (786 228)  (786 228)  LC_2 Logic Functioning bit
 (39 4)  (787 228)  (787 228)  LC_2 Logic Functioning bit
 (40 4)  (788 228)  (788 228)  LC_2 Logic Functioning bit
 (41 4)  (789 228)  (789 228)  LC_2 Logic Functioning bit
 (45 4)  (793 228)  (793 228)  LC_2 Logic Functioning bit
 (50 4)  (798 228)  (798 228)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (748 229)  (748 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (1 5)  (749 229)  (749 229)  routing T_14_14.lc_trk_g3_3 <X> T_14_14.wire_logic_cluster/lc_7/cen
 (14 5)  (762 229)  (762 229)  routing T_14_14.bnr_op_0 <X> T_14_14.lc_trk_g1_0
 (17 5)  (765 229)  (765 229)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (770 229)  (770 229)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (773 229)  (773 229)  routing T_14_14.bnr_op_2 <X> T_14_14.lc_trk_g1_2
 (28 5)  (776 229)  (776 229)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (777 229)  (777 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (778 229)  (778 229)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (37 5)  (785 229)  (785 229)  LC_2 Logic Functioning bit
 (38 5)  (786 229)  (786 229)  LC_2 Logic Functioning bit
 (41 5)  (789 229)  (789 229)  LC_2 Logic Functioning bit
 (47 5)  (795 229)  (795 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (799 229)  (799 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (764 230)  (764 230)  routing T_14_14.sp4_v_b_5 <X> T_14_14.lc_trk_g1_5
 (17 6)  (765 230)  (765 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (766 230)  (766 230)  routing T_14_14.sp4_v_b_5 <X> T_14_14.lc_trk_g1_5
 (21 6)  (769 230)  (769 230)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g1_7
 (22 6)  (770 230)  (770 230)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (772 230)  (772 230)  routing T_14_14.lft_op_7 <X> T_14_14.lc_trk_g1_7
 (28 6)  (776 230)  (776 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (777 230)  (777 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (778 230)  (778 230)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (780 230)  (780 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (781 230)  (781 230)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (39 6)  (787 230)  (787 230)  LC_3 Logic Functioning bit
 (40 6)  (788 230)  (788 230)  LC_3 Logic Functioning bit
 (41 6)  (789 230)  (789 230)  LC_3 Logic Functioning bit
 (42 6)  (790 230)  (790 230)  LC_3 Logic Functioning bit
 (43 6)  (791 230)  (791 230)  LC_3 Logic Functioning bit
 (22 7)  (770 231)  (770 231)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (771 231)  (771 231)  routing T_14_14.sp12_h_r_14 <X> T_14_14.lc_trk_g1_6
 (28 7)  (776 231)  (776 231)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (777 231)  (777 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (780 231)  (780 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (787 231)  (787 231)  LC_3 Logic Functioning bit
 (41 7)  (789 231)  (789 231)  LC_3 Logic Functioning bit
 (43 7)  (791 231)  (791 231)  LC_3 Logic Functioning bit
 (14 8)  (762 232)  (762 232)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (17 8)  (765 232)  (765 232)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (766 232)  (766 232)  routing T_14_14.bnl_op_1 <X> T_14_14.lc_trk_g2_1
 (21 8)  (769 232)  (769 232)  routing T_14_14.sp4_v_t_22 <X> T_14_14.lc_trk_g2_3
 (22 8)  (770 232)  (770 232)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (771 232)  (771 232)  routing T_14_14.sp4_v_t_22 <X> T_14_14.lc_trk_g2_3
 (26 8)  (774 232)  (774 232)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 232)  (775 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (776 232)  (776 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 232)  (777 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 232)  (778 232)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (780 232)  (780 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 232)  (781 232)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (784 232)  (784 232)  LC_4 Logic Functioning bit
 (38 8)  (786 232)  (786 232)  LC_4 Logic Functioning bit
 (39 8)  (787 232)  (787 232)  LC_4 Logic Functioning bit
 (40 8)  (788 232)  (788 232)  LC_4 Logic Functioning bit
 (41 8)  (789 232)  (789 232)  LC_4 Logic Functioning bit
 (45 8)  (793 232)  (793 232)  LC_4 Logic Functioning bit
 (50 8)  (798 232)  (798 232)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (762 233)  (762 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (16 9)  (764 233)  (764 233)  routing T_14_14.sp4_v_t_21 <X> T_14_14.lc_trk_g2_0
 (17 9)  (765 233)  (765 233)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (18 9)  (766 233)  (766 233)  routing T_14_14.bnl_op_1 <X> T_14_14.lc_trk_g2_1
 (21 9)  (769 233)  (769 233)  routing T_14_14.sp4_v_t_22 <X> T_14_14.lc_trk_g2_3
 (28 9)  (776 233)  (776 233)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (777 233)  (777 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (778 233)  (778 233)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (779 233)  (779 233)  routing T_14_14.lc_trk_g2_3 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (785 233)  (785 233)  LC_4 Logic Functioning bit
 (38 9)  (786 233)  (786 233)  LC_4 Logic Functioning bit
 (41 9)  (789 233)  (789 233)  LC_4 Logic Functioning bit
 (46 9)  (794 233)  (794 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (801 233)  (801 233)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (17 10)  (765 234)  (765 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (766 234)  (766 234)  routing T_14_14.wire_logic_cluster/lc_5/out <X> T_14_14.lc_trk_g2_5
 (21 10)  (769 234)  (769 234)  routing T_14_14.bnl_op_7 <X> T_14_14.lc_trk_g2_7
 (22 10)  (770 234)  (770 234)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (774 234)  (774 234)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (776 234)  (776 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 234)  (777 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 234)  (778 234)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (780 234)  (780 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 234)  (781 234)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (783 234)  (783 234)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_5
 (39 10)  (787 234)  (787 234)  LC_5 Logic Functioning bit
 (40 10)  (788 234)  (788 234)  LC_5 Logic Functioning bit
 (41 10)  (789 234)  (789 234)  LC_5 Logic Functioning bit
 (42 10)  (790 234)  (790 234)  LC_5 Logic Functioning bit
 (43 10)  (791 234)  (791 234)  LC_5 Logic Functioning bit
 (15 11)  (763 235)  (763 235)  routing T_14_14.sp4_v_t_33 <X> T_14_14.lc_trk_g2_4
 (16 11)  (764 235)  (764 235)  routing T_14_14.sp4_v_t_33 <X> T_14_14.lc_trk_g2_4
 (17 11)  (765 235)  (765 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (769 235)  (769 235)  routing T_14_14.bnl_op_7 <X> T_14_14.lc_trk_g2_7
 (26 11)  (774 235)  (774 235)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (776 235)  (776 235)  routing T_14_14.lc_trk_g2_7 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (777 235)  (777 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (780 235)  (780 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (783 235)  (783 235)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_5
 (39 11)  (787 235)  (787 235)  LC_5 Logic Functioning bit
 (41 11)  (789 235)  (789 235)  LC_5 Logic Functioning bit
 (43 11)  (791 235)  (791 235)  LC_5 Logic Functioning bit
 (14 12)  (762 236)  (762 236)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (22 12)  (770 236)  (770 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (771 236)  (771 236)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g3_3
 (24 12)  (772 236)  (772 236)  routing T_14_14.sp4_v_t_30 <X> T_14_14.lc_trk_g3_3
 (25 12)  (773 236)  (773 236)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g3_2
 (27 12)  (775 236)  (775 236)  routing T_14_14.lc_trk_g1_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 236)  (777 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (780 236)  (780 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 236)  (781 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 236)  (782 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (783 236)  (783 236)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_6
 (37 12)  (785 236)  (785 236)  LC_6 Logic Functioning bit
 (40 12)  (788 236)  (788 236)  LC_6 Logic Functioning bit
 (42 12)  (790 236)  (790 236)  LC_6 Logic Functioning bit
 (7 13)  (755 237)  (755 237)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (762 237)  (762 237)  routing T_14_14.bnl_op_0 <X> T_14_14.lc_trk_g3_0
 (17 13)  (765 237)  (765 237)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 13)  (770 237)  (770 237)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (773 237)  (773 237)  routing T_14_14.bnl_op_2 <X> T_14_14.lc_trk_g3_2
 (28 13)  (776 237)  (776 237)  routing T_14_14.lc_trk_g2_0 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (777 237)  (777 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (780 237)  (780 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (781 237)  (781 237)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.input_2_6
 (36 13)  (784 237)  (784 237)  LC_6 Logic Functioning bit
 (39 13)  (787 237)  (787 237)  LC_6 Logic Functioning bit
 (40 13)  (788 237)  (788 237)  LC_6 Logic Functioning bit
 (41 13)  (789 237)  (789 237)  LC_6 Logic Functioning bit
 (43 13)  (791 237)  (791 237)  LC_6 Logic Functioning bit
 (1 14)  (749 238)  (749 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (7 14)  (755 238)  (755 238)  Column buffer control bit: LH_colbuf_cntl_7

 (26 14)  (774 238)  (774 238)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (777 238)  (777 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (779 238)  (779 238)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 238)  (780 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 238)  (781 238)  routing T_14_14.lc_trk_g2_4 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 238)  (784 238)  LC_7 Logic Functioning bit
 (38 14)  (786 238)  (786 238)  LC_7 Logic Functioning bit
 (40 14)  (788 238)  (788 238)  LC_7 Logic Functioning bit
 (41 14)  (789 238)  (789 238)  LC_7 Logic Functioning bit
 (45 14)  (793 238)  (793 238)  LC_7 Logic Functioning bit
 (48 14)  (796 238)  (796 238)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (798 238)  (798 238)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (799 238)  (799 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (748 239)  (748 239)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (1 15)  (749 239)  (749 239)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (17 15)  (765 239)  (765 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (770 239)  (770 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (27 15)  (775 239)  (775 239)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (776 239)  (776 239)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (777 239)  (777 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (784 239)  (784 239)  LC_7 Logic Functioning bit
 (39 15)  (787 239)  (787 239)  LC_7 Logic Functioning bit
 (40 15)  (788 239)  (788 239)  LC_7 Logic Functioning bit
 (41 15)  (789 239)  (789 239)  LC_7 Logic Functioning bit
 (46 15)  (794 239)  (794 239)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_14

 (21 0)  (823 224)  (823 224)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g0_3
 (22 0)  (824 224)  (824 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (827 224)  (827 224)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g0_2
 (32 0)  (834 224)  (834 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (835 224)  (835 224)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 224)  (838 224)  LC_0 Logic Functioning bit
 (37 0)  (839 224)  (839 224)  LC_0 Logic Functioning bit
 (38 0)  (840 224)  (840 224)  LC_0 Logic Functioning bit
 (39 0)  (841 224)  (841 224)  LC_0 Logic Functioning bit
 (45 0)  (847 224)  (847 224)  LC_0 Logic Functioning bit
 (22 1)  (824 225)  (824 225)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (838 225)  (838 225)  LC_0 Logic Functioning bit
 (37 1)  (839 225)  (839 225)  LC_0 Logic Functioning bit
 (38 1)  (840 225)  (840 225)  LC_0 Logic Functioning bit
 (39 1)  (841 225)  (841 225)  LC_0 Logic Functioning bit
 (47 1)  (849 225)  (849 225)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (802 226)  (802 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (803 226)  (803 226)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (804 226)  (804 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (816 226)  (816 226)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g0_4
 (32 2)  (834 226)  (834 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (838 226)  (838 226)  LC_1 Logic Functioning bit
 (37 2)  (839 226)  (839 226)  LC_1 Logic Functioning bit
 (38 2)  (840 226)  (840 226)  LC_1 Logic Functioning bit
 (39 2)  (841 226)  (841 226)  LC_1 Logic Functioning bit
 (45 2)  (847 226)  (847 226)  LC_1 Logic Functioning bit
 (0 3)  (802 227)  (802 227)  routing T_15_14.glb_netwk_7 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (17 3)  (819 227)  (819 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (833 227)  (833 227)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (36 3)  (838 227)  (838 227)  LC_1 Logic Functioning bit
 (37 3)  (839 227)  (839 227)  LC_1 Logic Functioning bit
 (38 3)  (840 227)  (840 227)  LC_1 Logic Functioning bit
 (39 3)  (841 227)  (841 227)  LC_1 Logic Functioning bit
 (47 3)  (849 227)  (849 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (802 228)  (802 228)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 4)  (803 228)  (803 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (32 4)  (834 228)  (834 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (838 228)  (838 228)  LC_2 Logic Functioning bit
 (37 4)  (839 228)  (839 228)  LC_2 Logic Functioning bit
 (38 4)  (840 228)  (840 228)  LC_2 Logic Functioning bit
 (39 4)  (841 228)  (841 228)  LC_2 Logic Functioning bit
 (45 4)  (847 228)  (847 228)  LC_2 Logic Functioning bit
 (0 5)  (802 229)  (802 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (1 5)  (803 229)  (803 229)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (31 5)  (833 229)  (833 229)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 229)  (838 229)  LC_2 Logic Functioning bit
 (37 5)  (839 229)  (839 229)  LC_2 Logic Functioning bit
 (38 5)  (840 229)  (840 229)  LC_2 Logic Functioning bit
 (39 5)  (841 229)  (841 229)  LC_2 Logic Functioning bit
 (47 5)  (849 229)  (849 229)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (51 5)  (853 229)  (853 229)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (31 6)  (833 230)  (833 230)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 230)  (834 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (838 230)  (838 230)  LC_3 Logic Functioning bit
 (37 6)  (839 230)  (839 230)  LC_3 Logic Functioning bit
 (38 6)  (840 230)  (840 230)  LC_3 Logic Functioning bit
 (39 6)  (841 230)  (841 230)  LC_3 Logic Functioning bit
 (45 6)  (847 230)  (847 230)  LC_3 Logic Functioning bit
 (36 7)  (838 231)  (838 231)  LC_3 Logic Functioning bit
 (37 7)  (839 231)  (839 231)  LC_3 Logic Functioning bit
 (38 7)  (840 231)  (840 231)  LC_3 Logic Functioning bit
 (39 7)  (841 231)  (841 231)  LC_3 Logic Functioning bit
 (47 7)  (849 231)  (849 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (853 231)  (853 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (819 232)  (819 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (820 232)  (820 232)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g2_1
 (31 8)  (833 232)  (833 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 232)  (834 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (835 232)  (835 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 232)  (838 232)  LC_4 Logic Functioning bit
 (37 8)  (839 232)  (839 232)  LC_4 Logic Functioning bit
 (38 8)  (840 232)  (840 232)  LC_4 Logic Functioning bit
 (39 8)  (841 232)  (841 232)  LC_4 Logic Functioning bit
 (45 8)  (847 232)  (847 232)  LC_4 Logic Functioning bit
 (46 8)  (848 232)  (848 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (838 233)  (838 233)  LC_4 Logic Functioning bit
 (37 9)  (839 233)  (839 233)  LC_4 Logic Functioning bit
 (38 9)  (840 233)  (840 233)  LC_4 Logic Functioning bit
 (39 9)  (841 233)  (841 233)  LC_4 Logic Functioning bit
 (6 10)  (808 234)  (808 234)  routing T_15_14.sp4_h_l_36 <X> T_15_14.sp4_v_t_43
 (17 10)  (819 234)  (819 234)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (820 234)  (820 234)  routing T_15_14.wire_logic_cluster/lc_5/out <X> T_15_14.lc_trk_g2_5
 (21 10)  (823 234)  (823 234)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g2_7
 (22 10)  (824 234)  (824 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (827 234)  (827 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (31 10)  (833 234)  (833 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 234)  (834 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (835 234)  (835 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 234)  (838 234)  LC_5 Logic Functioning bit
 (37 10)  (839 234)  (839 234)  LC_5 Logic Functioning bit
 (38 10)  (840 234)  (840 234)  LC_5 Logic Functioning bit
 (39 10)  (841 234)  (841 234)  LC_5 Logic Functioning bit
 (45 10)  (847 234)  (847 234)  LC_5 Logic Functioning bit
 (46 10)  (848 234)  (848 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (824 235)  (824 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (833 235)  (833 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (838 235)  (838 235)  LC_5 Logic Functioning bit
 (37 11)  (839 235)  (839 235)  LC_5 Logic Functioning bit
 (38 11)  (840 235)  (840 235)  LC_5 Logic Functioning bit
 (39 11)  (841 235)  (841 235)  LC_5 Logic Functioning bit
 (7 12)  (809 236)  (809 236)  Column buffer control bit: LH_colbuf_cntl_5

 (22 12)  (824 236)  (824 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (825 236)  (825 236)  routing T_15_14.sp12_v_b_19 <X> T_15_14.lc_trk_g3_3
 (31 12)  (833 236)  (833 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 236)  (834 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (835 236)  (835 236)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 236)  (838 236)  LC_6 Logic Functioning bit
 (37 12)  (839 236)  (839 236)  LC_6 Logic Functioning bit
 (38 12)  (840 236)  (840 236)  LC_6 Logic Functioning bit
 (39 12)  (841 236)  (841 236)  LC_6 Logic Functioning bit
 (45 12)  (847 236)  (847 236)  LC_6 Logic Functioning bit
 (46 12)  (848 236)  (848 236)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (7 13)  (809 237)  (809 237)  Column buffer control bit: LH_colbuf_cntl_4

 (14 13)  (816 237)  (816 237)  routing T_15_14.sp4_r_v_b_40 <X> T_15_14.lc_trk_g3_0
 (17 13)  (819 237)  (819 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (823 237)  (823 237)  routing T_15_14.sp12_v_b_19 <X> T_15_14.lc_trk_g3_3
 (31 13)  (833 237)  (833 237)  routing T_15_14.lc_trk_g2_7 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 237)  (838 237)  LC_6 Logic Functioning bit
 (37 13)  (839 237)  (839 237)  LC_6 Logic Functioning bit
 (38 13)  (840 237)  (840 237)  LC_6 Logic Functioning bit
 (39 13)  (841 237)  (841 237)  LC_6 Logic Functioning bit
 (7 14)  (809 238)  (809 238)  Column buffer control bit: LH_colbuf_cntl_7

 (36 14)  (838 238)  (838 238)  LC_7 Logic Functioning bit
 (38 14)  (840 238)  (840 238)  LC_7 Logic Functioning bit
 (41 14)  (843 238)  (843 238)  LC_7 Logic Functioning bit
 (43 14)  (845 238)  (845 238)  LC_7 Logic Functioning bit
 (45 14)  (847 238)  (847 238)  LC_7 Logic Functioning bit
 (46 14)  (848 238)  (848 238)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (853 238)  (853 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (3 15)  (805 239)  (805 239)  routing T_15_14.sp12_h_l_22 <X> T_15_14.sp12_v_t_22
 (27 15)  (829 239)  (829 239)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (830 239)  (830 239)  routing T_15_14.lc_trk_g3_0 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (831 239)  (831 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (839 239)  (839 239)  LC_7 Logic Functioning bit
 (39 15)  (841 239)  (841 239)  LC_7 Logic Functioning bit
 (40 15)  (842 239)  (842 239)  LC_7 Logic Functioning bit
 (42 15)  (844 239)  (844 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (3 0)  (859 224)  (859 224)  routing T_16_14.sp12_v_t_23 <X> T_16_14.sp12_v_b_0
 (22 1)  (878 225)  (878 225)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (880 225)  (880 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (25 1)  (881 225)  (881 225)  routing T_16_14.top_op_2 <X> T_16_14.lc_trk_g0_2
 (0 2)  (856 226)  (856 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (1 2)  (857 226)  (857 226)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (858 226)  (858 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (26 2)  (882 226)  (882 226)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (883 226)  (883 226)  routing T_16_14.lc_trk_g1_1 <X> T_16_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (885 226)  (885 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (887 226)  (887 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (888 226)  (888 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (890 226)  (890 226)  routing T_16_14.lc_trk_g1_5 <X> T_16_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (891 226)  (891 226)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (40 2)  (896 226)  (896 226)  LC_1 Logic Functioning bit
 (0 3)  (856 227)  (856 227)  routing T_16_14.glb_netwk_7 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (14 3)  (870 227)  (870 227)  routing T_16_14.top_op_4 <X> T_16_14.lc_trk_g0_4
 (15 3)  (871 227)  (871 227)  routing T_16_14.top_op_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (873 227)  (873 227)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (883 227)  (883 227)  routing T_16_14.lc_trk_g1_4 <X> T_16_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (885 227)  (885 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (888 227)  (888 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (889 227)  (889 227)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (34 3)  (890 227)  (890 227)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (35 3)  (891 227)  (891 227)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_1
 (17 4)  (873 228)  (873 228)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (874 228)  (874 228)  routing T_16_14.bnr_op_1 <X> T_16_14.lc_trk_g1_1
 (32 4)  (888 228)  (888 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (889 228)  (889 228)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (890 228)  (890 228)  routing T_16_14.lc_trk_g3_0 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (892 228)  (892 228)  LC_2 Logic Functioning bit
 (50 4)  (906 228)  (906 228)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (874 229)  (874 229)  routing T_16_14.bnr_op_1 <X> T_16_14.lc_trk_g1_1
 (28 5)  (884 229)  (884 229)  routing T_16_14.lc_trk_g2_0 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (885 229)  (885 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (893 229)  (893 229)  LC_2 Logic Functioning bit
 (14 6)  (870 230)  (870 230)  routing T_16_14.bnr_op_4 <X> T_16_14.lc_trk_g1_4
 (17 6)  (873 230)  (873 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (874 230)  (874 230)  routing T_16_14.bnr_op_5 <X> T_16_14.lc_trk_g1_5
 (14 7)  (870 231)  (870 231)  routing T_16_14.bnr_op_4 <X> T_16_14.lc_trk_g1_4
 (17 7)  (873 231)  (873 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (18 7)  (874 231)  (874 231)  routing T_16_14.bnr_op_5 <X> T_16_14.lc_trk_g1_5
 (15 8)  (871 232)  (871 232)  routing T_16_14.tnl_op_1 <X> T_16_14.lc_trk_g2_1
 (17 8)  (873 232)  (873 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (22 8)  (878 232)  (878 232)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (880 232)  (880 232)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (15 9)  (871 233)  (871 233)  routing T_16_14.tnr_op_0 <X> T_16_14.lc_trk_g2_0
 (17 9)  (873 233)  (873 233)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (18 9)  (874 233)  (874 233)  routing T_16_14.tnl_op_1 <X> T_16_14.lc_trk_g2_1
 (21 9)  (877 233)  (877 233)  routing T_16_14.tnl_op_3 <X> T_16_14.lc_trk_g2_3
 (7 12)  (863 236)  (863 236)  Column buffer control bit: LH_colbuf_cntl_5

 (14 12)  (870 236)  (870 236)  routing T_16_14.rgt_op_0 <X> T_16_14.lc_trk_g3_0
 (22 12)  (878 236)  (878 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (879 236)  (879 236)  routing T_16_14.sp4_v_t_30 <X> T_16_14.lc_trk_g3_3
 (24 12)  (880 236)  (880 236)  routing T_16_14.sp4_v_t_30 <X> T_16_14.lc_trk_g3_3
 (26 12)  (882 236)  (882 236)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (32 12)  (888 236)  (888 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (889 236)  (889 236)  routing T_16_14.lc_trk_g2_1 <X> T_16_14.wire_logic_cluster/lc_6/in_3
 (41 12)  (897 236)  (897 236)  LC_6 Logic Functioning bit
 (43 12)  (899 236)  (899 236)  LC_6 Logic Functioning bit
 (15 13)  (871 237)  (871 237)  routing T_16_14.rgt_op_0 <X> T_16_14.lc_trk_g3_0
 (17 13)  (873 237)  (873 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (29 13)  (885 237)  (885 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (896 237)  (896 237)  LC_6 Logic Functioning bit
 (42 13)  (898 237)  (898 237)  LC_6 Logic Functioning bit
 (7 14)  (863 238)  (863 238)  Column buffer control bit: LH_colbuf_cntl_7

 (29 14)  (885 238)  (885 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (888 238)  (888 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (889 238)  (889 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (890 238)  (890 238)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (893 238)  (893 238)  LC_7 Logic Functioning bit
 (39 14)  (895 238)  (895 238)  LC_7 Logic Functioning bit
 (40 14)  (896 238)  (896 238)  LC_7 Logic Functioning bit
 (42 14)  (898 238)  (898 238)  LC_7 Logic Functioning bit
 (45 14)  (901 238)  (901 238)  LC_7 Logic Functioning bit
 (50 14)  (906 238)  (906 238)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (878 239)  (878 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (881 239)  (881 239)  routing T_16_14.sp4_r_v_b_46 <X> T_16_14.lc_trk_g3_6
 (26 15)  (882 239)  (882 239)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (884 239)  (884 239)  routing T_16_14.lc_trk_g2_3 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (885 239)  (885 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 239)  (886 239)  routing T_16_14.lc_trk_g0_2 <X> T_16_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 239)  (887 239)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (36 15)  (892 239)  (892 239)  LC_7 Logic Functioning bit
 (38 15)  (894 239)  (894 239)  LC_7 Logic Functioning bit
 (41 15)  (897 239)  (897 239)  LC_7 Logic Functioning bit
 (42 15)  (898 239)  (898 239)  LC_7 Logic Functioning bit
 (43 15)  (899 239)  (899 239)  LC_7 Logic Functioning bit


LogicTile_17_14

 (17 0)  (927 224)  (927 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (928 224)  (928 224)  routing T_17_14.bnr_op_1 <X> T_17_14.lc_trk_g0_1
 (21 0)  (931 224)  (931 224)  routing T_17_14.wire_logic_cluster/lc_3/out <X> T_17_14.lc_trk_g0_3
 (22 0)  (932 224)  (932 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (937 224)  (937 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (938 224)  (938 224)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 224)  (939 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (942 224)  (942 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (945 224)  (945 224)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.input_2_0
 (40 0)  (950 224)  (950 224)  LC_0 Logic Functioning bit
 (18 1)  (928 225)  (928 225)  routing T_17_14.bnr_op_1 <X> T_17_14.lc_trk_g0_1
 (27 1)  (937 225)  (937 225)  routing T_17_14.lc_trk_g1_1 <X> T_17_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (939 225)  (939 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (940 225)  (940 225)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_0/in_1
 (31 1)  (941 225)  (941 225)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (942 225)  (942 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (910 226)  (910 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (1 2)  (911 226)  (911 226)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (912 226)  (912 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (14 2)  (924 226)  (924 226)  routing T_17_14.wire_logic_cluster/lc_4/out <X> T_17_14.lc_trk_g0_4
 (28 2)  (938 226)  (938 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 226)  (939 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (940 226)  (940 226)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (942 226)  (942 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 226)  (943 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 226)  (944 226)  routing T_17_14.lc_trk_g3_1 <X> T_17_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (946 226)  (946 226)  LC_1 Logic Functioning bit
 (38 2)  (948 226)  (948 226)  LC_1 Logic Functioning bit
 (45 2)  (955 226)  (955 226)  LC_1 Logic Functioning bit
 (0 3)  (910 227)  (910 227)  routing T_17_14.glb_netwk_7 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (17 3)  (927 227)  (927 227)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (938 227)  (938 227)  routing T_17_14.lc_trk_g2_1 <X> T_17_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 227)  (939 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (940 227)  (940 227)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_1/in_1
 (41 3)  (951 227)  (951 227)  LC_1 Logic Functioning bit
 (43 3)  (953 227)  (953 227)  LC_1 Logic Functioning bit
 (0 4)  (910 228)  (910 228)  routing T_17_14.glb_netwk_5 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (911 228)  (911 228)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (17 4)  (927 228)  (927 228)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (928 228)  (928 228)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g1_1
 (32 4)  (942 228)  (942 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (943 228)  (943 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (944 228)  (944 228)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (945 228)  (945 228)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_2
 (36 4)  (946 228)  (946 228)  LC_2 Logic Functioning bit
 (42 4)  (952 228)  (952 228)  LC_2 Logic Functioning bit
 (45 4)  (955 228)  (955 228)  LC_2 Logic Functioning bit
 (26 5)  (936 229)  (936 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (938 229)  (938 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (939 229)  (939 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (941 229)  (941 229)  routing T_17_14.lc_trk_g3_2 <X> T_17_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (942 229)  (942 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (943 229)  (943 229)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_2
 (35 5)  (945 229)  (945 229)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_2
 (37 5)  (947 229)  (947 229)  LC_2 Logic Functioning bit
 (43 5)  (953 229)  (953 229)  LC_2 Logic Functioning bit
 (14 6)  (924 230)  (924 230)  routing T_17_14.bnr_op_4 <X> T_17_14.lc_trk_g1_4
 (17 6)  (927 230)  (927 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (928 230)  (928 230)  routing T_17_14.wire_logic_cluster/lc_5/out <X> T_17_14.lc_trk_g1_5
 (21 6)  (931 230)  (931 230)  routing T_17_14.wire_logic_cluster/lc_7/out <X> T_17_14.lc_trk_g1_7
 (22 6)  (932 230)  (932 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (937 230)  (937 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (938 230)  (938 230)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (939 230)  (939 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (941 230)  (941 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (942 230)  (942 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (943 230)  (943 230)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (946 230)  (946 230)  LC_3 Logic Functioning bit
 (37 6)  (947 230)  (947 230)  LC_3 Logic Functioning bit
 (38 6)  (948 230)  (948 230)  LC_3 Logic Functioning bit
 (39 6)  (949 230)  (949 230)  LC_3 Logic Functioning bit
 (45 6)  (955 230)  (955 230)  LC_3 Logic Functioning bit
 (5 7)  (915 231)  (915 231)  routing T_17_14.sp4_h_l_38 <X> T_17_14.sp4_v_t_38
 (14 7)  (924 231)  (924 231)  routing T_17_14.bnr_op_4 <X> T_17_14.lc_trk_g1_4
 (17 7)  (927 231)  (927 231)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (936 231)  (936 231)  routing T_17_14.lc_trk_g0_3 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (939 231)  (939 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (940 231)  (940 231)  routing T_17_14.lc_trk_g3_3 <X> T_17_14.wire_logic_cluster/lc_3/in_1
 (31 7)  (941 231)  (941 231)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_3/in_3
 (17 8)  (927 232)  (927 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (928 232)  (928 232)  routing T_17_14.wire_logic_cluster/lc_1/out <X> T_17_14.lc_trk_g2_1
 (25 8)  (935 232)  (935 232)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (26 8)  (936 232)  (936 232)  routing T_17_14.lc_trk_g0_4 <X> T_17_14.wire_logic_cluster/lc_4/in_0
 (31 8)  (941 232)  (941 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 232)  (942 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (943 232)  (943 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (944 232)  (944 232)  routing T_17_14.lc_trk_g3_4 <X> T_17_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (945 232)  (945 232)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_4
 (36 8)  (946 232)  (946 232)  LC_4 Logic Functioning bit
 (42 8)  (952 232)  (952 232)  LC_4 Logic Functioning bit
 (45 8)  (955 232)  (955 232)  LC_4 Logic Functioning bit
 (22 9)  (932 233)  (932 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (934 233)  (934 233)  routing T_17_14.rgt_op_2 <X> T_17_14.lc_trk_g2_2
 (29 9)  (939 233)  (939 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (942 233)  (942 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (943 233)  (943 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_4
 (35 9)  (945 233)  (945 233)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.input_2_4
 (37 9)  (947 233)  (947 233)  LC_4 Logic Functioning bit
 (43 9)  (953 233)  (953 233)  LC_4 Logic Functioning bit
 (25 10)  (935 234)  (935 234)  routing T_17_14.bnl_op_6 <X> T_17_14.lc_trk_g2_6
 (28 10)  (938 234)  (938 234)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 234)  (939 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 234)  (940 234)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (941 234)  (941 234)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (942 234)  (942 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (944 234)  (944 234)  routing T_17_14.lc_trk_g1_5 <X> T_17_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (946 234)  (946 234)  LC_5 Logic Functioning bit
 (38 10)  (948 234)  (948 234)  LC_5 Logic Functioning bit
 (45 10)  (955 234)  (955 234)  LC_5 Logic Functioning bit
 (22 11)  (932 235)  (932 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (935 235)  (935 235)  routing T_17_14.bnl_op_6 <X> T_17_14.lc_trk_g2_6
 (29 11)  (939 235)  (939 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (940 235)  (940 235)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_5/in_1
 (41 11)  (951 235)  (951 235)  LC_5 Logic Functioning bit
 (43 11)  (953 235)  (953 235)  LC_5 Logic Functioning bit
 (7 12)  (917 236)  (917 236)  Column buffer control bit: LH_colbuf_cntl_5

 (15 12)  (925 236)  (925 236)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g3_1
 (17 12)  (927 236)  (927 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (928 236)  (928 236)  routing T_17_14.rgt_op_1 <X> T_17_14.lc_trk_g3_1
 (21 12)  (931 236)  (931 236)  routing T_17_14.rgt_op_3 <X> T_17_14.lc_trk_g3_3
 (22 12)  (932 236)  (932 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (934 236)  (934 236)  routing T_17_14.rgt_op_3 <X> T_17_14.lc_trk_g3_3
 (25 12)  (935 236)  (935 236)  routing T_17_14.wire_logic_cluster/lc_2/out <X> T_17_14.lc_trk_g3_2
 (26 12)  (936 236)  (936 236)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (937 236)  (937 236)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (938 236)  (938 236)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (939 236)  (939 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (941 236)  (941 236)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (942 236)  (942 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (943 236)  (943 236)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (944 236)  (944 236)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (946 236)  (946 236)  LC_6 Logic Functioning bit
 (38 12)  (948 236)  (948 236)  LC_6 Logic Functioning bit
 (45 12)  (955 236)  (955 236)  LC_6 Logic Functioning bit
 (15 13)  (925 237)  (925 237)  routing T_17_14.tnr_op_0 <X> T_17_14.lc_trk_g3_0
 (17 13)  (927 237)  (927 237)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (932 237)  (932 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (936 237)  (936 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (938 237)  (938 237)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (939 237)  (939 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (941 237)  (941 237)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_6/in_3
 (40 13)  (950 237)  (950 237)  LC_6 Logic Functioning bit
 (42 13)  (952 237)  (952 237)  LC_6 Logic Functioning bit
 (7 14)  (917 238)  (917 238)  Column buffer control bit: LH_colbuf_cntl_7

 (14 14)  (924 238)  (924 238)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (25 14)  (935 238)  (935 238)  routing T_17_14.wire_logic_cluster/lc_6/out <X> T_17_14.lc_trk_g3_6
 (26 14)  (936 238)  (936 238)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (938 238)  (938 238)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (939 238)  (939 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (940 238)  (940 238)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (941 238)  (941 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (942 238)  (942 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (944 238)  (944 238)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (946 238)  (946 238)  LC_7 Logic Functioning bit
 (38 14)  (948 238)  (948 238)  LC_7 Logic Functioning bit
 (45 14)  (955 238)  (955 238)  LC_7 Logic Functioning bit
 (15 15)  (925 239)  (925 239)  routing T_17_14.rgt_op_4 <X> T_17_14.lc_trk_g3_4
 (17 15)  (927 239)  (927 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (932 239)  (932 239)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (937 239)  (937 239)  routing T_17_14.lc_trk_g1_4 <X> T_17_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (939 239)  (939 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (940 239)  (940 239)  routing T_17_14.lc_trk_g2_6 <X> T_17_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (941 239)  (941 239)  routing T_17_14.lc_trk_g1_7 <X> T_17_14.wire_logic_cluster/lc_7/in_3
 (41 15)  (951 239)  (951 239)  LC_7 Logic Functioning bit
 (43 15)  (953 239)  (953 239)  LC_7 Logic Functioning bit


LogicTile_18_14

 (28 0)  (992 224)  (992 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 224)  (993 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (994 224)  (994 224)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (996 224)  (996 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1000 224)  (1000 224)  LC_0 Logic Functioning bit
 (37 0)  (1001 224)  (1001 224)  LC_0 Logic Functioning bit
 (38 0)  (1002 224)  (1002 224)  LC_0 Logic Functioning bit
 (39 0)  (1003 224)  (1003 224)  LC_0 Logic Functioning bit
 (44 0)  (1008 224)  (1008 224)  LC_0 Logic Functioning bit
 (30 1)  (994 225)  (994 225)  routing T_18_14.lc_trk_g2_7 <X> T_18_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (996 225)  (996 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (997 225)  (997 225)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_0
 (36 1)  (1000 225)  (1000 225)  LC_0 Logic Functioning bit
 (37 1)  (1001 225)  (1001 225)  LC_0 Logic Functioning bit
 (38 1)  (1002 225)  (1002 225)  LC_0 Logic Functioning bit
 (39 1)  (1003 225)  (1003 225)  LC_0 Logic Functioning bit
 (49 1)  (1013 225)  (1013 225)  Carry_In_Mux bit 

 (51 1)  (1015 225)  (1015 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (27 2)  (991 226)  (991 226)  routing T_18_14.lc_trk_g1_1 <X> T_18_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 226)  (993 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (996 226)  (996 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 226)  (1000 226)  LC_1 Logic Functioning bit
 (37 2)  (1001 226)  (1001 226)  LC_1 Logic Functioning bit
 (38 2)  (1002 226)  (1002 226)  LC_1 Logic Functioning bit
 (39 2)  (1003 226)  (1003 226)  LC_1 Logic Functioning bit
 (44 2)  (1008 226)  (1008 226)  LC_1 Logic Functioning bit
 (32 3)  (996 227)  (996 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (997 227)  (997 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_1
 (34 3)  (998 227)  (998 227)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_1
 (36 3)  (1000 227)  (1000 227)  LC_1 Logic Functioning bit
 (37 3)  (1001 227)  (1001 227)  LC_1 Logic Functioning bit
 (38 3)  (1002 227)  (1002 227)  LC_1 Logic Functioning bit
 (39 3)  (1003 227)  (1003 227)  LC_1 Logic Functioning bit
 (15 4)  (979 228)  (979 228)  routing T_18_14.lft_op_1 <X> T_18_14.lc_trk_g1_1
 (17 4)  (981 228)  (981 228)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (982 228)  (982 228)  routing T_18_14.lft_op_1 <X> T_18_14.lc_trk_g1_1
 (21 4)  (985 228)  (985 228)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g1_3
 (22 4)  (986 228)  (986 228)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (988 228)  (988 228)  routing T_18_14.lft_op_3 <X> T_18_14.lc_trk_g1_3
 (25 4)  (989 228)  (989 228)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g1_2
 (27 4)  (991 228)  (991 228)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 228)  (993 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (996 228)  (996 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 228)  (1000 228)  LC_2 Logic Functioning bit
 (37 4)  (1001 228)  (1001 228)  LC_2 Logic Functioning bit
 (38 4)  (1002 228)  (1002 228)  LC_2 Logic Functioning bit
 (39 4)  (1003 228)  (1003 228)  LC_2 Logic Functioning bit
 (44 4)  (1008 228)  (1008 228)  LC_2 Logic Functioning bit
 (22 5)  (986 229)  (986 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (988 229)  (988 229)  routing T_18_14.lft_op_2 <X> T_18_14.lc_trk_g1_2
 (30 5)  (994 229)  (994 229)  routing T_18_14.lc_trk_g1_2 <X> T_18_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (996 229)  (996 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (997 229)  (997 229)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_2
 (36 5)  (1000 229)  (1000 229)  LC_2 Logic Functioning bit
 (37 5)  (1001 229)  (1001 229)  LC_2 Logic Functioning bit
 (38 5)  (1002 229)  (1002 229)  LC_2 Logic Functioning bit
 (39 5)  (1003 229)  (1003 229)  LC_2 Logic Functioning bit
 (14 6)  (978 230)  (978 230)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (27 6)  (991 230)  (991 230)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 230)  (993 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 230)  (996 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 230)  (1000 230)  LC_3 Logic Functioning bit
 (37 6)  (1001 230)  (1001 230)  LC_3 Logic Functioning bit
 (38 6)  (1002 230)  (1002 230)  LC_3 Logic Functioning bit
 (39 6)  (1003 230)  (1003 230)  LC_3 Logic Functioning bit
 (44 6)  (1008 230)  (1008 230)  LC_3 Logic Functioning bit
 (15 7)  (979 231)  (979 231)  routing T_18_14.lft_op_4 <X> T_18_14.lc_trk_g1_4
 (17 7)  (981 231)  (981 231)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (30 7)  (994 231)  (994 231)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (996 231)  (996 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (997 231)  (997 231)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_3
 (34 7)  (998 231)  (998 231)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_3
 (36 7)  (1000 231)  (1000 231)  LC_3 Logic Functioning bit
 (37 7)  (1001 231)  (1001 231)  LC_3 Logic Functioning bit
 (38 7)  (1002 231)  (1002 231)  LC_3 Logic Functioning bit
 (39 7)  (1003 231)  (1003 231)  LC_3 Logic Functioning bit
 (27 8)  (991 232)  (991 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 232)  (993 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (994 232)  (994 232)  routing T_18_14.lc_trk_g1_4 <X> T_18_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (996 232)  (996 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1000 232)  (1000 232)  LC_4 Logic Functioning bit
 (37 8)  (1001 232)  (1001 232)  LC_4 Logic Functioning bit
 (38 8)  (1002 232)  (1002 232)  LC_4 Logic Functioning bit
 (39 8)  (1003 232)  (1003 232)  LC_4 Logic Functioning bit
 (44 8)  (1008 232)  (1008 232)  LC_4 Logic Functioning bit
 (16 9)  (980 233)  (980 233)  routing T_18_14.sp12_v_b_8 <X> T_18_14.lc_trk_g2_0
 (17 9)  (981 233)  (981 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (32 9)  (996 233)  (996 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (997 233)  (997 233)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_4
 (36 9)  (1000 233)  (1000 233)  LC_4 Logic Functioning bit
 (37 9)  (1001 233)  (1001 233)  LC_4 Logic Functioning bit
 (38 9)  (1002 233)  (1002 233)  LC_4 Logic Functioning bit
 (39 9)  (1003 233)  (1003 233)  LC_4 Logic Functioning bit
 (22 10)  (986 234)  (986 234)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (987 234)  (987 234)  routing T_18_14.sp4_v_b_47 <X> T_18_14.lc_trk_g2_7
 (24 10)  (988 234)  (988 234)  routing T_18_14.sp4_v_b_47 <X> T_18_14.lc_trk_g2_7
 (27 10)  (991 234)  (991 234)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (992 234)  (992 234)  routing T_18_14.lc_trk_g3_1 <X> T_18_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 234)  (993 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (996 234)  (996 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 234)  (1000 234)  LC_5 Logic Functioning bit
 (37 10)  (1001 234)  (1001 234)  LC_5 Logic Functioning bit
 (38 10)  (1002 234)  (1002 234)  LC_5 Logic Functioning bit
 (39 10)  (1003 234)  (1003 234)  LC_5 Logic Functioning bit
 (44 10)  (1008 234)  (1008 234)  LC_5 Logic Functioning bit
 (32 11)  (996 235)  (996 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (997 235)  (997 235)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_5
 (34 11)  (998 235)  (998 235)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_5
 (36 11)  (1000 235)  (1000 235)  LC_5 Logic Functioning bit
 (37 11)  (1001 235)  (1001 235)  LC_5 Logic Functioning bit
 (38 11)  (1002 235)  (1002 235)  LC_5 Logic Functioning bit
 (39 11)  (1003 235)  (1003 235)  LC_5 Logic Functioning bit
 (15 12)  (979 236)  (979 236)  routing T_18_14.tnl_op_1 <X> T_18_14.lc_trk_g3_1
 (17 12)  (981 236)  (981 236)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (986 236)  (986 236)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (988 236)  (988 236)  routing T_18_14.tnl_op_3 <X> T_18_14.lc_trk_g3_3
 (27 12)  (991 236)  (991 236)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (992 236)  (992 236)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (993 236)  (993 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (996 236)  (996 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 236)  (1000 236)  LC_6 Logic Functioning bit
 (37 12)  (1001 236)  (1001 236)  LC_6 Logic Functioning bit
 (38 12)  (1002 236)  (1002 236)  LC_6 Logic Functioning bit
 (39 12)  (1003 236)  (1003 236)  LC_6 Logic Functioning bit
 (44 12)  (1008 236)  (1008 236)  LC_6 Logic Functioning bit
 (16 13)  (980 237)  (980 237)  routing T_18_14.sp12_v_b_8 <X> T_18_14.lc_trk_g3_0
 (17 13)  (981 237)  (981 237)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (982 237)  (982 237)  routing T_18_14.tnl_op_1 <X> T_18_14.lc_trk_g3_1
 (21 13)  (985 237)  (985 237)  routing T_18_14.tnl_op_3 <X> T_18_14.lc_trk_g3_3
 (22 13)  (986 237)  (986 237)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (988 237)  (988 237)  routing T_18_14.tnl_op_2 <X> T_18_14.lc_trk_g3_2
 (25 13)  (989 237)  (989 237)  routing T_18_14.tnl_op_2 <X> T_18_14.lc_trk_g3_2
 (30 13)  (994 237)  (994 237)  routing T_18_14.lc_trk_g3_2 <X> T_18_14.wire_logic_cluster/lc_6/in_1
 (32 13)  (996 237)  (996 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (997 237)  (997 237)  routing T_18_14.lc_trk_g2_0 <X> T_18_14.input_2_6
 (36 13)  (1000 237)  (1000 237)  LC_6 Logic Functioning bit
 (37 13)  (1001 237)  (1001 237)  LC_6 Logic Functioning bit
 (38 13)  (1002 237)  (1002 237)  LC_6 Logic Functioning bit
 (39 13)  (1003 237)  (1003 237)  LC_6 Logic Functioning bit
 (27 14)  (991 238)  (991 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (992 238)  (992 238)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (993 238)  (993 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (996 238)  (996 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 238)  (1000 238)  LC_7 Logic Functioning bit
 (37 14)  (1001 238)  (1001 238)  LC_7 Logic Functioning bit
 (38 14)  (1002 238)  (1002 238)  LC_7 Logic Functioning bit
 (39 14)  (1003 238)  (1003 238)  LC_7 Logic Functioning bit
 (44 14)  (1008 238)  (1008 238)  LC_7 Logic Functioning bit
 (30 15)  (994 239)  (994 239)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (32 15)  (996 239)  (996 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (997 239)  (997 239)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_7
 (34 15)  (998 239)  (998 239)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.input_2_7
 (36 15)  (1000 239)  (1000 239)  LC_7 Logic Functioning bit
 (37 15)  (1001 239)  (1001 239)  LC_7 Logic Functioning bit
 (38 15)  (1002 239)  (1002 239)  LC_7 Logic Functioning bit
 (39 15)  (1003 239)  (1003 239)  LC_7 Logic Functioning bit


RAM_Tile_19_14



LogicTile_20_14



LogicTile_21_14



LogicTile_22_14



LogicTile_23_14



LogicTile_24_14



IpCon_Tile_25_14



LogicTile_9_13

 (3 4)  (477 212)  (477 212)  routing T_9_13.sp12_v_b_0 <X> T_9_13.sp12_h_r_0
 (3 5)  (477 213)  (477 213)  routing T_9_13.sp12_v_b_0 <X> T_9_13.sp12_h_r_0


LogicTile_11_13

 (19 15)  (601 223)  (601 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_13

 (2 0)  (696 208)  (696 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (31 0)  (725 208)  (725 208)  routing T_13_13.lc_trk_g0_5 <X> T_13_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (726 208)  (726 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (730 208)  (730 208)  LC_0 Logic Functioning bit
 (37 0)  (731 208)  (731 208)  LC_0 Logic Functioning bit
 (38 0)  (732 208)  (732 208)  LC_0 Logic Functioning bit
 (39 0)  (733 208)  (733 208)  LC_0 Logic Functioning bit
 (45 0)  (739 208)  (739 208)  LC_0 Logic Functioning bit
 (36 1)  (730 209)  (730 209)  LC_0 Logic Functioning bit
 (37 1)  (731 209)  (731 209)  LC_0 Logic Functioning bit
 (38 1)  (732 209)  (732 209)  LC_0 Logic Functioning bit
 (39 1)  (733 209)  (733 209)  LC_0 Logic Functioning bit
 (0 2)  (694 210)  (694 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (695 210)  (695 210)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (696 210)  (696 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (15 2)  (709 210)  (709 210)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g0_5
 (16 2)  (710 210)  (710 210)  routing T_13_13.sp4_v_b_21 <X> T_13_13.lc_trk_g0_5
 (17 2)  (711 210)  (711 210)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (25 2)  (719 210)  (719 210)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (31 2)  (725 210)  (725 210)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (726 210)  (726 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (730 210)  (730 210)  LC_1 Logic Functioning bit
 (37 2)  (731 210)  (731 210)  LC_1 Logic Functioning bit
 (38 2)  (732 210)  (732 210)  LC_1 Logic Functioning bit
 (39 2)  (733 210)  (733 210)  LC_1 Logic Functioning bit
 (45 2)  (739 210)  (739 210)  LC_1 Logic Functioning bit
 (0 3)  (694 211)  (694 211)  routing T_13_13.glb_netwk_7 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (22 3)  (716 211)  (716 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (717 211)  (717 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (25 3)  (719 211)  (719 211)  routing T_13_13.sp4_v_t_3 <X> T_13_13.lc_trk_g0_6
 (31 3)  (725 211)  (725 211)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (730 211)  (730 211)  LC_1 Logic Functioning bit
 (37 3)  (731 211)  (731 211)  LC_1 Logic Functioning bit
 (38 3)  (732 211)  (732 211)  LC_1 Logic Functioning bit
 (39 3)  (733 211)  (733 211)  LC_1 Logic Functioning bit
 (1 4)  (695 212)  (695 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (716 212)  (716 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (717 212)  (717 212)  routing T_13_13.sp4_v_b_19 <X> T_13_13.lc_trk_g1_3
 (24 4)  (718 212)  (718 212)  routing T_13_13.sp4_v_b_19 <X> T_13_13.lc_trk_g1_3
 (32 4)  (726 212)  (726 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (727 212)  (727 212)  routing T_13_13.lc_trk_g2_1 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (730 212)  (730 212)  LC_2 Logic Functioning bit
 (37 4)  (731 212)  (731 212)  LC_2 Logic Functioning bit
 (38 4)  (732 212)  (732 212)  LC_2 Logic Functioning bit
 (39 4)  (733 212)  (733 212)  LC_2 Logic Functioning bit
 (45 4)  (739 212)  (739 212)  LC_2 Logic Functioning bit
 (0 5)  (694 213)  (694 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (695 213)  (695 213)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (15 5)  (709 213)  (709 213)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g1_0
 (16 5)  (710 213)  (710 213)  routing T_13_13.sp4_v_t_5 <X> T_13_13.lc_trk_g1_0
 (17 5)  (711 213)  (711 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (36 5)  (730 213)  (730 213)  LC_2 Logic Functioning bit
 (37 5)  (731 213)  (731 213)  LC_2 Logic Functioning bit
 (38 5)  (732 213)  (732 213)  LC_2 Logic Functioning bit
 (39 5)  (733 213)  (733 213)  LC_2 Logic Functioning bit
 (19 6)  (713 214)  (713 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (21 6)  (715 214)  (715 214)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (22 6)  (716 214)  (716 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (717 214)  (717 214)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (32 6)  (726 214)  (726 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (727 214)  (727 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (728 214)  (728 214)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (730 214)  (730 214)  LC_3 Logic Functioning bit
 (37 6)  (731 214)  (731 214)  LC_3 Logic Functioning bit
 (38 6)  (732 214)  (732 214)  LC_3 Logic Functioning bit
 (39 6)  (733 214)  (733 214)  LC_3 Logic Functioning bit
 (45 6)  (739 214)  (739 214)  LC_3 Logic Functioning bit
 (15 7)  (709 215)  (709 215)  routing T_13_13.sp4_v_t_9 <X> T_13_13.lc_trk_g1_4
 (16 7)  (710 215)  (710 215)  routing T_13_13.sp4_v_t_9 <X> T_13_13.lc_trk_g1_4
 (17 7)  (711 215)  (711 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (715 215)  (715 215)  routing T_13_13.sp4_v_b_15 <X> T_13_13.lc_trk_g1_7
 (36 7)  (730 215)  (730 215)  LC_3 Logic Functioning bit
 (37 7)  (731 215)  (731 215)  LC_3 Logic Functioning bit
 (38 7)  (732 215)  (732 215)  LC_3 Logic Functioning bit
 (39 7)  (733 215)  (733 215)  LC_3 Logic Functioning bit
 (51 7)  (745 215)  (745 215)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (5 8)  (699 216)  (699 216)  routing T_13_13.sp4_v_t_43 <X> T_13_13.sp4_h_r_6
 (15 8)  (709 216)  (709 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (16 8)  (710 216)  (710 216)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (17 8)  (711 216)  (711 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (32 8)  (726 216)  (726 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (728 216)  (728 216)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (730 216)  (730 216)  LC_4 Logic Functioning bit
 (37 8)  (731 216)  (731 216)  LC_4 Logic Functioning bit
 (38 8)  (732 216)  (732 216)  LC_4 Logic Functioning bit
 (39 8)  (733 216)  (733 216)  LC_4 Logic Functioning bit
 (45 8)  (739 216)  (739 216)  LC_4 Logic Functioning bit
 (51 8)  (745 216)  (745 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (712 217)  (712 217)  routing T_13_13.sp4_h_r_25 <X> T_13_13.lc_trk_g2_1
 (36 9)  (730 217)  (730 217)  LC_4 Logic Functioning bit
 (37 9)  (731 217)  (731 217)  LC_4 Logic Functioning bit
 (38 9)  (732 217)  (732 217)  LC_4 Logic Functioning bit
 (39 9)  (733 217)  (733 217)  LC_4 Logic Functioning bit
 (8 10)  (702 218)  (702 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (9 10)  (703 218)  (703 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (10 10)  (704 218)  (704 218)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_l_42
 (31 10)  (725 218)  (725 218)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (726 218)  (726 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (728 218)  (728 218)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (730 218)  (730 218)  LC_5 Logic Functioning bit
 (37 10)  (731 218)  (731 218)  LC_5 Logic Functioning bit
 (38 10)  (732 218)  (732 218)  LC_5 Logic Functioning bit
 (39 10)  (733 218)  (733 218)  LC_5 Logic Functioning bit
 (45 10)  (739 218)  (739 218)  LC_5 Logic Functioning bit
 (51 10)  (745 218)  (745 218)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (31 11)  (725 219)  (725 219)  routing T_13_13.lc_trk_g1_7 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (730 219)  (730 219)  LC_5 Logic Functioning bit
 (37 11)  (731 219)  (731 219)  LC_5 Logic Functioning bit
 (38 11)  (732 219)  (732 219)  LC_5 Logic Functioning bit
 (39 11)  (733 219)  (733 219)  LC_5 Logic Functioning bit
 (9 12)  (703 220)  (703 220)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_h_r_10
 (10 12)  (704 220)  (704 220)  routing T_13_13.sp4_h_l_42 <X> T_13_13.sp4_h_r_10
 (15 12)  (709 220)  (709 220)  routing T_13_13.sp4_h_r_33 <X> T_13_13.lc_trk_g3_1
 (16 12)  (710 220)  (710 220)  routing T_13_13.sp4_h_r_33 <X> T_13_13.lc_trk_g3_1
 (17 12)  (711 220)  (711 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (712 220)  (712 220)  routing T_13_13.sp4_h_r_33 <X> T_13_13.lc_trk_g3_1
 (21 12)  (715 220)  (715 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (22 12)  (716 220)  (716 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (717 220)  (717 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (24 12)  (718 220)  (718 220)  routing T_13_13.sp4_h_r_35 <X> T_13_13.lc_trk_g3_3
 (31 12)  (725 220)  (725 220)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (726 220)  (726 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (728 220)  (728 220)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (730 220)  (730 220)  LC_6 Logic Functioning bit
 (37 12)  (731 220)  (731 220)  LC_6 Logic Functioning bit
 (38 12)  (732 220)  (732 220)  LC_6 Logic Functioning bit
 (39 12)  (733 220)  (733 220)  LC_6 Logic Functioning bit
 (45 12)  (739 220)  (739 220)  LC_6 Logic Functioning bit
 (51 12)  (745 220)  (745 220)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (36 13)  (730 221)  (730 221)  LC_6 Logic Functioning bit
 (37 13)  (731 221)  (731 221)  LC_6 Logic Functioning bit
 (38 13)  (732 221)  (732 221)  LC_6 Logic Functioning bit
 (39 13)  (733 221)  (733 221)  LC_6 Logic Functioning bit
 (32 14)  (726 222)  (726 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (727 222)  (727 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (728 222)  (728 222)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (730 222)  (730 222)  LC_7 Logic Functioning bit
 (37 14)  (731 222)  (731 222)  LC_7 Logic Functioning bit
 (38 14)  (732 222)  (732 222)  LC_7 Logic Functioning bit
 (39 14)  (733 222)  (733 222)  LC_7 Logic Functioning bit
 (45 14)  (739 222)  (739 222)  LC_7 Logic Functioning bit
 (31 15)  (725 223)  (725 223)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (730 223)  (730 223)  LC_7 Logic Functioning bit
 (37 15)  (731 223)  (731 223)  LC_7 Logic Functioning bit
 (38 15)  (732 223)  (732 223)  LC_7 Logic Functioning bit
 (39 15)  (733 223)  (733 223)  LC_7 Logic Functioning bit


LogicTile_14_13

 (32 0)  (780 208)  (780 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (781 208)  (781 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (782 208)  (782 208)  routing T_14_13.lc_trk_g3_0 <X> T_14_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (784 208)  (784 208)  LC_0 Logic Functioning bit
 (37 0)  (785 208)  (785 208)  LC_0 Logic Functioning bit
 (38 0)  (786 208)  (786 208)  LC_0 Logic Functioning bit
 (39 0)  (787 208)  (787 208)  LC_0 Logic Functioning bit
 (45 0)  (793 208)  (793 208)  LC_0 Logic Functioning bit
 (36 1)  (784 209)  (784 209)  LC_0 Logic Functioning bit
 (37 1)  (785 209)  (785 209)  LC_0 Logic Functioning bit
 (38 1)  (786 209)  (786 209)  LC_0 Logic Functioning bit
 (39 1)  (787 209)  (787 209)  LC_0 Logic Functioning bit
 (53 1)  (801 209)  (801 209)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (748 210)  (748 210)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (749 210)  (749 210)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (750 210)  (750 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (32 2)  (780 210)  (780 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (781 210)  (781 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (782 210)  (782 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (784 210)  (784 210)  LC_1 Logic Functioning bit
 (37 2)  (785 210)  (785 210)  LC_1 Logic Functioning bit
 (38 2)  (786 210)  (786 210)  LC_1 Logic Functioning bit
 (39 2)  (787 210)  (787 210)  LC_1 Logic Functioning bit
 (45 2)  (793 210)  (793 210)  LC_1 Logic Functioning bit
 (0 3)  (748 211)  (748 211)  routing T_14_13.glb_netwk_7 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (36 3)  (784 211)  (784 211)  LC_1 Logic Functioning bit
 (37 3)  (785 211)  (785 211)  LC_1 Logic Functioning bit
 (38 3)  (786 211)  (786 211)  LC_1 Logic Functioning bit
 (39 3)  (787 211)  (787 211)  LC_1 Logic Functioning bit
 (53 3)  (801 211)  (801 211)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (749 212)  (749 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (769 212)  (769 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (22 4)  (770 212)  (770 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (771 212)  (771 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (24 4)  (772 212)  (772 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (0 5)  (748 213)  (748 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (1 5)  (749 213)  (749 213)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (19 5)  (767 213)  (767 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (21 5)  (769 213)  (769 213)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (11 6)  (759 214)  (759 214)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_40
 (13 6)  (761 214)  (761 214)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_40
 (5 7)  (753 215)  (753 215)  routing T_14_13.sp4_h_l_38 <X> T_14_13.sp4_v_t_38
 (12 7)  (760 215)  (760 215)  routing T_14_13.sp4_h_r_11 <X> T_14_13.sp4_v_t_40
 (15 12)  (763 220)  (763 220)  routing T_14_13.tnr_op_1 <X> T_14_13.lc_trk_g3_1
 (17 12)  (765 220)  (765 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (15 13)  (763 221)  (763 221)  routing T_14_13.tnr_op_0 <X> T_14_13.lc_trk_g3_0
 (17 13)  (765 221)  (765 221)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 14)  (770 222)  (770 222)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (772 222)  (772 222)  routing T_14_13.tnr_op_7 <X> T_14_13.lc_trk_g3_7
 (31 14)  (779 222)  (779 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (780 222)  (780 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (781 222)  (781 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (782 222)  (782 222)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (784 222)  (784 222)  LC_7 Logic Functioning bit
 (37 14)  (785 222)  (785 222)  LC_7 Logic Functioning bit
 (38 14)  (786 222)  (786 222)  LC_7 Logic Functioning bit
 (39 14)  (787 222)  (787 222)  LC_7 Logic Functioning bit
 (45 14)  (793 222)  (793 222)  LC_7 Logic Functioning bit
 (31 15)  (779 223)  (779 223)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (784 223)  (784 223)  LC_7 Logic Functioning bit
 (37 15)  (785 223)  (785 223)  LC_7 Logic Functioning bit
 (38 15)  (786 223)  (786 223)  LC_7 Logic Functioning bit
 (39 15)  (787 223)  (787 223)  LC_7 Logic Functioning bit
 (51 15)  (799 223)  (799 223)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_13

 (32 0)  (834 208)  (834 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (836 208)  (836 208)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (838 208)  (838 208)  LC_0 Logic Functioning bit
 (37 0)  (839 208)  (839 208)  LC_0 Logic Functioning bit
 (38 0)  (840 208)  (840 208)  LC_0 Logic Functioning bit
 (39 0)  (841 208)  (841 208)  LC_0 Logic Functioning bit
 (45 0)  (847 208)  (847 208)  LC_0 Logic Functioning bit
 (36 1)  (838 209)  (838 209)  LC_0 Logic Functioning bit
 (37 1)  (839 209)  (839 209)  LC_0 Logic Functioning bit
 (38 1)  (840 209)  (840 209)  LC_0 Logic Functioning bit
 (39 1)  (841 209)  (841 209)  LC_0 Logic Functioning bit
 (0 2)  (802 210)  (802 210)  routing T_15_13.glb_netwk_7 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (1 2)  (803 210)  (803 210)  routing T_15_13.glb_netwk_7 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (804 210)  (804 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (8 2)  (810 210)  (810 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (9 2)  (811 210)  (811 210)  routing T_15_13.sp4_v_t_36 <X> T_15_13.sp4_h_l_36
 (32 2)  (834 210)  (834 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 210)  (836 210)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (838 210)  (838 210)  LC_1 Logic Functioning bit
 (37 2)  (839 210)  (839 210)  LC_1 Logic Functioning bit
 (38 2)  (840 210)  (840 210)  LC_1 Logic Functioning bit
 (39 2)  (841 210)  (841 210)  LC_1 Logic Functioning bit
 (45 2)  (847 210)  (847 210)  LC_1 Logic Functioning bit
 (0 3)  (802 211)  (802 211)  routing T_15_13.glb_netwk_7 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (36 3)  (838 211)  (838 211)  LC_1 Logic Functioning bit
 (37 3)  (839 211)  (839 211)  LC_1 Logic Functioning bit
 (38 3)  (840 211)  (840 211)  LC_1 Logic Functioning bit
 (39 3)  (841 211)  (841 211)  LC_1 Logic Functioning bit
 (0 4)  (802 212)  (802 212)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (1 4)  (803 212)  (803 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (817 212)  (817 212)  routing T_15_13.top_op_1 <X> T_15_13.lc_trk_g1_1
 (17 4)  (819 212)  (819 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (22 4)  (824 212)  (824 212)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (826 212)  (826 212)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (32 4)  (834 212)  (834 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (836 212)  (836 212)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (838 212)  (838 212)  LC_2 Logic Functioning bit
 (37 4)  (839 212)  (839 212)  LC_2 Logic Functioning bit
 (38 4)  (840 212)  (840 212)  LC_2 Logic Functioning bit
 (39 4)  (841 212)  (841 212)  LC_2 Logic Functioning bit
 (45 4)  (847 212)  (847 212)  LC_2 Logic Functioning bit
 (1 5)  (803 213)  (803 213)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_7/cen
 (14 5)  (816 213)  (816 213)  routing T_15_13.top_op_0 <X> T_15_13.lc_trk_g1_0
 (15 5)  (817 213)  (817 213)  routing T_15_13.top_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (819 213)  (819 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (820 213)  (820 213)  routing T_15_13.top_op_1 <X> T_15_13.lc_trk_g1_1
 (21 5)  (823 213)  (823 213)  routing T_15_13.top_op_3 <X> T_15_13.lc_trk_g1_3
 (22 5)  (824 213)  (824 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (826 213)  (826 213)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g1_2
 (25 5)  (827 213)  (827 213)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g1_2
 (31 5)  (833 213)  (833 213)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (36 5)  (838 213)  (838 213)  LC_2 Logic Functioning bit
 (37 5)  (839 213)  (839 213)  LC_2 Logic Functioning bit
 (38 5)  (840 213)  (840 213)  LC_2 Logic Functioning bit
 (39 5)  (841 213)  (841 213)  LC_2 Logic Functioning bit
 (15 6)  (817 214)  (817 214)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (819 214)  (819 214)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (824 214)  (824 214)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (826 214)  (826 214)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (32 6)  (834 214)  (834 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 214)  (836 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (838 214)  (838 214)  LC_3 Logic Functioning bit
 (37 6)  (839 214)  (839 214)  LC_3 Logic Functioning bit
 (38 6)  (840 214)  (840 214)  LC_3 Logic Functioning bit
 (39 6)  (841 214)  (841 214)  LC_3 Logic Functioning bit
 (45 6)  (847 214)  (847 214)  LC_3 Logic Functioning bit
 (46 6)  (848 214)  (848 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (816 215)  (816 215)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g1_4
 (15 7)  (817 215)  (817 215)  routing T_15_13.top_op_4 <X> T_15_13.lc_trk_g1_4
 (17 7)  (819 215)  (819 215)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (820 215)  (820 215)  routing T_15_13.top_op_5 <X> T_15_13.lc_trk_g1_5
 (21 7)  (823 215)  (823 215)  routing T_15_13.top_op_7 <X> T_15_13.lc_trk_g1_7
 (22 7)  (824 215)  (824 215)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (826 215)  (826 215)  routing T_15_13.top_op_6 <X> T_15_13.lc_trk_g1_6
 (25 7)  (827 215)  (827 215)  routing T_15_13.top_op_6 <X> T_15_13.lc_trk_g1_6
 (31 7)  (833 215)  (833 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (838 215)  (838 215)  LC_3 Logic Functioning bit
 (37 7)  (839 215)  (839 215)  LC_3 Logic Functioning bit
 (38 7)  (840 215)  (840 215)  LC_3 Logic Functioning bit
 (39 7)  (841 215)  (841 215)  LC_3 Logic Functioning bit
 (25 8)  (827 216)  (827 216)  routing T_15_13.sp4_h_r_34 <X> T_15_13.lc_trk_g2_2
 (31 8)  (833 216)  (833 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 216)  (834 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (836 216)  (836 216)  routing T_15_13.lc_trk_g1_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (838 216)  (838 216)  LC_4 Logic Functioning bit
 (37 8)  (839 216)  (839 216)  LC_4 Logic Functioning bit
 (38 8)  (840 216)  (840 216)  LC_4 Logic Functioning bit
 (39 8)  (841 216)  (841 216)  LC_4 Logic Functioning bit
 (45 8)  (847 216)  (847 216)  LC_4 Logic Functioning bit
 (22 9)  (824 217)  (824 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (825 217)  (825 217)  routing T_15_13.sp4_h_r_34 <X> T_15_13.lc_trk_g2_2
 (24 9)  (826 217)  (826 217)  routing T_15_13.sp4_h_r_34 <X> T_15_13.lc_trk_g2_2
 (36 9)  (838 217)  (838 217)  LC_4 Logic Functioning bit
 (37 9)  (839 217)  (839 217)  LC_4 Logic Functioning bit
 (38 9)  (840 217)  (840 217)  LC_4 Logic Functioning bit
 (39 9)  (841 217)  (841 217)  LC_4 Logic Functioning bit
 (51 9)  (853 217)  (853 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (31 10)  (833 218)  (833 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 218)  (834 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 218)  (836 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (838 218)  (838 218)  LC_5 Logic Functioning bit
 (37 10)  (839 218)  (839 218)  LC_5 Logic Functioning bit
 (38 10)  (840 218)  (840 218)  LC_5 Logic Functioning bit
 (39 10)  (841 218)  (841 218)  LC_5 Logic Functioning bit
 (45 10)  (847 218)  (847 218)  LC_5 Logic Functioning bit
 (36 11)  (838 219)  (838 219)  LC_5 Logic Functioning bit
 (37 11)  (839 219)  (839 219)  LC_5 Logic Functioning bit
 (38 11)  (840 219)  (840 219)  LC_5 Logic Functioning bit
 (39 11)  (841 219)  (841 219)  LC_5 Logic Functioning bit
 (51 11)  (853 219)  (853 219)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (31 12)  (833 220)  (833 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 220)  (834 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 220)  (836 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 220)  (838 220)  LC_6 Logic Functioning bit
 (37 12)  (839 220)  (839 220)  LC_6 Logic Functioning bit
 (38 12)  (840 220)  (840 220)  LC_6 Logic Functioning bit
 (39 12)  (841 220)  (841 220)  LC_6 Logic Functioning bit
 (45 12)  (847 220)  (847 220)  LC_6 Logic Functioning bit
 (31 13)  (833 221)  (833 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (838 221)  (838 221)  LC_6 Logic Functioning bit
 (37 13)  (839 221)  (839 221)  LC_6 Logic Functioning bit
 (38 13)  (840 221)  (840 221)  LC_6 Logic Functioning bit
 (39 13)  (841 221)  (841 221)  LC_6 Logic Functioning bit
 (51 13)  (853 221)  (853 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (5 14)  (807 222)  (807 222)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_l_44
 (12 14)  (814 222)  (814 222)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_h_l_46
 (31 14)  (833 222)  (833 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (834 222)  (834 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 222)  (836 222)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (838 222)  (838 222)  LC_7 Logic Functioning bit
 (37 14)  (839 222)  (839 222)  LC_7 Logic Functioning bit
 (38 14)  (840 222)  (840 222)  LC_7 Logic Functioning bit
 (39 14)  (841 222)  (841 222)  LC_7 Logic Functioning bit
 (45 14)  (847 222)  (847 222)  LC_7 Logic Functioning bit
 (4 15)  (806 223)  (806 223)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_l_44
 (6 15)  (808 223)  (808 223)  routing T_15_13.sp4_v_t_38 <X> T_15_13.sp4_h_l_44
 (11 15)  (813 223)  (813 223)  routing T_15_13.sp4_v_t_46 <X> T_15_13.sp4_h_l_46
 (31 15)  (833 223)  (833 223)  routing T_15_13.lc_trk_g1_7 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 15)  (838 223)  (838 223)  LC_7 Logic Functioning bit
 (37 15)  (839 223)  (839 223)  LC_7 Logic Functioning bit
 (38 15)  (840 223)  (840 223)  LC_7 Logic Functioning bit
 (39 15)  (841 223)  (841 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (5 0)  (861 208)  (861 208)  routing T_16_13.sp4_v_t_37 <X> T_16_13.sp4_h_r_0
 (22 2)  (878 210)  (878 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (880 210)  (880 210)  routing T_16_13.top_op_7 <X> T_16_13.lc_trk_g0_7
 (21 3)  (877 211)  (877 211)  routing T_16_13.top_op_7 <X> T_16_13.lc_trk_g0_7
 (22 6)  (878 214)  (878 214)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (879 214)  (879 214)  routing T_16_13.sp12_h_l_12 <X> T_16_13.lc_trk_g1_7
 (12 7)  (868 215)  (868 215)  routing T_16_13.sp4_h_l_40 <X> T_16_13.sp4_v_t_40
 (26 12)  (882 220)  (882 220)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (31 12)  (887 220)  (887 220)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (888 220)  (888 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (892 220)  (892 220)  LC_6 Logic Functioning bit
 (38 12)  (894 220)  (894 220)  LC_6 Logic Functioning bit
 (40 12)  (896 220)  (896 220)  LC_6 Logic Functioning bit
 (41 12)  (897 220)  (897 220)  LC_6 Logic Functioning bit
 (42 12)  (898 220)  (898 220)  LC_6 Logic Functioning bit
 (43 12)  (899 220)  (899 220)  LC_6 Logic Functioning bit
 (52 12)  (908 220)  (908 220)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (882 221)  (882 221)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (27 13)  (883 221)  (883 221)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (885 221)  (885 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (887 221)  (887 221)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_6/in_3
 (37 13)  (893 221)  (893 221)  LC_6 Logic Functioning bit
 (39 13)  (895 221)  (895 221)  LC_6 Logic Functioning bit
 (40 13)  (896 221)  (896 221)  LC_6 Logic Functioning bit
 (41 13)  (897 221)  (897 221)  LC_6 Logic Functioning bit
 (42 13)  (898 221)  (898 221)  LC_6 Logic Functioning bit
 (43 13)  (899 221)  (899 221)  LC_6 Logic Functioning bit
 (51 13)  (907 221)  (907 221)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (909 221)  (909 221)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_17_13

 (27 0)  (937 208)  (937 208)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (939 208)  (939 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (940 208)  (940 208)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (942 208)  (942 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (944 208)  (944 208)  routing T_17_13.lc_trk_g1_0 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (41 0)  (951 208)  (951 208)  LC_0 Logic Functioning bit
 (43 0)  (953 208)  (953 208)  LC_0 Logic Functioning bit
 (45 0)  (955 208)  (955 208)  LC_0 Logic Functioning bit
 (30 1)  (940 209)  (940 209)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (41 1)  (951 209)  (951 209)  LC_0 Logic Functioning bit
 (43 1)  (953 209)  (953 209)  LC_0 Logic Functioning bit
 (51 1)  (961 209)  (961 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (910 210)  (910 210)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (1 2)  (911 210)  (911 210)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (912 210)  (912 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_logic_cluster/lc_7/clk
 (6 2)  (916 210)  (916 210)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_37
 (14 2)  (924 210)  (924 210)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g0_4
 (26 2)  (936 210)  (936 210)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (937 210)  (937 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (938 210)  (938 210)  routing T_17_13.lc_trk_g3_1 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (939 210)  (939 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (942 210)  (942 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (943 210)  (943 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (944 210)  (944 210)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (945 210)  (945 210)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_1
 (36 2)  (946 210)  (946 210)  LC_1 Logic Functioning bit
 (37 2)  (947 210)  (947 210)  LC_1 Logic Functioning bit
 (38 2)  (948 210)  (948 210)  LC_1 Logic Functioning bit
 (39 2)  (949 210)  (949 210)  LC_1 Logic Functioning bit
 (40 2)  (950 210)  (950 210)  LC_1 Logic Functioning bit
 (41 2)  (951 210)  (951 210)  LC_1 Logic Functioning bit
 (42 2)  (952 210)  (952 210)  LC_1 Logic Functioning bit
 (43 2)  (953 210)  (953 210)  LC_1 Logic Functioning bit
 (45 2)  (955 210)  (955 210)  LC_1 Logic Functioning bit
 (0 3)  (910 211)  (910 211)  routing T_17_13.glb_netwk_7 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (5 3)  (915 211)  (915 211)  routing T_17_13.sp4_v_b_9 <X> T_17_13.sp4_v_t_37
 (17 3)  (927 211)  (927 211)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (936 211)  (936 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (937 211)  (937 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (938 211)  (938 211)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (939 211)  (939 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (941 211)  (941 211)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (942 211)  (942 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (944 211)  (944 211)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_1
 (35 3)  (945 211)  (945 211)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_1
 (36 3)  (946 211)  (946 211)  LC_1 Logic Functioning bit
 (37 3)  (947 211)  (947 211)  LC_1 Logic Functioning bit
 (38 3)  (948 211)  (948 211)  LC_1 Logic Functioning bit
 (39 3)  (949 211)  (949 211)  LC_1 Logic Functioning bit
 (40 3)  (950 211)  (950 211)  LC_1 Logic Functioning bit
 (41 3)  (951 211)  (951 211)  LC_1 Logic Functioning bit
 (0 4)  (910 212)  (910 212)  routing T_17_13.glb_netwk_5 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (911 212)  (911 212)  Enable bit of Mux _global_links/ce_mux => glb_netwk_5 wire_logic_cluster/lc_7/cen
 (14 4)  (924 212)  (924 212)  routing T_17_13.wire_logic_cluster/lc_0/out <X> T_17_13.lc_trk_g1_0
 (17 5)  (927 213)  (927 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (11 6)  (921 214)  (921 214)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_40
 (13 6)  (923 214)  (923 214)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_40
 (25 6)  (935 214)  (935 214)  routing T_17_13.lft_op_6 <X> T_17_13.lc_trk_g1_6
 (12 7)  (922 215)  (922 215)  routing T_17_13.sp4_h_r_11 <X> T_17_13.sp4_v_t_40
 (22 7)  (932 215)  (932 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (934 215)  (934 215)  routing T_17_13.lft_op_6 <X> T_17_13.lc_trk_g1_6
 (26 8)  (936 216)  (936 216)  routing T_17_13.lc_trk_g0_4 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (938 216)  (938 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (939 216)  (939 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (940 216)  (940 216)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (941 216)  (941 216)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (942 216)  (942 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (944 216)  (944 216)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (946 216)  (946 216)  LC_4 Logic Functioning bit
 (37 8)  (947 216)  (947 216)  LC_4 Logic Functioning bit
 (38 8)  (948 216)  (948 216)  LC_4 Logic Functioning bit
 (39 8)  (949 216)  (949 216)  LC_4 Logic Functioning bit
 (45 8)  (955 216)  (955 216)  LC_4 Logic Functioning bit
 (29 9)  (939 217)  (939 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (940 217)  (940 217)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (941 217)  (941 217)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_4/in_3
 (15 10)  (925 218)  (925 218)  routing T_17_13.rgt_op_5 <X> T_17_13.lc_trk_g2_5
 (17 10)  (927 218)  (927 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (928 218)  (928 218)  routing T_17_13.rgt_op_5 <X> T_17_13.lc_trk_g2_5
 (21 10)  (931 218)  (931 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (22 10)  (932 218)  (932 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (934 218)  (934 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (26 10)  (936 218)  (936 218)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (937 218)  (937 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (938 218)  (938 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (939 218)  (939 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (940 218)  (940 218)  routing T_17_13.lc_trk_g3_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (942 218)  (942 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (943 218)  (943 218)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (944 218)  (944 218)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (945 218)  (945 218)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_5
 (36 10)  (946 218)  (946 218)  LC_5 Logic Functioning bit
 (37 10)  (947 218)  (947 218)  LC_5 Logic Functioning bit
 (38 10)  (948 218)  (948 218)  LC_5 Logic Functioning bit
 (39 10)  (949 218)  (949 218)  LC_5 Logic Functioning bit
 (40 10)  (950 218)  (950 218)  LC_5 Logic Functioning bit
 (41 10)  (951 218)  (951 218)  LC_5 Logic Functioning bit
 (42 10)  (952 218)  (952 218)  LC_5 Logic Functioning bit
 (43 10)  (953 218)  (953 218)  LC_5 Logic Functioning bit
 (45 10)  (955 218)  (955 218)  LC_5 Logic Functioning bit
 (28 11)  (938 219)  (938 219)  routing T_17_13.lc_trk_g2_5 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (939 219)  (939 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (941 219)  (941 219)  routing T_17_13.lc_trk_g3_3 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (942 219)  (942 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (944 219)  (944 219)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_5
 (35 11)  (945 219)  (945 219)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.input_2_5
 (36 11)  (946 219)  (946 219)  LC_5 Logic Functioning bit
 (37 11)  (947 219)  (947 219)  LC_5 Logic Functioning bit
 (38 11)  (948 219)  (948 219)  LC_5 Logic Functioning bit
 (39 11)  (949 219)  (949 219)  LC_5 Logic Functioning bit
 (40 11)  (950 219)  (950 219)  LC_5 Logic Functioning bit
 (41 11)  (951 219)  (951 219)  LC_5 Logic Functioning bit
 (17 12)  (927 220)  (927 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (928 220)  (928 220)  routing T_17_13.wire_logic_cluster/lc_1/out <X> T_17_13.lc_trk_g3_1
 (22 12)  (932 220)  (932 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (933 220)  (933 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (24 12)  (934 220)  (934 220)  routing T_17_13.sp4_v_t_30 <X> T_17_13.lc_trk_g3_3
 (17 14)  (927 222)  (927 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (928 222)  (928 222)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g3_5
 (25 14)  (935 222)  (935 222)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g3_6
 (22 15)  (932 223)  (932 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (934 223)  (934 223)  routing T_17_13.rgt_op_6 <X> T_17_13.lc_trk_g3_6


LogicTile_18_13

 (15 0)  (979 208)  (979 208)  routing T_18_13.lft_op_1 <X> T_18_13.lc_trk_g0_1
 (17 0)  (981 208)  (981 208)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (982 208)  (982 208)  routing T_18_13.lft_op_1 <X> T_18_13.lc_trk_g0_1
 (27 0)  (991 208)  (991 208)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (993 208)  (993 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (1008 208)  (1008 208)  LC_0 Logic Functioning bit
 (50 1)  (1014 209)  (1014 209)  Carry_In_Mux bit 

 (14 2)  (978 210)  (978 210)  routing T_18_13.lft_op_4 <X> T_18_13.lc_trk_g0_4
 (27 2)  (991 210)  (991 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (992 210)  (992 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (993 210)  (993 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (994 210)  (994 210)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (996 210)  (996 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1000 210)  (1000 210)  LC_1 Logic Functioning bit
 (37 2)  (1001 210)  (1001 210)  LC_1 Logic Functioning bit
 (38 2)  (1002 210)  (1002 210)  LC_1 Logic Functioning bit
 (39 2)  (1003 210)  (1003 210)  LC_1 Logic Functioning bit
 (44 2)  (1008 210)  (1008 210)  LC_1 Logic Functioning bit
 (15 3)  (979 211)  (979 211)  routing T_18_13.lft_op_4 <X> T_18_13.lc_trk_g0_4
 (17 3)  (981 211)  (981 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (32 3)  (996 211)  (996 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (997 211)  (997 211)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_1
 (35 3)  (999 211)  (999 211)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_1
 (36 3)  (1000 211)  (1000 211)  LC_1 Logic Functioning bit
 (37 3)  (1001 211)  (1001 211)  LC_1 Logic Functioning bit
 (38 3)  (1002 211)  (1002 211)  LC_1 Logic Functioning bit
 (39 3)  (1003 211)  (1003 211)  LC_1 Logic Functioning bit
 (14 4)  (978 212)  (978 212)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g1_0
 (28 4)  (992 212)  (992 212)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (993 212)  (993 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (994 212)  (994 212)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (996 212)  (996 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1000 212)  (1000 212)  LC_2 Logic Functioning bit
 (37 4)  (1001 212)  (1001 212)  LC_2 Logic Functioning bit
 (38 4)  (1002 212)  (1002 212)  LC_2 Logic Functioning bit
 (39 4)  (1003 212)  (1003 212)  LC_2 Logic Functioning bit
 (44 4)  (1008 212)  (1008 212)  LC_2 Logic Functioning bit
 (15 5)  (979 213)  (979 213)  routing T_18_13.lft_op_0 <X> T_18_13.lc_trk_g1_0
 (17 5)  (981 213)  (981 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (994 213)  (994 213)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (996 213)  (996 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (997 213)  (997 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_2
 (34 5)  (998 213)  (998 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_2
 (35 5)  (999 213)  (999 213)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_2
 (36 5)  (1000 213)  (1000 213)  LC_2 Logic Functioning bit
 (37 5)  (1001 213)  (1001 213)  LC_2 Logic Functioning bit
 (38 5)  (1002 213)  (1002 213)  LC_2 Logic Functioning bit
 (39 5)  (1003 213)  (1003 213)  LC_2 Logic Functioning bit
 (51 5)  (1015 213)  (1015 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (979 214)  (979 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (17 6)  (981 214)  (981 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (982 214)  (982 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (28 6)  (992 214)  (992 214)  routing T_18_13.lc_trk_g2_0 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (993 214)  (993 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (996 214)  (996 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1000 214)  (1000 214)  LC_3 Logic Functioning bit
 (37 6)  (1001 214)  (1001 214)  LC_3 Logic Functioning bit
 (38 6)  (1002 214)  (1002 214)  LC_3 Logic Functioning bit
 (39 6)  (1003 214)  (1003 214)  LC_3 Logic Functioning bit
 (44 6)  (1008 214)  (1008 214)  LC_3 Logic Functioning bit
 (46 6)  (1010 214)  (1010 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (32 7)  (996 215)  (996 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (997 215)  (997 215)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_3
 (35 7)  (999 215)  (999 215)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_3
 (36 7)  (1000 215)  (1000 215)  LC_3 Logic Functioning bit
 (37 7)  (1001 215)  (1001 215)  LC_3 Logic Functioning bit
 (38 7)  (1002 215)  (1002 215)  LC_3 Logic Functioning bit
 (39 7)  (1003 215)  (1003 215)  LC_3 Logic Functioning bit
 (22 8)  (986 216)  (986 216)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (987 216)  (987 216)  routing T_18_13.sp12_v_b_11 <X> T_18_13.lc_trk_g2_3
 (28 8)  (992 216)  (992 216)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (993 216)  (993 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (996 216)  (996 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (999 216)  (999 216)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_4
 (36 8)  (1000 216)  (1000 216)  LC_4 Logic Functioning bit
 (37 8)  (1001 216)  (1001 216)  LC_4 Logic Functioning bit
 (38 8)  (1002 216)  (1002 216)  LC_4 Logic Functioning bit
 (39 8)  (1003 216)  (1003 216)  LC_4 Logic Functioning bit
 (44 8)  (1008 216)  (1008 216)  LC_4 Logic Functioning bit
 (14 9)  (978 217)  (978 217)  routing T_18_13.sp4_h_r_24 <X> T_18_13.lc_trk_g2_0
 (15 9)  (979 217)  (979 217)  routing T_18_13.sp4_h_r_24 <X> T_18_13.lc_trk_g2_0
 (16 9)  (980 217)  (980 217)  routing T_18_13.sp4_h_r_24 <X> T_18_13.lc_trk_g2_0
 (17 9)  (981 217)  (981 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (30 9)  (994 217)  (994 217)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (996 217)  (996 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (997 217)  (997 217)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_4
 (34 9)  (998 217)  (998 217)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_4
 (35 9)  (999 217)  (999 217)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.input_2_4
 (36 9)  (1000 217)  (1000 217)  LC_4 Logic Functioning bit
 (37 9)  (1001 217)  (1001 217)  LC_4 Logic Functioning bit
 (38 9)  (1002 217)  (1002 217)  LC_4 Logic Functioning bit
 (39 9)  (1003 217)  (1003 217)  LC_4 Logic Functioning bit
 (21 10)  (985 218)  (985 218)  routing T_18_13.sp4_v_t_26 <X> T_18_13.lc_trk_g2_7
 (22 10)  (986 218)  (986 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (987 218)  (987 218)  routing T_18_13.sp4_v_t_26 <X> T_18_13.lc_trk_g2_7
 (27 10)  (991 218)  (991 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (993 218)  (993 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (994 218)  (994 218)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (996 218)  (996 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1000 218)  (1000 218)  LC_5 Logic Functioning bit
 (37 10)  (1001 218)  (1001 218)  LC_5 Logic Functioning bit
 (38 10)  (1002 218)  (1002 218)  LC_5 Logic Functioning bit
 (39 10)  (1003 218)  (1003 218)  LC_5 Logic Functioning bit
 (44 10)  (1008 218)  (1008 218)  LC_5 Logic Functioning bit
 (21 11)  (985 219)  (985 219)  routing T_18_13.sp4_v_t_26 <X> T_18_13.lc_trk_g2_7
 (32 11)  (996 219)  (996 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (997 219)  (997 219)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_5
 (35 11)  (999 219)  (999 219)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_5
 (36 11)  (1000 219)  (1000 219)  LC_5 Logic Functioning bit
 (37 11)  (1001 219)  (1001 219)  LC_5 Logic Functioning bit
 (38 11)  (1002 219)  (1002 219)  LC_5 Logic Functioning bit
 (39 11)  (1003 219)  (1003 219)  LC_5 Logic Functioning bit
 (22 12)  (986 220)  (986 220)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (987 220)  (987 220)  routing T_18_13.sp12_v_b_11 <X> T_18_13.lc_trk_g3_3
 (29 12)  (993 220)  (993 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (996 220)  (996 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1000 220)  (1000 220)  LC_6 Logic Functioning bit
 (37 12)  (1001 220)  (1001 220)  LC_6 Logic Functioning bit
 (38 12)  (1002 220)  (1002 220)  LC_6 Logic Functioning bit
 (39 12)  (1003 220)  (1003 220)  LC_6 Logic Functioning bit
 (44 12)  (1008 220)  (1008 220)  LC_6 Logic Functioning bit
 (32 13)  (996 221)  (996 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (997 221)  (997 221)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_6
 (34 13)  (998 221)  (998 221)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_6
 (35 13)  (999 221)  (999 221)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.input_2_6
 (36 13)  (1000 221)  (1000 221)  LC_6 Logic Functioning bit
 (37 13)  (1001 221)  (1001 221)  LC_6 Logic Functioning bit
 (38 13)  (1002 221)  (1002 221)  LC_6 Logic Functioning bit
 (39 13)  (1003 221)  (1003 221)  LC_6 Logic Functioning bit
 (15 14)  (979 222)  (979 222)  routing T_18_13.tnl_op_5 <X> T_18_13.lc_trk_g3_5
 (17 14)  (981 222)  (981 222)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (986 222)  (986 222)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (988 222)  (988 222)  routing T_18_13.tnl_op_7 <X> T_18_13.lc_trk_g3_7
 (29 14)  (993 222)  (993 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (994 222)  (994 222)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (996 222)  (996 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1000 222)  (1000 222)  LC_7 Logic Functioning bit
 (37 14)  (1001 222)  (1001 222)  LC_7 Logic Functioning bit
 (38 14)  (1002 222)  (1002 222)  LC_7 Logic Functioning bit
 (39 14)  (1003 222)  (1003 222)  LC_7 Logic Functioning bit
 (44 14)  (1008 222)  (1008 222)  LC_7 Logic Functioning bit
 (18 15)  (982 223)  (982 223)  routing T_18_13.tnl_op_5 <X> T_18_13.lc_trk_g3_5
 (21 15)  (985 223)  (985 223)  routing T_18_13.tnl_op_7 <X> T_18_13.lc_trk_g3_7
 (32 15)  (996 223)  (996 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (997 223)  (997 223)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_7
 (35 15)  (999 223)  (999 223)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.input_2_7
 (36 15)  (1000 223)  (1000 223)  LC_7 Logic Functioning bit
 (37 15)  (1001 223)  (1001 223)  LC_7 Logic Functioning bit
 (38 15)  (1002 223)  (1002 223)  LC_7 Logic Functioning bit
 (39 15)  (1003 223)  (1003 223)  LC_7 Logic Functioning bit


RAM_Tile_19_12

 (6 8)  (1024 200)  (1024 200)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_v_b_6
 (11 8)  (1029 200)  (1029 200)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_v_b_8
 (5 9)  (1023 201)  (1023 201)  routing T_19_12.sp4_v_t_38 <X> T_19_12.sp4_v_b_6
 (12 9)  (1030 201)  (1030 201)  routing T_19_12.sp4_v_t_40 <X> T_19_12.sp4_v_b_8
 (4 12)  (1022 204)  (1022 204)  routing T_19_12.sp4_v_t_36 <X> T_19_12.sp4_v_b_9
 (6 12)  (1024 204)  (1024 204)  routing T_19_12.sp4_v_t_36 <X> T_19_12.sp4_v_b_9


LogicTile_20_12

 (6 4)  (1066 196)  (1066 196)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_v_b_3
 (5 5)  (1065 197)  (1065 197)  routing T_20_12.sp4_v_t_37 <X> T_20_12.sp4_v_b_3


LogicTile_13_11

 (8 1)  (702 177)  (702 177)  routing T_13_11.sp4_v_t_47 <X> T_13_11.sp4_v_b_1
 (10 1)  (704 177)  (704 177)  routing T_13_11.sp4_v_t_47 <X> T_13_11.sp4_v_b_1


LogicTile_14_11

 (17 3)  (765 179)  (765 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (1 6)  (749 182)  (749 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (14 6)  (762 182)  (762 182)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g1_4
 (25 6)  (773 182)  (773 182)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g1_6
 (1 7)  (749 183)  (749 183)  routing T_14_11.glb_netwk_4 <X> T_14_11.glb2local_0
 (17 7)  (765 183)  (765 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (770 183)  (770 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 8)  (774 184)  (774 184)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (775 184)  (775 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (777 184)  (777 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (778 184)  (778 184)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (779 184)  (779 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (780 184)  (780 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (781 184)  (781 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (782 184)  (782 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (35 8)  (783 184)  (783 184)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (37 8)  (785 184)  (785 184)  LC_4 Logic Functioning bit
 (29 9)  (777 185)  (777 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (780 185)  (780 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (781 185)  (781 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (34 9)  (782 185)  (782 185)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.input_2_4
 (38 9)  (786 185)  (786 185)  LC_4 Logic Functioning bit
 (41 9)  (789 185)  (789 185)  LC_4 Logic Functioning bit
 (43 9)  (791 185)  (791 185)  LC_4 Logic Functioning bit
 (25 10)  (773 186)  (773 186)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g2_6
 (28 10)  (776 186)  (776 186)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (777 186)  (777 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (778 186)  (778 186)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (779 186)  (779 186)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (780 186)  (780 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (781 186)  (781 186)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (782 186)  (782 186)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (785 186)  (785 186)  LC_5 Logic Functioning bit
 (38 10)  (786 186)  (786 186)  LC_5 Logic Functioning bit
 (41 10)  (789 186)  (789 186)  LC_5 Logic Functioning bit
 (43 10)  (791 186)  (791 186)  LC_5 Logic Functioning bit
 (50 10)  (798 186)  (798 186)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (770 187)  (770 187)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (778 187)  (778 187)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (37 11)  (785 187)  (785 187)  LC_5 Logic Functioning bit
 (38 11)  (786 187)  (786 187)  LC_5 Logic Functioning bit
 (41 11)  (789 187)  (789 187)  LC_5 Logic Functioning bit
 (43 11)  (791 187)  (791 187)  LC_5 Logic Functioning bit
 (26 12)  (774 188)  (774 188)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (27 12)  (775 188)  (775 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (777 188)  (777 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (778 188)  (778 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (779 188)  (779 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (780 188)  (780 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (781 188)  (781 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (34 12)  (782 188)  (782 188)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (37 12)  (785 188)  (785 188)  LC_6 Logic Functioning bit
 (50 12)  (798 188)  (798 188)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (777 189)  (777 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (778 189)  (778 189)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (36 13)  (784 189)  (784 189)  LC_6 Logic Functioning bit
 (41 13)  (789 189)  (789 189)  LC_6 Logic Functioning bit
 (43 13)  (791 189)  (791 189)  LC_6 Logic Functioning bit
 (14 14)  (762 190)  (762 190)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (15 14)  (763 190)  (763 190)  routing T_14_11.rgt_op_5 <X> T_14_11.lc_trk_g3_5
 (17 14)  (765 190)  (765 190)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (766 190)  (766 190)  routing T_14_11.rgt_op_5 <X> T_14_11.lc_trk_g3_5
 (15 15)  (763 191)  (763 191)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (765 191)  (765 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_11

 (17 0)  (819 176)  (819 176)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (820 176)  (820 176)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g0_1
 (26 0)  (828 176)  (828 176)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (831 176)  (831 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (833 176)  (833 176)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (834 176)  (834 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (836 176)  (836 176)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (837 176)  (837 176)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.input_2_0
 (36 0)  (838 176)  (838 176)  LC_0 Logic Functioning bit
 (37 0)  (839 176)  (839 176)  LC_0 Logic Functioning bit
 (38 0)  (840 176)  (840 176)  LC_0 Logic Functioning bit
 (39 0)  (841 176)  (841 176)  LC_0 Logic Functioning bit
 (41 0)  (843 176)  (843 176)  LC_0 Logic Functioning bit
 (42 0)  (844 176)  (844 176)  LC_0 Logic Functioning bit
 (43 0)  (845 176)  (845 176)  LC_0 Logic Functioning bit
 (26 1)  (828 177)  (828 177)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (831 177)  (831 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (834 177)  (834 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (836 177)  (836 177)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.input_2_0
 (36 1)  (838 177)  (838 177)  LC_0 Logic Functioning bit
 (37 1)  (839 177)  (839 177)  LC_0 Logic Functioning bit
 (38 1)  (840 177)  (840 177)  LC_0 Logic Functioning bit
 (39 1)  (841 177)  (841 177)  LC_0 Logic Functioning bit
 (40 1)  (842 177)  (842 177)  LC_0 Logic Functioning bit
 (41 1)  (843 177)  (843 177)  LC_0 Logic Functioning bit
 (42 1)  (844 177)  (844 177)  LC_0 Logic Functioning bit
 (43 1)  (845 177)  (845 177)  LC_0 Logic Functioning bit
 (17 2)  (819 178)  (819 178)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (824 178)  (824 178)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (25 2)  (827 178)  (827 178)  routing T_15_11.lft_op_6 <X> T_15_11.lc_trk_g0_6
 (28 2)  (830 178)  (830 178)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (831 178)  (831 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (832 178)  (832 178)  routing T_15_11.lc_trk_g2_4 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (834 178)  (834 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (836 178)  (836 178)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (837 178)  (837 178)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.input_2_1
 (38 2)  (840 178)  (840 178)  LC_1 Logic Functioning bit
 (15 3)  (817 179)  (817 179)  routing T_15_11.bot_op_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (819 179)  (819 179)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (824 179)  (824 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (826 179)  (826 179)  routing T_15_11.lft_op_6 <X> T_15_11.lc_trk_g0_6
 (29 3)  (831 179)  (831 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (833 179)  (833 179)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (834 179)  (834 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (837 179)  (837 179)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.input_2_1
 (38 3)  (840 179)  (840 179)  LC_1 Logic Functioning bit
 (39 3)  (841 179)  (841 179)  LC_1 Logic Functioning bit
 (40 3)  (842 179)  (842 179)  LC_1 Logic Functioning bit
 (21 4)  (823 180)  (823 180)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g1_3
 (22 4)  (824 180)  (824 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (828 180)  (828 180)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (37 4)  (839 180)  (839 180)  LC_2 Logic Functioning bit
 (42 4)  (844 180)  (844 180)  LC_2 Logic Functioning bit
 (50 4)  (852 180)  (852 180)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (828 181)  (828 181)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (831 181)  (831 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (838 181)  (838 181)  LC_2 Logic Functioning bit
 (43 5)  (845 181)  (845 181)  LC_2 Logic Functioning bit
 (14 6)  (816 182)  (816 182)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (17 6)  (819 182)  (819 182)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (820 182)  (820 182)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g1_5
 (26 6)  (828 182)  (828 182)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (831 182)  (831 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 182)  (832 182)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (833 182)  (833 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (834 182)  (834 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 182)  (836 182)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 182)  (839 182)  LC_3 Logic Functioning bit
 (38 6)  (840 182)  (840 182)  LC_3 Logic Functioning bit
 (42 6)  (844 182)  (844 182)  LC_3 Logic Functioning bit
 (43 6)  (845 182)  (845 182)  LC_3 Logic Functioning bit
 (15 7)  (817 183)  (817 183)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (819 183)  (819 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (829 183)  (829 183)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (831 183)  (831 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 183)  (832 183)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 7)  (834 183)  (834 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (838 183)  (838 183)  LC_3 Logic Functioning bit
 (37 7)  (839 183)  (839 183)  LC_3 Logic Functioning bit
 (42 7)  (844 183)  (844 183)  LC_3 Logic Functioning bit
 (43 7)  (845 183)  (845 183)  LC_3 Logic Functioning bit
 (1 8)  (803 184)  (803 184)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_5 glb2local_1
 (25 8)  (827 184)  (827 184)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g2_2
 (26 8)  (828 184)  (828 184)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (831 184)  (831 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (0 9)  (802 185)  (802 185)  routing T_15_11.glb_netwk_5 <X> T_15_11.glb2local_1
 (1 9)  (803 185)  (803 185)  routing T_15_11.glb_netwk_5 <X> T_15_11.glb2local_1
 (22 9)  (824 185)  (824 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (831 185)  (831 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (839 185)  (839 185)  LC_4 Logic Functioning bit
 (39 9)  (841 185)  (841 185)  LC_4 Logic Functioning bit
 (40 9)  (842 185)  (842 185)  LC_4 Logic Functioning bit
 (42 9)  (844 185)  (844 185)  LC_4 Logic Functioning bit
 (14 10)  (816 186)  (816 186)  routing T_15_11.wire_logic_cluster/lc_4/out <X> T_15_11.lc_trk_g2_4
 (26 10)  (828 186)  (828 186)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (31 10)  (833 186)  (833 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (834 186)  (834 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (836 186)  (836 186)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (39 10)  (841 186)  (841 186)  LC_5 Logic Functioning bit
 (42 10)  (844 186)  (844 186)  LC_5 Logic Functioning bit
 (50 10)  (852 186)  (852 186)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (819 187)  (819 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (828 187)  (828 187)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (831 187)  (831 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (38 11)  (840 187)  (840 187)  LC_5 Logic Functioning bit
 (43 11)  (845 187)  (845 187)  LC_5 Logic Functioning bit
 (1 12)  (803 188)  (803 188)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (29 12)  (831 188)  (831 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (832 188)  (832 188)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (833 188)  (833 188)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (834 188)  (834 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (836 188)  (836 188)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (36 12)  (838 188)  (838 188)  LC_6 Logic Functioning bit
 (38 12)  (840 188)  (840 188)  LC_6 Logic Functioning bit
 (43 12)  (845 188)  (845 188)  LC_6 Logic Functioning bit
 (50 12)  (852 188)  (852 188)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (803 189)  (803 189)  routing T_15_11.glb_netwk_4 <X> T_15_11.glb2local_3
 (26 13)  (828 189)  (828 189)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (830 189)  (830 189)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (831 189)  (831 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (838 189)  (838 189)  LC_6 Logic Functioning bit
 (38 13)  (840 189)  (840 189)  LC_6 Logic Functioning bit
 (41 13)  (843 189)  (843 189)  LC_6 Logic Functioning bit
 (43 13)  (845 189)  (845 189)  LC_6 Logic Functioning bit


LogicTile_16_11

 (26 0)  (882 176)  (882 176)  routing T_16_11.lc_trk_g0_4 <X> T_16_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (883 176)  (883 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (884 176)  (884 176)  routing T_16_11.lc_trk_g3_0 <X> T_16_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (885 176)  (885 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (888 176)  (888 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (890 176)  (890 176)  routing T_16_11.lc_trk_g1_0 <X> T_16_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (892 176)  (892 176)  LC_0 Logic Functioning bit
 (38 0)  (894 176)  (894 176)  LC_0 Logic Functioning bit
 (29 1)  (885 177)  (885 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (892 177)  (892 177)  LC_0 Logic Functioning bit
 (37 1)  (893 177)  (893 177)  LC_0 Logic Functioning bit
 (38 1)  (894 177)  (894 177)  LC_0 Logic Functioning bit
 (39 1)  (895 177)  (895 177)  LC_0 Logic Functioning bit
 (41 1)  (897 177)  (897 177)  LC_0 Logic Functioning bit
 (43 1)  (899 177)  (899 177)  LC_0 Logic Functioning bit
 (53 1)  (909 177)  (909 177)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 3)  (873 179)  (873 179)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (14 4)  (870 180)  (870 180)  routing T_16_11.lft_op_0 <X> T_16_11.lc_trk_g1_0
 (15 5)  (871 181)  (871 181)  routing T_16_11.lft_op_0 <X> T_16_11.lc_trk_g1_0
 (17 5)  (873 181)  (873 181)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (1 6)  (857 182)  (857 182)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_5 glb2local_0
 (0 7)  (856 183)  (856 183)  routing T_16_11.glb_netwk_5 <X> T_16_11.glb2local_0
 (1 7)  (857 183)  (857 183)  routing T_16_11.glb_netwk_5 <X> T_16_11.glb2local_0
 (14 12)  (870 188)  (870 188)  routing T_16_11.wire_logic_cluster/lc_0/out <X> T_16_11.lc_trk_g3_0
 (17 13)  (873 189)  (873 189)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0


LogicTile_13_10

 (5 9)  (699 169)  (699 169)  routing T_13_10.sp4_h_r_6 <X> T_13_10.sp4_v_b_6


LogicTile_15_10

 (17 2)  (819 162)  (819 162)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (824 162)  (824 162)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (22 3)  (824 163)  (824 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (826 163)  (826 163)  routing T_15_10.top_op_6 <X> T_15_10.lc_trk_g0_6
 (25 3)  (827 163)  (827 163)  routing T_15_10.top_op_6 <X> T_15_10.lc_trk_g0_6
 (21 4)  (823 164)  (823 164)  routing T_15_10.wire_logic_cluster/lc_3/out <X> T_15_10.lc_trk_g1_3
 (22 4)  (824 164)  (824 164)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 6)  (828 166)  (828 166)  routing T_15_10.lc_trk_g0_5 <X> T_15_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (831 166)  (831 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (832 166)  (832 166)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (32 6)  (834 166)  (834 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (836 166)  (836 166)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (37 6)  (839 166)  (839 166)  LC_3 Logic Functioning bit
 (39 6)  (841 166)  (841 166)  LC_3 Logic Functioning bit
 (40 6)  (842 166)  (842 166)  LC_3 Logic Functioning bit
 (42 6)  (844 166)  (844 166)  LC_3 Logic Functioning bit
 (29 7)  (831 167)  (831 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (832 167)  (832 167)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (833 167)  (833 167)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (37 7)  (839 167)  (839 167)  LC_3 Logic Functioning bit
 (39 7)  (841 167)  (841 167)  LC_3 Logic Functioning bit
 (40 7)  (842 167)  (842 167)  LC_3 Logic Functioning bit
 (42 7)  (844 167)  (844 167)  LC_3 Logic Functioning bit
 (1 8)  (803 168)  (803 168)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_5 glb2local_1
 (26 8)  (828 168)  (828 168)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (27 8)  (829 168)  (829 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (28 8)  (830 168)  (830 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (29 8)  (831 168)  (831 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (832 168)  (832 168)  routing T_15_10.lc_trk_g3_4 <X> T_15_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (833 168)  (833 168)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (834 168)  (834 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (843 168)  (843 168)  LC_4 Logic Functioning bit
 (43 8)  (845 168)  (845 168)  LC_4 Logic Functioning bit
 (50 8)  (852 168)  (852 168)  Cascade bit: LH_LC04_inmux02_5

 (0 9)  (802 169)  (802 169)  routing T_15_10.glb_netwk_5 <X> T_15_10.glb2local_1
 (1 9)  (803 169)  (803 169)  routing T_15_10.glb_netwk_5 <X> T_15_10.glb2local_1
 (26 9)  (828 169)  (828 169)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_4/in_0
 (29 9)  (831 169)  (831 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (833 169)  (833 169)  routing T_15_10.lc_trk_g0_7 <X> T_15_10.wire_logic_cluster/lc_4/in_3
 (40 9)  (842 169)  (842 169)  LC_4 Logic Functioning bit
 (43 9)  (845 169)  (845 169)  LC_4 Logic Functioning bit
 (46 9)  (848 169)  (848 169)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (1 12)  (803 172)  (803 172)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (1 13)  (803 173)  (803 173)  routing T_15_10.glb_netwk_4 <X> T_15_10.glb2local_3
 (14 14)  (816 174)  (816 174)  routing T_15_10.wire_logic_cluster/lc_4/out <X> T_15_10.lc_trk_g3_4
 (29 14)  (831 174)  (831 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (832 174)  (832 174)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (32 14)  (834 174)  (834 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (836 174)  (836 174)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (41 14)  (843 174)  (843 174)  LC_7 Logic Functioning bit
 (43 14)  (845 174)  (845 174)  LC_7 Logic Functioning bit
 (17 15)  (819 175)  (819 175)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (832 175)  (832 175)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (833 175)  (833 175)  routing T_15_10.lc_trk_g1_3 <X> T_15_10.wire_logic_cluster/lc_7/in_3
 (41 15)  (843 175)  (843 175)  LC_7 Logic Functioning bit
 (43 15)  (845 175)  (845 175)  LC_7 Logic Functioning bit


LogicTile_16_10

 (14 2)  (870 162)  (870 162)  routing T_16_10.wire_logic_cluster/lc_4/out <X> T_16_10.lc_trk_g0_4
 (17 2)  (873 162)  (873 162)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (21 2)  (877 162)  (877 162)  routing T_16_10.lft_op_7 <X> T_16_10.lc_trk_g0_7
 (22 2)  (878 162)  (878 162)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (880 162)  (880 162)  routing T_16_10.lft_op_7 <X> T_16_10.lc_trk_g0_7
 (17 3)  (873 163)  (873 163)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 6)  (877 166)  (877 166)  routing T_16_10.lft_op_7 <X> T_16_10.lc_trk_g1_7
 (22 6)  (878 166)  (878 166)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (880 166)  (880 166)  routing T_16_10.lft_op_7 <X> T_16_10.lc_trk_g1_7
 (26 6)  (882 166)  (882 166)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 6)  (885 166)  (885 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (886 166)  (886 166)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (887 166)  (887 166)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (888 166)  (888 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (889 166)  (889 166)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (34 6)  (890 166)  (890 166)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (41 6)  (897 166)  (897 166)  LC_3 Logic Functioning bit
 (43 6)  (899 166)  (899 166)  LC_3 Logic Functioning bit
 (28 7)  (884 167)  (884 167)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (885 167)  (885 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (887 167)  (887 167)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (892 167)  (892 167)  LC_3 Logic Functioning bit
 (37 7)  (893 167)  (893 167)  LC_3 Logic Functioning bit
 (38 7)  (894 167)  (894 167)  LC_3 Logic Functioning bit
 (39 7)  (895 167)  (895 167)  LC_3 Logic Functioning bit
 (41 7)  (897 167)  (897 167)  LC_3 Logic Functioning bit
 (43 7)  (899 167)  (899 167)  LC_3 Logic Functioning bit
 (1 8)  (857 168)  (857 168)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (26 8)  (882 168)  (882 168)  routing T_16_10.lc_trk_g0_4 <X> T_16_10.wire_logic_cluster/lc_4/in_0
 (29 8)  (885 168)  (885 168)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (886 168)  (886 168)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (31 8)  (887 168)  (887 168)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_4/in_3
 (32 8)  (888 168)  (888 168)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (43 8)  (899 168)  (899 168)  LC_4 Logic Functioning bit
 (47 8)  (903 168)  (903 168)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (906 168)  (906 168)  Cascade bit: LH_LC04_inmux02_5

 (1 9)  (857 169)  (857 169)  routing T_16_10.glb_netwk_4 <X> T_16_10.glb2local_1
 (29 9)  (885 169)  (885 169)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (886 169)  (886 169)  routing T_16_10.lc_trk_g0_7 <X> T_16_10.wire_logic_cluster/lc_4/in_1
 (40 9)  (896 169)  (896 169)  LC_4 Logic Functioning bit
 (42 9)  (898 169)  (898 169)  LC_4 Logic Functioning bit
 (43 9)  (899 169)  (899 169)  LC_4 Logic Functioning bit
 (17 10)  (873 170)  (873 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (874 170)  (874 170)  routing T_16_10.wire_logic_cluster/lc_5/out <X> T_16_10.lc_trk_g2_5
 (26 10)  (882 170)  (882 170)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (27 10)  (883 170)  (883 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (28 10)  (884 170)  (884 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (29 10)  (885 170)  (885 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (886 170)  (886 170)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (887 170)  (887 170)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (888 170)  (888 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (890 170)  (890 170)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (35 10)  (891 170)  (891 170)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.input_2_5
 (41 10)  (897 170)  (897 170)  LC_5 Logic Functioning bit
 (47 10)  (903 170)  (903 170)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (884 171)  (884 171)  routing T_16_10.lc_trk_g2_5 <X> T_16_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (885 171)  (885 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (886 171)  (886 171)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_5/in_1
 (31 11)  (887 171)  (887 171)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_5/in_3
 (32 11)  (888 171)  (888 171)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (894 171)  (894 171)  LC_5 Logic Functioning bit
 (39 11)  (895 171)  (895 171)  LC_5 Logic Functioning bit
 (40 11)  (896 171)  (896 171)  LC_5 Logic Functioning bit
 (21 14)  (877 174)  (877 174)  routing T_16_10.wire_logic_cluster/lc_7/out <X> T_16_10.lc_trk_g3_7
 (22 14)  (878 174)  (878 174)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (882 174)  (882 174)  routing T_16_10.lc_trk_g0_5 <X> T_16_10.wire_logic_cluster/lc_7/in_0
 (27 14)  (883 174)  (883 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (28 14)  (884 174)  (884 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (29 14)  (885 174)  (885 174)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (886 174)  (886 174)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 14)  (887 174)  (887 174)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (32 14)  (888 174)  (888 174)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (890 174)  (890 174)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (37 14)  (893 174)  (893 174)  LC_7 Logic Functioning bit
 (39 14)  (895 174)  (895 174)  LC_7 Logic Functioning bit
 (47 14)  (903 174)  (903 174)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (29 15)  (885 175)  (885 175)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (886 175)  (886 175)  routing T_16_10.lc_trk_g3_7 <X> T_16_10.wire_logic_cluster/lc_7/in_1
 (31 15)  (887 175)  (887 175)  routing T_16_10.lc_trk_g1_7 <X> T_16_10.wire_logic_cluster/lc_7/in_3
 (41 15)  (897 175)  (897 175)  LC_7 Logic Functioning bit
 (43 15)  (899 175)  (899 175)  LC_7 Logic Functioning bit


LogicTile_17_10

 (6 11)  (916 171)  (916 171)  routing T_17_10.sp4_h_r_6 <X> T_17_10.sp4_h_l_43


RAM_Tile_19_10

 (7 1)  (1025 161)  (1025 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1018 162)  (1018 162)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_bram/ram/WCLK
 (1 2)  (1019 162)  (1019 162)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_bram/ram/WCLK
 (2 2)  (1020 162)  (1020 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_7 wire_bram/ram/WCLK
 (16 2)  (1034 162)  (1034 162)  routing T_19_10.sp12_h_r_13 <X> T_19_10.lc_trk_g0_5
 (17 2)  (1035 162)  (1035 162)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (21 2)  (1039 162)  (1039 162)  routing T_19_10.sp12_h_l_4 <X> T_19_10.lc_trk_g0_7
 (22 2)  (1040 162)  (1040 162)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (1042 162)  (1042 162)  routing T_19_10.sp12_h_l_4 <X> T_19_10.lc_trk_g0_7
 (36 2)  (1054 162)  (1054 162)  Enable bit of Mux _out_links/OutMux8_1 => wire_bram/ram/RDATA_6 sp4_h_r_34
 (0 3)  (1018 163)  (1018 163)  routing T_19_10.glb_netwk_7 <X> T_19_10.wire_bram/ram/WCLK
 (7 3)  (1025 163)  (1025 163)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1032 163)  (1032 163)  routing T_19_10.sp4_h_r_4 <X> T_19_10.lc_trk_g0_4
 (15 3)  (1033 163)  (1033 163)  routing T_19_10.sp4_h_r_4 <X> T_19_10.lc_trk_g0_4
 (16 3)  (1034 163)  (1034 163)  routing T_19_10.sp4_h_r_4 <X> T_19_10.lc_trk_g0_4
 (17 3)  (1035 163)  (1035 163)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (21 3)  (1039 163)  (1039 163)  routing T_19_10.sp12_h_l_4 <X> T_19_10.lc_trk_g0_7
 (8 4)  (1026 164)  (1026 164)  routing T_19_10.sp4_h_l_45 <X> T_19_10.sp4_h_r_4
 (10 4)  (1028 164)  (1028 164)  routing T_19_10.sp4_h_l_45 <X> T_19_10.sp4_h_r_4
 (16 4)  (1034 164)  (1034 164)  routing T_19_10.sp12_h_l_6 <X> T_19_10.lc_trk_g1_1
 (17 4)  (1035 164)  (1035 164)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_6 lc_trk_g1_1
 (37 7)  (1055 167)  (1055 167)  Enable bit of Mux _out_links/OutMux7_3 => wire_bram/ram/RDATA_4 sp4_h_r_22
 (26 10)  (1044 170)  (1044 170)  routing T_19_10.lc_trk_g0_7 <X> T_19_10.input0_5
 (38 10)  (1056 170)  (1056 170)  Enable bit of Mux _out_links/OutMux1_5 => wire_bram/ram/RDATA_2 sp4_v_b_26
 (26 11)  (1044 171)  (1044 171)  routing T_19_10.lc_trk_g0_7 <X> T_19_10.input0_5
 (29 11)  (1047 171)  (1047 171)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_7 input0_5
 (27 13)  (1045 173)  (1045 173)  routing T_19_10.lc_trk_g1_1 <X> T_19_10.input0_6
 (29 13)  (1047 173)  (1047 173)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (1 14)  (1019 174)  (1019 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (26 14)  (1044 174)  (1044 174)  routing T_19_10.lc_trk_g0_5 <X> T_19_10.input0_7
 (1 15)  (1019 175)  (1019 175)  routing T_19_10.lc_trk_g0_4 <X> T_19_10.wire_bram/ram/WE
 (29 15)  (1047 175)  (1047 175)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_5 input0_7
 (37 15)  (1055 175)  (1055 175)  Enable bit of Mux _out_links/OutMux7_7 => wire_bram/ram/RDATA_0 sp4_h_r_30


LogicTile_21_10

 (8 5)  (1122 165)  (1122 165)  routing T_21_10.sp4_h_l_47 <X> T_21_10.sp4_v_b_4
 (9 5)  (1123 165)  (1123 165)  routing T_21_10.sp4_h_l_47 <X> T_21_10.sp4_v_b_4
 (10 5)  (1124 165)  (1124 165)  routing T_21_10.sp4_h_l_47 <X> T_21_10.sp4_v_b_4


LogicTile_22_10

 (13 12)  (1181 172)  (1181 172)  routing T_22_10.sp4_h_l_46 <X> T_22_10.sp4_v_b_11
 (12 13)  (1180 173)  (1180 173)  routing T_22_10.sp4_h_l_46 <X> T_22_10.sp4_v_b_11


IpCon_Tile_0_9

 (36 0)  (36 144)  (36 144)  LC_0 Logic Functioning bit
 (37 0)  (37 144)  (37 144)  LC_0 Logic Functioning bit
 (42 0)  (42 144)  (42 144)  LC_0 Logic Functioning bit
 (43 0)  (43 144)  (43 144)  LC_0 Logic Functioning bit
 (50 0)  (50 144)  (50 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 145)  (36 145)  LC_0 Logic Functioning bit
 (37 1)  (37 145)  (37 145)  LC_0 Logic Functioning bit
 (42 1)  (42 145)  (42 145)  LC_0 Logic Functioning bit
 (43 1)  (43 145)  (43 145)  LC_0 Logic Functioning bit
 (36 2)  (36 146)  (36 146)  LC_1 Logic Functioning bit
 (37 2)  (37 146)  (37 146)  LC_1 Logic Functioning bit
 (42 2)  (42 146)  (42 146)  LC_1 Logic Functioning bit
 (43 2)  (43 146)  (43 146)  LC_1 Logic Functioning bit
 (50 2)  (50 146)  (50 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 147)  (36 147)  LC_1 Logic Functioning bit
 (37 3)  (37 147)  (37 147)  LC_1 Logic Functioning bit
 (42 3)  (42 147)  (42 147)  LC_1 Logic Functioning bit
 (43 3)  (43 147)  (43 147)  LC_1 Logic Functioning bit
 (36 4)  (36 148)  (36 148)  LC_2 Logic Functioning bit
 (37 4)  (37 148)  (37 148)  LC_2 Logic Functioning bit
 (42 4)  (42 148)  (42 148)  LC_2 Logic Functioning bit
 (43 4)  (43 148)  (43 148)  LC_2 Logic Functioning bit
 (50 4)  (50 148)  (50 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 149)  (36 149)  LC_2 Logic Functioning bit
 (37 5)  (37 149)  (37 149)  LC_2 Logic Functioning bit
 (42 5)  (42 149)  (42 149)  LC_2 Logic Functioning bit
 (43 5)  (43 149)  (43 149)  LC_2 Logic Functioning bit
 (36 6)  (36 150)  (36 150)  LC_3 Logic Functioning bit
 (37 6)  (37 150)  (37 150)  LC_3 Logic Functioning bit
 (42 6)  (42 150)  (42 150)  LC_3 Logic Functioning bit
 (43 6)  (43 150)  (43 150)  LC_3 Logic Functioning bit
 (50 6)  (50 150)  (50 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 151)  (36 151)  LC_3 Logic Functioning bit
 (37 7)  (37 151)  (37 151)  LC_3 Logic Functioning bit
 (42 7)  (42 151)  (42 151)  LC_3 Logic Functioning bit
 (43 7)  (43 151)  (43 151)  LC_3 Logic Functioning bit
 (36 8)  (36 152)  (36 152)  LC_4 Logic Functioning bit
 (37 8)  (37 152)  (37 152)  LC_4 Logic Functioning bit
 (42 8)  (42 152)  (42 152)  LC_4 Logic Functioning bit
 (43 8)  (43 152)  (43 152)  LC_4 Logic Functioning bit
 (50 8)  (50 152)  (50 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 153)  (36 153)  LC_4 Logic Functioning bit
 (37 9)  (37 153)  (37 153)  LC_4 Logic Functioning bit
 (42 9)  (42 153)  (42 153)  LC_4 Logic Functioning bit
 (43 9)  (43 153)  (43 153)  LC_4 Logic Functioning bit
 (36 10)  (36 154)  (36 154)  LC_5 Logic Functioning bit
 (37 10)  (37 154)  (37 154)  LC_5 Logic Functioning bit
 (42 10)  (42 154)  (42 154)  LC_5 Logic Functioning bit
 (43 10)  (43 154)  (43 154)  LC_5 Logic Functioning bit
 (50 10)  (50 154)  (50 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 155)  (36 155)  LC_5 Logic Functioning bit
 (37 11)  (37 155)  (37 155)  LC_5 Logic Functioning bit
 (42 11)  (42 155)  (42 155)  LC_5 Logic Functioning bit
 (43 11)  (43 155)  (43 155)  LC_5 Logic Functioning bit
 (36 12)  (36 156)  (36 156)  LC_6 Logic Functioning bit
 (37 12)  (37 156)  (37 156)  LC_6 Logic Functioning bit
 (42 12)  (42 156)  (42 156)  LC_6 Logic Functioning bit
 (43 12)  (43 156)  (43 156)  LC_6 Logic Functioning bit
 (50 12)  (50 156)  (50 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 157)  (36 157)  LC_6 Logic Functioning bit
 (37 13)  (37 157)  (37 157)  LC_6 Logic Functioning bit
 (42 13)  (42 157)  (42 157)  LC_6 Logic Functioning bit
 (43 13)  (43 157)  (43 157)  LC_6 Logic Functioning bit
 (36 14)  (36 158)  (36 158)  LC_7 Logic Functioning bit
 (37 14)  (37 158)  (37 158)  LC_7 Logic Functioning bit
 (42 14)  (42 158)  (42 158)  LC_7 Logic Functioning bit
 (43 14)  (43 158)  (43 158)  LC_7 Logic Functioning bit
 (50 14)  (50 158)  (50 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 159)  (36 159)  LC_7 Logic Functioning bit
 (37 15)  (37 159)  (37 159)  LC_7 Logic Functioning bit
 (42 15)  (42 159)  (42 159)  LC_7 Logic Functioning bit
 (43 15)  (43 159)  (43 159)  LC_7 Logic Functioning bit


LogicTile_16_9

 (3 6)  (859 150)  (859 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23


LogicTile_18_9

 (3 8)  (967 152)  (967 152)  routing T_18_9.sp12_h_r_1 <X> T_18_9.sp12_v_b_1
 (3 9)  (967 153)  (967 153)  routing T_18_9.sp12_h_r_1 <X> T_18_9.sp12_v_b_1


RAM_Tile_19_9

 (7 1)  (1025 145)  (1025 145)  Ram config bit: MEMB_Power_Up_Control

 (40 3)  (1058 147)  (1058 147)  Enable bit of Mux _out_links/OutMux4_1 => wire_bram/ram/RDATA_14 sp12_v_b_18
 (40 7)  (1058 151)  (1058 151)  Enable bit of Mux _out_links/OutMux4_3 => wire_bram/ram/RDATA_12 sp12_v_b_22
 (22 8)  (1040 152)  (1040 152)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1041 152)  (1041 152)  routing T_19_9.sp4_v_b_43 <X> T_19_9.lc_trk_g2_3
 (24 8)  (1042 152)  (1042 152)  routing T_19_9.sp4_v_b_43 <X> T_19_9.lc_trk_g2_3
 (37 10)  (1055 154)  (1055 154)  Enable bit of Mux _out_links/OutMux4_5 => wire_bram/ram/RDATA_10 sp12_h_l_1
 (22 11)  (1040 155)  (1040 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1043 155)  (1043 155)  routing T_19_9.sp4_r_v_b_38 <X> T_19_9.lc_trk_g2_6
 (26 11)  (1044 155)  (1044 155)  routing T_19_9.lc_trk_g2_3 <X> T_19_9.input0_5
 (28 11)  (1046 155)  (1046 155)  routing T_19_9.lc_trk_g2_3 <X> T_19_9.input0_5
 (29 11)  (1047 155)  (1047 155)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g2_3 input0_5
 (26 12)  (1044 156)  (1044 156)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.input0_6
 (26 13)  (1044 157)  (1044 157)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.input0_6
 (28 13)  (1046 157)  (1046 157)  routing T_19_9.lc_trk_g2_6 <X> T_19_9.input0_6
 (29 13)  (1047 157)  (1047 157)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_6 input0_6
 (0 14)  (1018 158)  (1018 158)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_bram/ram/RE
 (1 14)  (1019 158)  (1019 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1033 158)  (1033 158)  routing T_19_9.sp4_v_b_45 <X> T_19_9.lc_trk_g3_5
 (16 14)  (1034 158)  (1034 158)  routing T_19_9.sp4_v_b_45 <X> T_19_9.lc_trk_g3_5
 (17 14)  (1035 158)  (1035 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (26 14)  (1044 158)  (1044 158)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.input0_7
 (0 15)  (1018 159)  (1018 159)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_bram/ram/RE
 (1 15)  (1019 159)  (1019 159)  routing T_19_9.lc_trk_g3_5 <X> T_19_9.wire_bram/ram/RE
 (15 15)  (1033 159)  (1033 159)  routing T_19_9.sp4_v_b_44 <X> T_19_9.lc_trk_g3_4
 (16 15)  (1034 159)  (1034 159)  routing T_19_9.sp4_v_b_44 <X> T_19_9.lc_trk_g3_4
 (17 15)  (1035 159)  (1035 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_44 lc_trk_g3_4
 (27 15)  (1045 159)  (1045 159)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.input0_7
 (28 15)  (1046 159)  (1046 159)  routing T_19_9.lc_trk_g3_4 <X> T_19_9.input0_7
 (29 15)  (1047 159)  (1047 159)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (40 15)  (1058 159)  (1058 159)  Enable bit of Mux _out_links/OutMux3_7 => wire_bram/ram/RDATA_8 sp12_v_b_14


IpCon_Tile_25_9

 (36 0)  (1366 144)  (1366 144)  LC_0 Logic Functioning bit
 (37 0)  (1367 144)  (1367 144)  LC_0 Logic Functioning bit
 (42 0)  (1372 144)  (1372 144)  LC_0 Logic Functioning bit
 (43 0)  (1373 144)  (1373 144)  LC_0 Logic Functioning bit
 (50 0)  (1380 144)  (1380 144)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 145)  (1366 145)  LC_0 Logic Functioning bit
 (37 1)  (1367 145)  (1367 145)  LC_0 Logic Functioning bit
 (42 1)  (1372 145)  (1372 145)  LC_0 Logic Functioning bit
 (43 1)  (1373 145)  (1373 145)  LC_0 Logic Functioning bit
 (36 2)  (1366 146)  (1366 146)  LC_1 Logic Functioning bit
 (37 2)  (1367 146)  (1367 146)  LC_1 Logic Functioning bit
 (42 2)  (1372 146)  (1372 146)  LC_1 Logic Functioning bit
 (43 2)  (1373 146)  (1373 146)  LC_1 Logic Functioning bit
 (50 2)  (1380 146)  (1380 146)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 147)  (1366 147)  LC_1 Logic Functioning bit
 (37 3)  (1367 147)  (1367 147)  LC_1 Logic Functioning bit
 (42 3)  (1372 147)  (1372 147)  LC_1 Logic Functioning bit
 (43 3)  (1373 147)  (1373 147)  LC_1 Logic Functioning bit
 (36 4)  (1366 148)  (1366 148)  LC_2 Logic Functioning bit
 (37 4)  (1367 148)  (1367 148)  LC_2 Logic Functioning bit
 (42 4)  (1372 148)  (1372 148)  LC_2 Logic Functioning bit
 (43 4)  (1373 148)  (1373 148)  LC_2 Logic Functioning bit
 (50 4)  (1380 148)  (1380 148)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 149)  (1366 149)  LC_2 Logic Functioning bit
 (37 5)  (1367 149)  (1367 149)  LC_2 Logic Functioning bit
 (42 5)  (1372 149)  (1372 149)  LC_2 Logic Functioning bit
 (43 5)  (1373 149)  (1373 149)  LC_2 Logic Functioning bit
 (36 6)  (1366 150)  (1366 150)  LC_3 Logic Functioning bit
 (37 6)  (1367 150)  (1367 150)  LC_3 Logic Functioning bit
 (42 6)  (1372 150)  (1372 150)  LC_3 Logic Functioning bit
 (43 6)  (1373 150)  (1373 150)  LC_3 Logic Functioning bit
 (50 6)  (1380 150)  (1380 150)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 151)  (1366 151)  LC_3 Logic Functioning bit
 (37 7)  (1367 151)  (1367 151)  LC_3 Logic Functioning bit
 (42 7)  (1372 151)  (1372 151)  LC_3 Logic Functioning bit
 (43 7)  (1373 151)  (1373 151)  LC_3 Logic Functioning bit
 (36 8)  (1366 152)  (1366 152)  LC_4 Logic Functioning bit
 (37 8)  (1367 152)  (1367 152)  LC_4 Logic Functioning bit
 (42 8)  (1372 152)  (1372 152)  LC_4 Logic Functioning bit
 (43 8)  (1373 152)  (1373 152)  LC_4 Logic Functioning bit
 (50 8)  (1380 152)  (1380 152)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 153)  (1366 153)  LC_4 Logic Functioning bit
 (37 9)  (1367 153)  (1367 153)  LC_4 Logic Functioning bit
 (42 9)  (1372 153)  (1372 153)  LC_4 Logic Functioning bit
 (43 9)  (1373 153)  (1373 153)  LC_4 Logic Functioning bit
 (36 10)  (1366 154)  (1366 154)  LC_5 Logic Functioning bit
 (37 10)  (1367 154)  (1367 154)  LC_5 Logic Functioning bit
 (42 10)  (1372 154)  (1372 154)  LC_5 Logic Functioning bit
 (43 10)  (1373 154)  (1373 154)  LC_5 Logic Functioning bit
 (50 10)  (1380 154)  (1380 154)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 155)  (1366 155)  LC_5 Logic Functioning bit
 (37 11)  (1367 155)  (1367 155)  LC_5 Logic Functioning bit
 (42 11)  (1372 155)  (1372 155)  LC_5 Logic Functioning bit
 (43 11)  (1373 155)  (1373 155)  LC_5 Logic Functioning bit
 (36 12)  (1366 156)  (1366 156)  LC_6 Logic Functioning bit
 (37 12)  (1367 156)  (1367 156)  LC_6 Logic Functioning bit
 (42 12)  (1372 156)  (1372 156)  LC_6 Logic Functioning bit
 (43 12)  (1373 156)  (1373 156)  LC_6 Logic Functioning bit
 (50 12)  (1380 156)  (1380 156)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 157)  (1366 157)  LC_6 Logic Functioning bit
 (37 13)  (1367 157)  (1367 157)  LC_6 Logic Functioning bit
 (42 13)  (1372 157)  (1372 157)  LC_6 Logic Functioning bit
 (43 13)  (1373 157)  (1373 157)  LC_6 Logic Functioning bit
 (36 14)  (1366 158)  (1366 158)  LC_7 Logic Functioning bit
 (37 14)  (1367 158)  (1367 158)  LC_7 Logic Functioning bit
 (42 14)  (1372 158)  (1372 158)  LC_7 Logic Functioning bit
 (43 14)  (1373 158)  (1373 158)  LC_7 Logic Functioning bit
 (50 14)  (1380 158)  (1380 158)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 159)  (1366 159)  LC_7 Logic Functioning bit
 (37 15)  (1367 159)  (1367 159)  LC_7 Logic Functioning bit
 (42 15)  (1372 159)  (1372 159)  LC_7 Logic Functioning bit
 (43 15)  (1373 159)  (1373 159)  LC_7 Logic Functioning bit


LogicTile_15_8

 (10 1)  (812 129)  (812 129)  routing T_15_8.sp4_h_r_8 <X> T_15_8.sp4_v_b_1


RAM_Tile_19_8

 (9 5)  (1027 133)  (1027 133)  routing T_19_8.sp4_v_t_45 <X> T_19_8.sp4_v_b_4
 (10 5)  (1028 133)  (1028 133)  routing T_19_8.sp4_v_t_45 <X> T_19_8.sp4_v_b_4
 (12 10)  (1030 138)  (1030 138)  routing T_19_8.sp4_v_t_39 <X> T_19_8.sp4_h_l_45
 (11 11)  (1029 139)  (1029 139)  routing T_19_8.sp4_v_t_39 <X> T_19_8.sp4_h_l_45
 (13 11)  (1031 139)  (1031 139)  routing T_19_8.sp4_v_t_39 <X> T_19_8.sp4_h_l_45


LogicTile_12_7

 (19 10)  (655 122)  (655 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_13_7

 (9 1)  (703 113)  (703 113)  routing T_13_7.sp4_v_t_36 <X> T_13_7.sp4_v_b_1


LogicTile_13_6

 (6 12)  (700 108)  (700 108)  routing T_13_6.sp4_v_t_43 <X> T_13_6.sp4_v_b_9
 (5 13)  (699 109)  (699 109)  routing T_13_6.sp4_v_t_43 <X> T_13_6.sp4_v_b_9


LogicTile_21_6

 (8 9)  (1122 105)  (1122 105)  routing T_21_6.sp4_v_t_41 <X> T_21_6.sp4_v_b_7
 (10 9)  (1124 105)  (1124 105)  routing T_21_6.sp4_v_t_41 <X> T_21_6.sp4_v_b_7


LogicTile_22_6

 (9 9)  (1177 105)  (1177 105)  routing T_22_6.sp4_v_t_46 <X> T_22_6.sp4_v_b_7
 (10 9)  (1178 105)  (1178 105)  routing T_22_6.sp4_v_t_46 <X> T_22_6.sp4_v_b_7


DSP_Tile_0_5



LogicTile_1_5



LogicTile_2_5



LogicTile_3_5



LogicTile_4_5



LogicTile_5_5



RAM_Tile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



LogicTile_10_5



LogicTile_11_5



LogicTile_12_5



LogicTile_13_5



LogicTile_14_5



LogicTile_15_5

 (7 12)  (809 92)  (809 92)  Column buffer control bit: LH_colbuf_cntl_5

 (7 13)  (809 93)  (809 93)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_16_5

 (7 13)  (863 93)  (863 93)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_17_5



LogicTile_18_5



RAM_Tile_19_5

 (7 14)  (1025 94)  (1025 94)  Column buffer control bit: MEMB_colbuf_cntl_7



LogicTile_20_5



LogicTile_21_5



LogicTile_22_5



LogicTile_23_5



LogicTile_24_5



DSP_Tile_25_5



IpCon_Tile_0_4

 (36 0)  (36 64)  (36 64)  LC_0 Logic Functioning bit
 (37 0)  (37 64)  (37 64)  LC_0 Logic Functioning bit
 (42 0)  (42 64)  (42 64)  LC_0 Logic Functioning bit
 (43 0)  (43 64)  (43 64)  LC_0 Logic Functioning bit
 (50 0)  (50 64)  (50 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 65)  (36 65)  LC_0 Logic Functioning bit
 (37 1)  (37 65)  (37 65)  LC_0 Logic Functioning bit
 (42 1)  (42 65)  (42 65)  LC_0 Logic Functioning bit
 (43 1)  (43 65)  (43 65)  LC_0 Logic Functioning bit
 (36 2)  (36 66)  (36 66)  LC_1 Logic Functioning bit
 (37 2)  (37 66)  (37 66)  LC_1 Logic Functioning bit
 (42 2)  (42 66)  (42 66)  LC_1 Logic Functioning bit
 (43 2)  (43 66)  (43 66)  LC_1 Logic Functioning bit
 (50 2)  (50 66)  (50 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 67)  (36 67)  LC_1 Logic Functioning bit
 (37 3)  (37 67)  (37 67)  LC_1 Logic Functioning bit
 (42 3)  (42 67)  (42 67)  LC_1 Logic Functioning bit
 (43 3)  (43 67)  (43 67)  LC_1 Logic Functioning bit
 (36 4)  (36 68)  (36 68)  LC_2 Logic Functioning bit
 (37 4)  (37 68)  (37 68)  LC_2 Logic Functioning bit
 (42 4)  (42 68)  (42 68)  LC_2 Logic Functioning bit
 (43 4)  (43 68)  (43 68)  LC_2 Logic Functioning bit
 (50 4)  (50 68)  (50 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 69)  (36 69)  LC_2 Logic Functioning bit
 (37 5)  (37 69)  (37 69)  LC_2 Logic Functioning bit
 (42 5)  (42 69)  (42 69)  LC_2 Logic Functioning bit
 (43 5)  (43 69)  (43 69)  LC_2 Logic Functioning bit
 (36 6)  (36 70)  (36 70)  LC_3 Logic Functioning bit
 (37 6)  (37 70)  (37 70)  LC_3 Logic Functioning bit
 (42 6)  (42 70)  (42 70)  LC_3 Logic Functioning bit
 (43 6)  (43 70)  (43 70)  LC_3 Logic Functioning bit
 (50 6)  (50 70)  (50 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 71)  (36 71)  LC_3 Logic Functioning bit
 (37 7)  (37 71)  (37 71)  LC_3 Logic Functioning bit
 (42 7)  (42 71)  (42 71)  LC_3 Logic Functioning bit
 (43 7)  (43 71)  (43 71)  LC_3 Logic Functioning bit
 (36 8)  (36 72)  (36 72)  LC_4 Logic Functioning bit
 (37 8)  (37 72)  (37 72)  LC_4 Logic Functioning bit
 (42 8)  (42 72)  (42 72)  LC_4 Logic Functioning bit
 (43 8)  (43 72)  (43 72)  LC_4 Logic Functioning bit
 (50 8)  (50 72)  (50 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 73)  (36 73)  LC_4 Logic Functioning bit
 (37 9)  (37 73)  (37 73)  LC_4 Logic Functioning bit
 (42 9)  (42 73)  (42 73)  LC_4 Logic Functioning bit
 (43 9)  (43 73)  (43 73)  LC_4 Logic Functioning bit
 (36 10)  (36 74)  (36 74)  LC_5 Logic Functioning bit
 (37 10)  (37 74)  (37 74)  LC_5 Logic Functioning bit
 (42 10)  (42 74)  (42 74)  LC_5 Logic Functioning bit
 (43 10)  (43 74)  (43 74)  LC_5 Logic Functioning bit
 (50 10)  (50 74)  (50 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 75)  (36 75)  LC_5 Logic Functioning bit
 (37 11)  (37 75)  (37 75)  LC_5 Logic Functioning bit
 (42 11)  (42 75)  (42 75)  LC_5 Logic Functioning bit
 (43 11)  (43 75)  (43 75)  LC_5 Logic Functioning bit
 (36 12)  (36 76)  (36 76)  LC_6 Logic Functioning bit
 (37 12)  (37 76)  (37 76)  LC_6 Logic Functioning bit
 (42 12)  (42 76)  (42 76)  LC_6 Logic Functioning bit
 (43 12)  (43 76)  (43 76)  LC_6 Logic Functioning bit
 (50 12)  (50 76)  (50 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 77)  (36 77)  LC_6 Logic Functioning bit
 (37 13)  (37 77)  (37 77)  LC_6 Logic Functioning bit
 (42 13)  (42 77)  (42 77)  LC_6 Logic Functioning bit
 (43 13)  (43 77)  (43 77)  LC_6 Logic Functioning bit
 (36 14)  (36 78)  (36 78)  LC_7 Logic Functioning bit
 (37 14)  (37 78)  (37 78)  LC_7 Logic Functioning bit
 (42 14)  (42 78)  (42 78)  LC_7 Logic Functioning bit
 (43 14)  (43 78)  (43 78)  LC_7 Logic Functioning bit
 (50 14)  (50 78)  (50 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 79)  (36 79)  LC_7 Logic Functioning bit
 (37 15)  (37 79)  (37 79)  LC_7 Logic Functioning bit
 (42 15)  (42 79)  (42 79)  LC_7 Logic Functioning bit
 (43 15)  (43 79)  (43 79)  LC_7 Logic Functioning bit


LogicTile_1_4



LogicTile_2_4



LogicTile_3_4



LogicTile_4_4



LogicTile_5_4



RAM_Tile_6_4



LogicTile_7_4



LogicTile_8_4

 (6 12)  (426 76)  (426 76)  routing T_8_4.sp4_h_r_4 <X> T_8_4.sp4_v_b_9


LogicTile_9_4



LogicTile_10_4



LogicTile_11_4



LogicTile_12_4

 (8 6)  (644 70)  (644 70)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_l_41
 (9 6)  (645 70)  (645 70)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_l_41
 (10 6)  (646 70)  (646 70)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_l_41


LogicTile_13_4



LogicTile_14_4



LogicTile_15_4

 (4 12)  (806 76)  (806 76)  routing T_15_4.sp4_v_t_36 <X> T_15_4.sp4_v_b_9
 (6 12)  (808 76)  (808 76)  routing T_15_4.sp4_v_t_36 <X> T_15_4.sp4_v_b_9


LogicTile_16_4



LogicTile_17_4



LogicTile_18_4



RAM_Tile_19_4

 (4 0)  (1022 64)  (1022 64)  routing T_19_4.sp4_v_t_41 <X> T_19_4.sp4_v_b_0
 (6 0)  (1024 64)  (1024 64)  routing T_19_4.sp4_v_t_41 <X> T_19_4.sp4_v_b_0
 (3 8)  (1021 72)  (1021 72)  routing T_19_4.sp12_v_t_22 <X> T_19_4.sp12_v_b_1


LogicTile_20_4



LogicTile_21_4



LogicTile_22_4



LogicTile_23_4



LogicTile_24_4



IpCon_Tile_25_4

 (36 0)  (1366 64)  (1366 64)  LC_0 Logic Functioning bit
 (37 0)  (1367 64)  (1367 64)  LC_0 Logic Functioning bit
 (42 0)  (1372 64)  (1372 64)  LC_0 Logic Functioning bit
 (43 0)  (1373 64)  (1373 64)  LC_0 Logic Functioning bit
 (50 0)  (1380 64)  (1380 64)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 65)  (1366 65)  LC_0 Logic Functioning bit
 (37 1)  (1367 65)  (1367 65)  LC_0 Logic Functioning bit
 (42 1)  (1372 65)  (1372 65)  LC_0 Logic Functioning bit
 (43 1)  (1373 65)  (1373 65)  LC_0 Logic Functioning bit
 (36 2)  (1366 66)  (1366 66)  LC_1 Logic Functioning bit
 (37 2)  (1367 66)  (1367 66)  LC_1 Logic Functioning bit
 (42 2)  (1372 66)  (1372 66)  LC_1 Logic Functioning bit
 (43 2)  (1373 66)  (1373 66)  LC_1 Logic Functioning bit
 (50 2)  (1380 66)  (1380 66)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 67)  (1366 67)  LC_1 Logic Functioning bit
 (37 3)  (1367 67)  (1367 67)  LC_1 Logic Functioning bit
 (42 3)  (1372 67)  (1372 67)  LC_1 Logic Functioning bit
 (43 3)  (1373 67)  (1373 67)  LC_1 Logic Functioning bit
 (36 4)  (1366 68)  (1366 68)  LC_2 Logic Functioning bit
 (37 4)  (1367 68)  (1367 68)  LC_2 Logic Functioning bit
 (42 4)  (1372 68)  (1372 68)  LC_2 Logic Functioning bit
 (43 4)  (1373 68)  (1373 68)  LC_2 Logic Functioning bit
 (50 4)  (1380 68)  (1380 68)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 69)  (1366 69)  LC_2 Logic Functioning bit
 (37 5)  (1367 69)  (1367 69)  LC_2 Logic Functioning bit
 (42 5)  (1372 69)  (1372 69)  LC_2 Logic Functioning bit
 (43 5)  (1373 69)  (1373 69)  LC_2 Logic Functioning bit
 (36 6)  (1366 70)  (1366 70)  LC_3 Logic Functioning bit
 (37 6)  (1367 70)  (1367 70)  LC_3 Logic Functioning bit
 (42 6)  (1372 70)  (1372 70)  LC_3 Logic Functioning bit
 (43 6)  (1373 70)  (1373 70)  LC_3 Logic Functioning bit
 (50 6)  (1380 70)  (1380 70)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 71)  (1366 71)  LC_3 Logic Functioning bit
 (37 7)  (1367 71)  (1367 71)  LC_3 Logic Functioning bit
 (42 7)  (1372 71)  (1372 71)  LC_3 Logic Functioning bit
 (43 7)  (1373 71)  (1373 71)  LC_3 Logic Functioning bit
 (36 8)  (1366 72)  (1366 72)  LC_4 Logic Functioning bit
 (37 8)  (1367 72)  (1367 72)  LC_4 Logic Functioning bit
 (42 8)  (1372 72)  (1372 72)  LC_4 Logic Functioning bit
 (43 8)  (1373 72)  (1373 72)  LC_4 Logic Functioning bit
 (50 8)  (1380 72)  (1380 72)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 73)  (1366 73)  LC_4 Logic Functioning bit
 (37 9)  (1367 73)  (1367 73)  LC_4 Logic Functioning bit
 (42 9)  (1372 73)  (1372 73)  LC_4 Logic Functioning bit
 (43 9)  (1373 73)  (1373 73)  LC_4 Logic Functioning bit
 (36 10)  (1366 74)  (1366 74)  LC_5 Logic Functioning bit
 (37 10)  (1367 74)  (1367 74)  LC_5 Logic Functioning bit
 (42 10)  (1372 74)  (1372 74)  LC_5 Logic Functioning bit
 (43 10)  (1373 74)  (1373 74)  LC_5 Logic Functioning bit
 (50 10)  (1380 74)  (1380 74)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 75)  (1366 75)  LC_5 Logic Functioning bit
 (37 11)  (1367 75)  (1367 75)  LC_5 Logic Functioning bit
 (42 11)  (1372 75)  (1372 75)  LC_5 Logic Functioning bit
 (43 11)  (1373 75)  (1373 75)  LC_5 Logic Functioning bit
 (36 12)  (1366 76)  (1366 76)  LC_6 Logic Functioning bit
 (37 12)  (1367 76)  (1367 76)  LC_6 Logic Functioning bit
 (42 12)  (1372 76)  (1372 76)  LC_6 Logic Functioning bit
 (43 12)  (1373 76)  (1373 76)  LC_6 Logic Functioning bit
 (50 12)  (1380 76)  (1380 76)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 77)  (1366 77)  LC_6 Logic Functioning bit
 (37 13)  (1367 77)  (1367 77)  LC_6 Logic Functioning bit
 (42 13)  (1372 77)  (1372 77)  LC_6 Logic Functioning bit
 (43 13)  (1373 77)  (1373 77)  LC_6 Logic Functioning bit
 (36 14)  (1366 78)  (1366 78)  LC_7 Logic Functioning bit
 (37 14)  (1367 78)  (1367 78)  LC_7 Logic Functioning bit
 (42 14)  (1372 78)  (1372 78)  LC_7 Logic Functioning bit
 (43 14)  (1373 78)  (1373 78)  LC_7 Logic Functioning bit
 (50 14)  (1380 78)  (1380 78)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 79)  (1366 79)  LC_7 Logic Functioning bit
 (37 15)  (1367 79)  (1367 79)  LC_7 Logic Functioning bit
 (42 15)  (1372 79)  (1372 79)  LC_7 Logic Functioning bit
 (43 15)  (1373 79)  (1373 79)  LC_7 Logic Functioning bit


IpCon_Tile_0_3

 (36 0)  (36 48)  (36 48)  LC_0 Logic Functioning bit
 (37 0)  (37 48)  (37 48)  LC_0 Logic Functioning bit
 (42 0)  (42 48)  (42 48)  LC_0 Logic Functioning bit
 (43 0)  (43 48)  (43 48)  LC_0 Logic Functioning bit
 (50 0)  (50 48)  (50 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 49)  (36 49)  LC_0 Logic Functioning bit
 (37 1)  (37 49)  (37 49)  LC_0 Logic Functioning bit
 (42 1)  (42 49)  (42 49)  LC_0 Logic Functioning bit
 (43 1)  (43 49)  (43 49)  LC_0 Logic Functioning bit
 (36 2)  (36 50)  (36 50)  LC_1 Logic Functioning bit
 (37 2)  (37 50)  (37 50)  LC_1 Logic Functioning bit
 (42 2)  (42 50)  (42 50)  LC_1 Logic Functioning bit
 (43 2)  (43 50)  (43 50)  LC_1 Logic Functioning bit
 (50 2)  (50 50)  (50 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 51)  (36 51)  LC_1 Logic Functioning bit
 (37 3)  (37 51)  (37 51)  LC_1 Logic Functioning bit
 (42 3)  (42 51)  (42 51)  LC_1 Logic Functioning bit
 (43 3)  (43 51)  (43 51)  LC_1 Logic Functioning bit
 (36 4)  (36 52)  (36 52)  LC_2 Logic Functioning bit
 (37 4)  (37 52)  (37 52)  LC_2 Logic Functioning bit
 (42 4)  (42 52)  (42 52)  LC_2 Logic Functioning bit
 (43 4)  (43 52)  (43 52)  LC_2 Logic Functioning bit
 (50 4)  (50 52)  (50 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 53)  (36 53)  LC_2 Logic Functioning bit
 (37 5)  (37 53)  (37 53)  LC_2 Logic Functioning bit
 (42 5)  (42 53)  (42 53)  LC_2 Logic Functioning bit
 (43 5)  (43 53)  (43 53)  LC_2 Logic Functioning bit
 (36 6)  (36 54)  (36 54)  LC_3 Logic Functioning bit
 (37 6)  (37 54)  (37 54)  LC_3 Logic Functioning bit
 (42 6)  (42 54)  (42 54)  LC_3 Logic Functioning bit
 (43 6)  (43 54)  (43 54)  LC_3 Logic Functioning bit
 (50 6)  (50 54)  (50 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 55)  (36 55)  LC_3 Logic Functioning bit
 (37 7)  (37 55)  (37 55)  LC_3 Logic Functioning bit
 (42 7)  (42 55)  (42 55)  LC_3 Logic Functioning bit
 (43 7)  (43 55)  (43 55)  LC_3 Logic Functioning bit
 (36 8)  (36 56)  (36 56)  LC_4 Logic Functioning bit
 (37 8)  (37 56)  (37 56)  LC_4 Logic Functioning bit
 (42 8)  (42 56)  (42 56)  LC_4 Logic Functioning bit
 (43 8)  (43 56)  (43 56)  LC_4 Logic Functioning bit
 (50 8)  (50 56)  (50 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 57)  (36 57)  LC_4 Logic Functioning bit
 (37 9)  (37 57)  (37 57)  LC_4 Logic Functioning bit
 (42 9)  (42 57)  (42 57)  LC_4 Logic Functioning bit
 (43 9)  (43 57)  (43 57)  LC_4 Logic Functioning bit
 (36 10)  (36 58)  (36 58)  LC_5 Logic Functioning bit
 (37 10)  (37 58)  (37 58)  LC_5 Logic Functioning bit
 (42 10)  (42 58)  (42 58)  LC_5 Logic Functioning bit
 (43 10)  (43 58)  (43 58)  LC_5 Logic Functioning bit
 (50 10)  (50 58)  (50 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 59)  (36 59)  LC_5 Logic Functioning bit
 (37 11)  (37 59)  (37 59)  LC_5 Logic Functioning bit
 (42 11)  (42 59)  (42 59)  LC_5 Logic Functioning bit
 (43 11)  (43 59)  (43 59)  LC_5 Logic Functioning bit
 (36 12)  (36 60)  (36 60)  LC_6 Logic Functioning bit
 (37 12)  (37 60)  (37 60)  LC_6 Logic Functioning bit
 (42 12)  (42 60)  (42 60)  LC_6 Logic Functioning bit
 (43 12)  (43 60)  (43 60)  LC_6 Logic Functioning bit
 (50 12)  (50 60)  (50 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 61)  (36 61)  LC_6 Logic Functioning bit
 (37 13)  (37 61)  (37 61)  LC_6 Logic Functioning bit
 (42 13)  (42 61)  (42 61)  LC_6 Logic Functioning bit
 (43 13)  (43 61)  (43 61)  LC_6 Logic Functioning bit
 (36 14)  (36 62)  (36 62)  LC_7 Logic Functioning bit
 (37 14)  (37 62)  (37 62)  LC_7 Logic Functioning bit
 (42 14)  (42 62)  (42 62)  LC_7 Logic Functioning bit
 (43 14)  (43 62)  (43 62)  LC_7 Logic Functioning bit
 (50 14)  (50 62)  (50 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 63)  (36 63)  LC_7 Logic Functioning bit
 (37 15)  (37 63)  (37 63)  LC_7 Logic Functioning bit
 (42 15)  (42 63)  (42 63)  LC_7 Logic Functioning bit
 (43 15)  (43 63)  (43 63)  LC_7 Logic Functioning bit


LogicTile_13_3

 (9 1)  (703 49)  (703 49)  routing T_13_3.sp4_v_t_36 <X> T_13_3.sp4_v_b_1
 (8 5)  (702 53)  (702 53)  routing T_13_3.sp4_v_t_36 <X> T_13_3.sp4_v_b_4
 (10 5)  (704 53)  (704 53)  routing T_13_3.sp4_v_t_36 <X> T_13_3.sp4_v_b_4


IpCon_Tile_25_3

 (36 0)  (1366 48)  (1366 48)  LC_0 Logic Functioning bit
 (37 0)  (1367 48)  (1367 48)  LC_0 Logic Functioning bit
 (42 0)  (1372 48)  (1372 48)  LC_0 Logic Functioning bit
 (43 0)  (1373 48)  (1373 48)  LC_0 Logic Functioning bit
 (50 0)  (1380 48)  (1380 48)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 49)  (1366 49)  LC_0 Logic Functioning bit
 (37 1)  (1367 49)  (1367 49)  LC_0 Logic Functioning bit
 (42 1)  (1372 49)  (1372 49)  LC_0 Logic Functioning bit
 (43 1)  (1373 49)  (1373 49)  LC_0 Logic Functioning bit
 (36 2)  (1366 50)  (1366 50)  LC_1 Logic Functioning bit
 (37 2)  (1367 50)  (1367 50)  LC_1 Logic Functioning bit
 (42 2)  (1372 50)  (1372 50)  LC_1 Logic Functioning bit
 (43 2)  (1373 50)  (1373 50)  LC_1 Logic Functioning bit
 (50 2)  (1380 50)  (1380 50)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 51)  (1366 51)  LC_1 Logic Functioning bit
 (37 3)  (1367 51)  (1367 51)  LC_1 Logic Functioning bit
 (42 3)  (1372 51)  (1372 51)  LC_1 Logic Functioning bit
 (43 3)  (1373 51)  (1373 51)  LC_1 Logic Functioning bit
 (36 4)  (1366 52)  (1366 52)  LC_2 Logic Functioning bit
 (37 4)  (1367 52)  (1367 52)  LC_2 Logic Functioning bit
 (42 4)  (1372 52)  (1372 52)  LC_2 Logic Functioning bit
 (43 4)  (1373 52)  (1373 52)  LC_2 Logic Functioning bit
 (50 4)  (1380 52)  (1380 52)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 53)  (1366 53)  LC_2 Logic Functioning bit
 (37 5)  (1367 53)  (1367 53)  LC_2 Logic Functioning bit
 (42 5)  (1372 53)  (1372 53)  LC_2 Logic Functioning bit
 (43 5)  (1373 53)  (1373 53)  LC_2 Logic Functioning bit
 (36 6)  (1366 54)  (1366 54)  LC_3 Logic Functioning bit
 (37 6)  (1367 54)  (1367 54)  LC_3 Logic Functioning bit
 (42 6)  (1372 54)  (1372 54)  LC_3 Logic Functioning bit
 (43 6)  (1373 54)  (1373 54)  LC_3 Logic Functioning bit
 (50 6)  (1380 54)  (1380 54)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 55)  (1366 55)  LC_3 Logic Functioning bit
 (37 7)  (1367 55)  (1367 55)  LC_3 Logic Functioning bit
 (42 7)  (1372 55)  (1372 55)  LC_3 Logic Functioning bit
 (43 7)  (1373 55)  (1373 55)  LC_3 Logic Functioning bit
 (36 8)  (1366 56)  (1366 56)  LC_4 Logic Functioning bit
 (37 8)  (1367 56)  (1367 56)  LC_4 Logic Functioning bit
 (42 8)  (1372 56)  (1372 56)  LC_4 Logic Functioning bit
 (43 8)  (1373 56)  (1373 56)  LC_4 Logic Functioning bit
 (50 8)  (1380 56)  (1380 56)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 57)  (1366 57)  LC_4 Logic Functioning bit
 (37 9)  (1367 57)  (1367 57)  LC_4 Logic Functioning bit
 (42 9)  (1372 57)  (1372 57)  LC_4 Logic Functioning bit
 (43 9)  (1373 57)  (1373 57)  LC_4 Logic Functioning bit
 (36 10)  (1366 58)  (1366 58)  LC_5 Logic Functioning bit
 (37 10)  (1367 58)  (1367 58)  LC_5 Logic Functioning bit
 (42 10)  (1372 58)  (1372 58)  LC_5 Logic Functioning bit
 (43 10)  (1373 58)  (1373 58)  LC_5 Logic Functioning bit
 (50 10)  (1380 58)  (1380 58)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 59)  (1366 59)  LC_5 Logic Functioning bit
 (37 11)  (1367 59)  (1367 59)  LC_5 Logic Functioning bit
 (42 11)  (1372 59)  (1372 59)  LC_5 Logic Functioning bit
 (43 11)  (1373 59)  (1373 59)  LC_5 Logic Functioning bit
 (36 12)  (1366 60)  (1366 60)  LC_6 Logic Functioning bit
 (37 12)  (1367 60)  (1367 60)  LC_6 Logic Functioning bit
 (42 12)  (1372 60)  (1372 60)  LC_6 Logic Functioning bit
 (43 12)  (1373 60)  (1373 60)  LC_6 Logic Functioning bit
 (50 12)  (1380 60)  (1380 60)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 61)  (1366 61)  LC_6 Logic Functioning bit
 (37 13)  (1367 61)  (1367 61)  LC_6 Logic Functioning bit
 (42 13)  (1372 61)  (1372 61)  LC_6 Logic Functioning bit
 (43 13)  (1373 61)  (1373 61)  LC_6 Logic Functioning bit
 (36 14)  (1366 62)  (1366 62)  LC_7 Logic Functioning bit
 (37 14)  (1367 62)  (1367 62)  LC_7 Logic Functioning bit
 (42 14)  (1372 62)  (1372 62)  LC_7 Logic Functioning bit
 (43 14)  (1373 62)  (1373 62)  LC_7 Logic Functioning bit
 (50 14)  (1380 62)  (1380 62)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 63)  (1366 63)  LC_7 Logic Functioning bit
 (37 15)  (1367 63)  (1367 63)  LC_7 Logic Functioning bit
 (42 15)  (1372 63)  (1372 63)  LC_7 Logic Functioning bit
 (43 15)  (1373 63)  (1373 63)  LC_7 Logic Functioning bit


IpCon_Tile_0_2

 (36 0)  (36 32)  (36 32)  LC_0 Logic Functioning bit
 (37 0)  (37 32)  (37 32)  LC_0 Logic Functioning bit
 (42 0)  (42 32)  (42 32)  LC_0 Logic Functioning bit
 (43 0)  (43 32)  (43 32)  LC_0 Logic Functioning bit
 (50 0)  (50 32)  (50 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 33)  (36 33)  LC_0 Logic Functioning bit
 (37 1)  (37 33)  (37 33)  LC_0 Logic Functioning bit
 (42 1)  (42 33)  (42 33)  LC_0 Logic Functioning bit
 (43 1)  (43 33)  (43 33)  LC_0 Logic Functioning bit
 (36 2)  (36 34)  (36 34)  LC_1 Logic Functioning bit
 (37 2)  (37 34)  (37 34)  LC_1 Logic Functioning bit
 (42 2)  (42 34)  (42 34)  LC_1 Logic Functioning bit
 (43 2)  (43 34)  (43 34)  LC_1 Logic Functioning bit
 (50 2)  (50 34)  (50 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 35)  (36 35)  LC_1 Logic Functioning bit
 (37 3)  (37 35)  (37 35)  LC_1 Logic Functioning bit
 (42 3)  (42 35)  (42 35)  LC_1 Logic Functioning bit
 (43 3)  (43 35)  (43 35)  LC_1 Logic Functioning bit
 (36 4)  (36 36)  (36 36)  LC_2 Logic Functioning bit
 (37 4)  (37 36)  (37 36)  LC_2 Logic Functioning bit
 (42 4)  (42 36)  (42 36)  LC_2 Logic Functioning bit
 (43 4)  (43 36)  (43 36)  LC_2 Logic Functioning bit
 (50 4)  (50 36)  (50 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 37)  (36 37)  LC_2 Logic Functioning bit
 (37 5)  (37 37)  (37 37)  LC_2 Logic Functioning bit
 (42 5)  (42 37)  (42 37)  LC_2 Logic Functioning bit
 (43 5)  (43 37)  (43 37)  LC_2 Logic Functioning bit
 (36 6)  (36 38)  (36 38)  LC_3 Logic Functioning bit
 (37 6)  (37 38)  (37 38)  LC_3 Logic Functioning bit
 (42 6)  (42 38)  (42 38)  LC_3 Logic Functioning bit
 (43 6)  (43 38)  (43 38)  LC_3 Logic Functioning bit
 (50 6)  (50 38)  (50 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 39)  (36 39)  LC_3 Logic Functioning bit
 (37 7)  (37 39)  (37 39)  LC_3 Logic Functioning bit
 (42 7)  (42 39)  (42 39)  LC_3 Logic Functioning bit
 (43 7)  (43 39)  (43 39)  LC_3 Logic Functioning bit
 (36 8)  (36 40)  (36 40)  LC_4 Logic Functioning bit
 (37 8)  (37 40)  (37 40)  LC_4 Logic Functioning bit
 (42 8)  (42 40)  (42 40)  LC_4 Logic Functioning bit
 (43 8)  (43 40)  (43 40)  LC_4 Logic Functioning bit
 (50 8)  (50 40)  (50 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 41)  (36 41)  LC_4 Logic Functioning bit
 (37 9)  (37 41)  (37 41)  LC_4 Logic Functioning bit
 (42 9)  (42 41)  (42 41)  LC_4 Logic Functioning bit
 (43 9)  (43 41)  (43 41)  LC_4 Logic Functioning bit
 (36 10)  (36 42)  (36 42)  LC_5 Logic Functioning bit
 (37 10)  (37 42)  (37 42)  LC_5 Logic Functioning bit
 (42 10)  (42 42)  (42 42)  LC_5 Logic Functioning bit
 (43 10)  (43 42)  (43 42)  LC_5 Logic Functioning bit
 (50 10)  (50 42)  (50 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 43)  (36 43)  LC_5 Logic Functioning bit
 (37 11)  (37 43)  (37 43)  LC_5 Logic Functioning bit
 (42 11)  (42 43)  (42 43)  LC_5 Logic Functioning bit
 (43 11)  (43 43)  (43 43)  LC_5 Logic Functioning bit
 (36 12)  (36 44)  (36 44)  LC_6 Logic Functioning bit
 (37 12)  (37 44)  (37 44)  LC_6 Logic Functioning bit
 (42 12)  (42 44)  (42 44)  LC_6 Logic Functioning bit
 (43 12)  (43 44)  (43 44)  LC_6 Logic Functioning bit
 (50 12)  (50 44)  (50 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 45)  (36 45)  LC_6 Logic Functioning bit
 (37 13)  (37 45)  (37 45)  LC_6 Logic Functioning bit
 (42 13)  (42 45)  (42 45)  LC_6 Logic Functioning bit
 (43 13)  (43 45)  (43 45)  LC_6 Logic Functioning bit
 (36 14)  (36 46)  (36 46)  LC_7 Logic Functioning bit
 (37 14)  (37 46)  (37 46)  LC_7 Logic Functioning bit
 (42 14)  (42 46)  (42 46)  LC_7 Logic Functioning bit
 (43 14)  (43 46)  (43 46)  LC_7 Logic Functioning bit
 (50 14)  (50 46)  (50 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 47)  (36 47)  LC_7 Logic Functioning bit
 (37 15)  (37 47)  (37 47)  LC_7 Logic Functioning bit
 (42 15)  (42 47)  (42 47)  LC_7 Logic Functioning bit
 (43 15)  (43 47)  (43 47)  LC_7 Logic Functioning bit


LogicTile_1_2

 (3 4)  (57 36)  (57 36)  routing T_1_2.sp12_v_t_23 <X> T_1_2.sp12_h_r_0


LogicTile_9_2

 (2 8)  (476 40)  (476 40)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (8 9)  (482 41)  (482 41)  routing T_9_2.sp4_h_r_7 <X> T_9_2.sp4_v_b_7


LogicTile_10_2

 (2 4)  (530 36)  (530 36)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_2

 (4 4)  (640 36)  (640 36)  routing T_12_2.sp4_h_l_44 <X> T_12_2.sp4_v_b_3
 (6 4)  (642 36)  (642 36)  routing T_12_2.sp4_h_l_44 <X> T_12_2.sp4_v_b_3
 (5 5)  (641 37)  (641 37)  routing T_12_2.sp4_h_l_44 <X> T_12_2.sp4_v_b_3


LogicTile_13_2

 (11 4)  (705 36)  (705 36)  routing T_13_2.sp4_v_t_44 <X> T_13_2.sp4_v_b_5
 (13 4)  (707 36)  (707 36)  routing T_13_2.sp4_v_t_44 <X> T_13_2.sp4_v_b_5


LogicTile_16_2

 (3 2)  (859 34)  (859 34)  routing T_16_2.sp12_v_t_23 <X> T_16_2.sp12_h_l_23


LogicTile_21_2

 (8 13)  (1122 45)  (1122 45)  routing T_21_2.sp4_v_t_42 <X> T_21_2.sp4_v_b_10
 (10 13)  (1124 45)  (1124 45)  routing T_21_2.sp4_v_t_42 <X> T_21_2.sp4_v_b_10


LogicTile_22_2

 (4 4)  (1172 36)  (1172 36)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_3
 (6 4)  (1174 36)  (1174 36)  routing T_22_2.sp4_v_t_42 <X> T_22_2.sp4_v_b_3


IpCon_Tile_25_2

 (36 0)  (1366 32)  (1366 32)  LC_0 Logic Functioning bit
 (37 0)  (1367 32)  (1367 32)  LC_0 Logic Functioning bit
 (42 0)  (1372 32)  (1372 32)  LC_0 Logic Functioning bit
 (43 0)  (1373 32)  (1373 32)  LC_0 Logic Functioning bit
 (50 0)  (1380 32)  (1380 32)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 33)  (1366 33)  LC_0 Logic Functioning bit
 (37 1)  (1367 33)  (1367 33)  LC_0 Logic Functioning bit
 (42 1)  (1372 33)  (1372 33)  LC_0 Logic Functioning bit
 (43 1)  (1373 33)  (1373 33)  LC_0 Logic Functioning bit
 (36 2)  (1366 34)  (1366 34)  LC_1 Logic Functioning bit
 (37 2)  (1367 34)  (1367 34)  LC_1 Logic Functioning bit
 (42 2)  (1372 34)  (1372 34)  LC_1 Logic Functioning bit
 (43 2)  (1373 34)  (1373 34)  LC_1 Logic Functioning bit
 (50 2)  (1380 34)  (1380 34)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 35)  (1366 35)  LC_1 Logic Functioning bit
 (37 3)  (1367 35)  (1367 35)  LC_1 Logic Functioning bit
 (42 3)  (1372 35)  (1372 35)  LC_1 Logic Functioning bit
 (43 3)  (1373 35)  (1373 35)  LC_1 Logic Functioning bit
 (36 4)  (1366 36)  (1366 36)  LC_2 Logic Functioning bit
 (37 4)  (1367 36)  (1367 36)  LC_2 Logic Functioning bit
 (42 4)  (1372 36)  (1372 36)  LC_2 Logic Functioning bit
 (43 4)  (1373 36)  (1373 36)  LC_2 Logic Functioning bit
 (50 4)  (1380 36)  (1380 36)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 37)  (1366 37)  LC_2 Logic Functioning bit
 (37 5)  (1367 37)  (1367 37)  LC_2 Logic Functioning bit
 (42 5)  (1372 37)  (1372 37)  LC_2 Logic Functioning bit
 (43 5)  (1373 37)  (1373 37)  LC_2 Logic Functioning bit
 (36 6)  (1366 38)  (1366 38)  LC_3 Logic Functioning bit
 (37 6)  (1367 38)  (1367 38)  LC_3 Logic Functioning bit
 (42 6)  (1372 38)  (1372 38)  LC_3 Logic Functioning bit
 (43 6)  (1373 38)  (1373 38)  LC_3 Logic Functioning bit
 (50 6)  (1380 38)  (1380 38)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 39)  (1366 39)  LC_3 Logic Functioning bit
 (37 7)  (1367 39)  (1367 39)  LC_3 Logic Functioning bit
 (42 7)  (1372 39)  (1372 39)  LC_3 Logic Functioning bit
 (43 7)  (1373 39)  (1373 39)  LC_3 Logic Functioning bit
 (36 8)  (1366 40)  (1366 40)  LC_4 Logic Functioning bit
 (37 8)  (1367 40)  (1367 40)  LC_4 Logic Functioning bit
 (42 8)  (1372 40)  (1372 40)  LC_4 Logic Functioning bit
 (43 8)  (1373 40)  (1373 40)  LC_4 Logic Functioning bit
 (50 8)  (1380 40)  (1380 40)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 41)  (1366 41)  LC_4 Logic Functioning bit
 (37 9)  (1367 41)  (1367 41)  LC_4 Logic Functioning bit
 (42 9)  (1372 41)  (1372 41)  LC_4 Logic Functioning bit
 (43 9)  (1373 41)  (1373 41)  LC_4 Logic Functioning bit
 (36 10)  (1366 42)  (1366 42)  LC_5 Logic Functioning bit
 (37 10)  (1367 42)  (1367 42)  LC_5 Logic Functioning bit
 (42 10)  (1372 42)  (1372 42)  LC_5 Logic Functioning bit
 (43 10)  (1373 42)  (1373 42)  LC_5 Logic Functioning bit
 (50 10)  (1380 42)  (1380 42)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 43)  (1366 43)  LC_5 Logic Functioning bit
 (37 11)  (1367 43)  (1367 43)  LC_5 Logic Functioning bit
 (42 11)  (1372 43)  (1372 43)  LC_5 Logic Functioning bit
 (43 11)  (1373 43)  (1373 43)  LC_5 Logic Functioning bit
 (36 12)  (1366 44)  (1366 44)  LC_6 Logic Functioning bit
 (37 12)  (1367 44)  (1367 44)  LC_6 Logic Functioning bit
 (42 12)  (1372 44)  (1372 44)  LC_6 Logic Functioning bit
 (43 12)  (1373 44)  (1373 44)  LC_6 Logic Functioning bit
 (50 12)  (1380 44)  (1380 44)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 45)  (1366 45)  LC_6 Logic Functioning bit
 (37 13)  (1367 45)  (1367 45)  LC_6 Logic Functioning bit
 (42 13)  (1372 45)  (1372 45)  LC_6 Logic Functioning bit
 (43 13)  (1373 45)  (1373 45)  LC_6 Logic Functioning bit
 (36 14)  (1366 46)  (1366 46)  LC_7 Logic Functioning bit
 (37 14)  (1367 46)  (1367 46)  LC_7 Logic Functioning bit
 (42 14)  (1372 46)  (1372 46)  LC_7 Logic Functioning bit
 (43 14)  (1373 46)  (1373 46)  LC_7 Logic Functioning bit
 (50 14)  (1380 46)  (1380 46)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 47)  (1366 47)  LC_7 Logic Functioning bit
 (37 15)  (1367 47)  (1367 47)  LC_7 Logic Functioning bit
 (42 15)  (1372 47)  (1372 47)  LC_7 Logic Functioning bit
 (43 15)  (1373 47)  (1373 47)  LC_7 Logic Functioning bit


IpCon_Tile_0_1

 (36 0)  (36 16)  (36 16)  LC_0 Logic Functioning bit
 (37 0)  (37 16)  (37 16)  LC_0 Logic Functioning bit
 (42 0)  (42 16)  (42 16)  LC_0 Logic Functioning bit
 (43 0)  (43 16)  (43 16)  LC_0 Logic Functioning bit
 (50 0)  (50 16)  (50 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (36 17)  (36 17)  LC_0 Logic Functioning bit
 (37 1)  (37 17)  (37 17)  LC_0 Logic Functioning bit
 (42 1)  (42 17)  (42 17)  LC_0 Logic Functioning bit
 (43 1)  (43 17)  (43 17)  LC_0 Logic Functioning bit
 (36 2)  (36 18)  (36 18)  LC_1 Logic Functioning bit
 (37 2)  (37 18)  (37 18)  LC_1 Logic Functioning bit
 (42 2)  (42 18)  (42 18)  LC_1 Logic Functioning bit
 (43 2)  (43 18)  (43 18)  LC_1 Logic Functioning bit
 (50 2)  (50 18)  (50 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (36 19)  (36 19)  LC_1 Logic Functioning bit
 (37 3)  (37 19)  (37 19)  LC_1 Logic Functioning bit
 (42 3)  (42 19)  (42 19)  LC_1 Logic Functioning bit
 (43 3)  (43 19)  (43 19)  LC_1 Logic Functioning bit
 (36 4)  (36 20)  (36 20)  LC_2 Logic Functioning bit
 (37 4)  (37 20)  (37 20)  LC_2 Logic Functioning bit
 (42 4)  (42 20)  (42 20)  LC_2 Logic Functioning bit
 (43 4)  (43 20)  (43 20)  LC_2 Logic Functioning bit
 (50 4)  (50 20)  (50 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (36 21)  (36 21)  LC_2 Logic Functioning bit
 (37 5)  (37 21)  (37 21)  LC_2 Logic Functioning bit
 (42 5)  (42 21)  (42 21)  LC_2 Logic Functioning bit
 (43 5)  (43 21)  (43 21)  LC_2 Logic Functioning bit
 (36 6)  (36 22)  (36 22)  LC_3 Logic Functioning bit
 (37 6)  (37 22)  (37 22)  LC_3 Logic Functioning bit
 (42 6)  (42 22)  (42 22)  LC_3 Logic Functioning bit
 (43 6)  (43 22)  (43 22)  LC_3 Logic Functioning bit
 (50 6)  (50 22)  (50 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (36 23)  (36 23)  LC_3 Logic Functioning bit
 (37 7)  (37 23)  (37 23)  LC_3 Logic Functioning bit
 (42 7)  (42 23)  (42 23)  LC_3 Logic Functioning bit
 (43 7)  (43 23)  (43 23)  LC_3 Logic Functioning bit
 (36 8)  (36 24)  (36 24)  LC_4 Logic Functioning bit
 (37 8)  (37 24)  (37 24)  LC_4 Logic Functioning bit
 (42 8)  (42 24)  (42 24)  LC_4 Logic Functioning bit
 (43 8)  (43 24)  (43 24)  LC_4 Logic Functioning bit
 (50 8)  (50 24)  (50 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (36 25)  (36 25)  LC_4 Logic Functioning bit
 (37 9)  (37 25)  (37 25)  LC_4 Logic Functioning bit
 (42 9)  (42 25)  (42 25)  LC_4 Logic Functioning bit
 (43 9)  (43 25)  (43 25)  LC_4 Logic Functioning bit
 (36 10)  (36 26)  (36 26)  LC_5 Logic Functioning bit
 (37 10)  (37 26)  (37 26)  LC_5 Logic Functioning bit
 (42 10)  (42 26)  (42 26)  LC_5 Logic Functioning bit
 (43 10)  (43 26)  (43 26)  LC_5 Logic Functioning bit
 (50 10)  (50 26)  (50 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (36 27)  (36 27)  LC_5 Logic Functioning bit
 (37 11)  (37 27)  (37 27)  LC_5 Logic Functioning bit
 (42 11)  (42 27)  (42 27)  LC_5 Logic Functioning bit
 (43 11)  (43 27)  (43 27)  LC_5 Logic Functioning bit
 (36 12)  (36 28)  (36 28)  LC_6 Logic Functioning bit
 (37 12)  (37 28)  (37 28)  LC_6 Logic Functioning bit
 (42 12)  (42 28)  (42 28)  LC_6 Logic Functioning bit
 (43 12)  (43 28)  (43 28)  LC_6 Logic Functioning bit
 (50 12)  (50 28)  (50 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (36 29)  (36 29)  LC_6 Logic Functioning bit
 (37 13)  (37 29)  (37 29)  LC_6 Logic Functioning bit
 (42 13)  (42 29)  (42 29)  LC_6 Logic Functioning bit
 (43 13)  (43 29)  (43 29)  LC_6 Logic Functioning bit
 (36 14)  (36 30)  (36 30)  LC_7 Logic Functioning bit
 (37 14)  (37 30)  (37 30)  LC_7 Logic Functioning bit
 (42 14)  (42 30)  (42 30)  LC_7 Logic Functioning bit
 (43 14)  (43 30)  (43 30)  LC_7 Logic Functioning bit
 (50 14)  (50 30)  (50 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (36 31)  (36 31)  LC_7 Logic Functioning bit
 (37 15)  (37 31)  (37 31)  LC_7 Logic Functioning bit
 (42 15)  (42 31)  (42 31)  LC_7 Logic Functioning bit
 (43 15)  (43 31)  (43 31)  LC_7 Logic Functioning bit


LogicTile_9_1

 (3 6)  (477 22)  (477 22)  routing T_9_1.sp12_v_b_0 <X> T_9_1.sp12_v_t_23


IpCon_Tile_25_1

 (36 0)  (1366 16)  (1366 16)  LC_0 Logic Functioning bit
 (37 0)  (1367 16)  (1367 16)  LC_0 Logic Functioning bit
 (42 0)  (1372 16)  (1372 16)  LC_0 Logic Functioning bit
 (43 0)  (1373 16)  (1373 16)  LC_0 Logic Functioning bit
 (50 0)  (1380 16)  (1380 16)  Cascade buffer Enable bit: IPCON_LC00_inmux02_5

 (36 1)  (1366 17)  (1366 17)  LC_0 Logic Functioning bit
 (37 1)  (1367 17)  (1367 17)  LC_0 Logic Functioning bit
 (42 1)  (1372 17)  (1372 17)  LC_0 Logic Functioning bit
 (43 1)  (1373 17)  (1373 17)  LC_0 Logic Functioning bit
 (36 2)  (1366 18)  (1366 18)  LC_1 Logic Functioning bit
 (37 2)  (1367 18)  (1367 18)  LC_1 Logic Functioning bit
 (42 2)  (1372 18)  (1372 18)  LC_1 Logic Functioning bit
 (43 2)  (1373 18)  (1373 18)  LC_1 Logic Functioning bit
 (50 2)  (1380 18)  (1380 18)  Cascade buffer Enable bit: IPCON_LC01_inmux02_5

 (36 3)  (1366 19)  (1366 19)  LC_1 Logic Functioning bit
 (37 3)  (1367 19)  (1367 19)  LC_1 Logic Functioning bit
 (42 3)  (1372 19)  (1372 19)  LC_1 Logic Functioning bit
 (43 3)  (1373 19)  (1373 19)  LC_1 Logic Functioning bit
 (36 4)  (1366 20)  (1366 20)  LC_2 Logic Functioning bit
 (37 4)  (1367 20)  (1367 20)  LC_2 Logic Functioning bit
 (42 4)  (1372 20)  (1372 20)  LC_2 Logic Functioning bit
 (43 4)  (1373 20)  (1373 20)  LC_2 Logic Functioning bit
 (50 4)  (1380 20)  (1380 20)  Cascade buffer Enable bit: IPCON_LC02_inmux02_5

 (36 5)  (1366 21)  (1366 21)  LC_2 Logic Functioning bit
 (37 5)  (1367 21)  (1367 21)  LC_2 Logic Functioning bit
 (42 5)  (1372 21)  (1372 21)  LC_2 Logic Functioning bit
 (43 5)  (1373 21)  (1373 21)  LC_2 Logic Functioning bit
 (36 6)  (1366 22)  (1366 22)  LC_3 Logic Functioning bit
 (37 6)  (1367 22)  (1367 22)  LC_3 Logic Functioning bit
 (42 6)  (1372 22)  (1372 22)  LC_3 Logic Functioning bit
 (43 6)  (1373 22)  (1373 22)  LC_3 Logic Functioning bit
 (50 6)  (1380 22)  (1380 22)  Cascade buffer Enable bit: IPCON_LC03_inmux02_5

 (36 7)  (1366 23)  (1366 23)  LC_3 Logic Functioning bit
 (37 7)  (1367 23)  (1367 23)  LC_3 Logic Functioning bit
 (42 7)  (1372 23)  (1372 23)  LC_3 Logic Functioning bit
 (43 7)  (1373 23)  (1373 23)  LC_3 Logic Functioning bit
 (36 8)  (1366 24)  (1366 24)  LC_4 Logic Functioning bit
 (37 8)  (1367 24)  (1367 24)  LC_4 Logic Functioning bit
 (42 8)  (1372 24)  (1372 24)  LC_4 Logic Functioning bit
 (43 8)  (1373 24)  (1373 24)  LC_4 Logic Functioning bit
 (50 8)  (1380 24)  (1380 24)  Cascade buffer Enable bit: IPCON_LC04_inmux02_5

 (36 9)  (1366 25)  (1366 25)  LC_4 Logic Functioning bit
 (37 9)  (1367 25)  (1367 25)  LC_4 Logic Functioning bit
 (42 9)  (1372 25)  (1372 25)  LC_4 Logic Functioning bit
 (43 9)  (1373 25)  (1373 25)  LC_4 Logic Functioning bit
 (36 10)  (1366 26)  (1366 26)  LC_5 Logic Functioning bit
 (37 10)  (1367 26)  (1367 26)  LC_5 Logic Functioning bit
 (42 10)  (1372 26)  (1372 26)  LC_5 Logic Functioning bit
 (43 10)  (1373 26)  (1373 26)  LC_5 Logic Functioning bit
 (50 10)  (1380 26)  (1380 26)  Cascade buffer Enable bit: IPCON_LC05_inmux02_5

 (36 11)  (1366 27)  (1366 27)  LC_5 Logic Functioning bit
 (37 11)  (1367 27)  (1367 27)  LC_5 Logic Functioning bit
 (42 11)  (1372 27)  (1372 27)  LC_5 Logic Functioning bit
 (43 11)  (1373 27)  (1373 27)  LC_5 Logic Functioning bit
 (36 12)  (1366 28)  (1366 28)  LC_6 Logic Functioning bit
 (37 12)  (1367 28)  (1367 28)  LC_6 Logic Functioning bit
 (42 12)  (1372 28)  (1372 28)  LC_6 Logic Functioning bit
 (43 12)  (1373 28)  (1373 28)  LC_6 Logic Functioning bit
 (50 12)  (1380 28)  (1380 28)  Cascade buffer Enable bit: IPCON_LC06_inmux02_5

 (36 13)  (1366 29)  (1366 29)  LC_6 Logic Functioning bit
 (37 13)  (1367 29)  (1367 29)  LC_6 Logic Functioning bit
 (42 13)  (1372 29)  (1372 29)  LC_6 Logic Functioning bit
 (43 13)  (1373 29)  (1373 29)  LC_6 Logic Functioning bit
 (36 14)  (1366 30)  (1366 30)  LC_7 Logic Functioning bit
 (37 14)  (1367 30)  (1367 30)  LC_7 Logic Functioning bit
 (42 14)  (1372 30)  (1372 30)  LC_7 Logic Functioning bit
 (43 14)  (1373 30)  (1373 30)  LC_7 Logic Functioning bit
 (50 14)  (1380 30)  (1380 30)  Cascade buffer Enable bit: IPCON_LC07_inmux02_5

 (36 15)  (1366 31)  (1366 31)  LC_7 Logic Functioning bit
 (37 15)  (1367 31)  (1367 31)  LC_7 Logic Functioning bit
 (42 15)  (1372 31)  (1372 31)  LC_7 Logic Functioning bit
 (43 15)  (1373 31)  (1373 31)  LC_7 Logic Functioning bit


GlobalNetwork_0_0

 (1 0)  (691 335)  (691 335)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7


IO_Tile_1_0

 (15 14)  (91 0)  (91 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (90 1)  (90 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_2_0

 (15 14)  (145 0)  (145 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (144 1)  (144 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_3_0

 (15 14)  (199 0)  (199 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (198 1)  (198 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_4_0

 (15 14)  (253 0)  (253 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (252 1)  (252 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_5_0

 (16 0)  (274 15)  (274 15)  IOB_0 IO Functioning bit
 (3 1)  (297 14)  (297 14)  IO control bit: IODOWN_REN_0

 (17 3)  (275 13)  (275 13)  IOB_0 IO Functioning bit
 (17 4)  (275 11)  (275 11)  IOB_0 IO Functioning bit
 (15 6)  (307 8)  (307 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (307 0)  (307 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_6_0

 (16 0)  (328 15)  (328 15)  IOB_0 IO Functioning bit
 (3 1)  (351 14)  (351 14)  IO control bit: GIOLEFT1_REN_0

 (17 3)  (329 13)  (329 13)  IOB_0 IO Functioning bit
 (16 4)  (328 11)  (328 11)  IOB_0 IO Functioning bit
 (15 6)  (361 8)  (361 8)  IO control bit: GIOLEFT1_cf_bit_35

 (15 14)  (361 0)  (361 0)  IO control bit: GIOLEFT1_extra_padeb_test_1



IO_Tile_7_0

 (16 0)  (370 15)  (370 15)  IOB_0 IO Functioning bit
 (3 1)  (393 14)  (393 14)  IO control bit: IODOWN_REN_0

 (17 3)  (371 13)  (371 13)  IOB_0 IO Functioning bit
 (17 4)  (371 11)  (371 11)  IOB_0 IO Functioning bit
 (15 6)  (403 8)  (403 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (403 0)  (403 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_8_0

 (16 0)  (424 15)  (424 15)  IOB_0 IO Functioning bit
 (3 1)  (447 14)  (447 14)  IO control bit: IODOWN_REN_0

 (17 3)  (425 13)  (425 13)  IOB_0 IO Functioning bit
 (4 4)  (436 11)  (436 11)  routing T_8_0.span4_vert_44 <X> T_8_0.lc_trk_g0_4
 (13 4)  (455 11)  (455 11)  routing T_8_0.lc_trk_g0_4 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (424 11)  (424 11)  IOB_0 IO Functioning bit
 (4 5)  (436 10)  (436 10)  routing T_8_0.span4_vert_44 <X> T_8_0.lc_trk_g0_4
 (5 5)  (437 10)  (437 10)  routing T_8_0.span4_vert_44 <X> T_8_0.lc_trk_g0_4
 (6 5)  (438 10)  (438 10)  routing T_8_0.span4_vert_44 <X> T_8_0.lc_trk_g0_4
 (7 5)  (439 10)  (439 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (455 10)  (455 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (457 8)  (457 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (457 0)  (457 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_9_0

 (3 1)  (501 14)  (501 14)  IO control bit: IODOWN_REN_0

 (17 1)  (479 14)  (479 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (479 13)  (479 13)  IOB_0 IO Functioning bit
 (2 6)  (500 8)  (500 8)  IO control bit: IODOWN_REN_1

 (3 6)  (501 8)  (501 8)  IO control bit: IODOWN_IE_0

 (15 6)  (511 8)  (511 8)  IO control bit: IODOWN_cf_bit_35

 (12 10)  (508 4)  (508 4)  routing T_9_0.lc_trk_g1_2 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (478 4)  (478 4)  IOB_1 IO Functioning bit
 (5 11)  (491 5)  (491 5)  routing T_9_0.span4_vert_18 <X> T_9_0.lc_trk_g1_2
 (6 11)  (492 5)  (492 5)  routing T_9_0.span4_vert_18 <X> T_9_0.lc_trk_g1_2
 (7 11)  (493 5)  (493 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_18 lc_trk_g1_2
 (12 11)  (508 5)  (508 5)  routing T_9_0.lc_trk_g1_2 <X> T_9_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (509 5)  (509 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (511 3)  (511 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (479 2)  (479 2)  IOB_1 IO Functioning bit
 (16 14)  (478 0)  (478 0)  IOB_1 IO Functioning bit
 (14 15)  (510 1)  (510 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_10_0

 (15 14)  (565 0)  (565 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (564 1)  (564 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_11_0

 (15 14)  (619 0)  (619 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (618 1)  (618 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_12_0

 (14 4)  (672 11)  (672 11)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_gbuf/in
 (15 4)  (673 11)  (673 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (672 10)  (672 10)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_gbuf/in
 (15 5)  (673 10)  (673 10)  routing T_12_0.lc_trk_g1_6 <X> T_12_0.wire_gbuf/in
 (4 14)  (652 0)  (652 0)  routing T_12_0.span4_vert_14 <X> T_12_0.lc_trk_g1_6
 (15 14)  (673 0)  (673 0)  IO control bit: GIODOWN1_extra_padeb_test_1

 (4 15)  (652 1)  (652 1)  routing T_12_0.span4_vert_14 <X> T_12_0.lc_trk_g1_6
 (6 15)  (654 1)  (654 1)  routing T_12_0.span4_vert_14 <X> T_12_0.lc_trk_g1_6
 (7 15)  (655 1)  (655 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6
 (14 15)  (672 1)  (672 1)  IO control bit: GIODOWN1_extra_padeb_test_0



IO_Tile_13_0

 (13 1)  (729 14)  (729 14)  routing T_13_0.span4_vert_25 <X> T_13_0.span4_horz_r_0
 (4 5)  (710 10)  (710 10)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g0_4
 (5 5)  (711 10)  (711 10)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g0_4
 (6 5)  (712 10)  (712 10)  routing T_13_0.span4_vert_28 <X> T_13_0.lc_trk_g0_4
 (7 5)  (713 10)  (713 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_28 lc_trk_g0_4
 (2 6)  (720 8)  (720 8)  IO control bit: GIODOWN0_REN_1

 (5 9)  (711 6)  (711 6)  routing T_13_0.span4_vert_16 <X> T_13_0.lc_trk_g1_0
 (6 9)  (712 6)  (712 6)  routing T_13_0.span4_vert_16 <X> T_13_0.lc_trk_g1_0
 (7 9)  (713 6)  (713 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (10 10)  (726 4)  (726 4)  routing T_13_0.lc_trk_g0_4 <X> T_13_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (728 4)  (728 4)  routing T_13_0.lc_trk_g1_0 <X> T_13_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (698 4)  (698 4)  IOB_1 IO Functioning bit
 (11 11)  (727 5)  (727 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (729 5)  (729 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (731 3)  (731 3)  IO control bit: GIODOWN0_cf_bit_39

 (17 13)  (699 2)  (699 2)  IOB_1 IO Functioning bit
 (17 14)  (699 0)  (699 0)  IOB_1 IO Functioning bit
 (14 15)  (730 1)  (730 1)  IO control bit: GIODOWN0_extra_padeb_test_0



IO_Tile_14_0

 (15 14)  (785 0)  (785 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (784 1)  (784 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_15_0

 (16 0)  (806 15)  (806 15)  IOB_0 IO Functioning bit
 (3 1)  (829 14)  (829 14)  IO control bit: IODOWN_REN_0

 (17 3)  (807 13)  (807 13)  IOB_0 IO Functioning bit
 (4 4)  (818 11)  (818 11)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (11 4)  (835 11)  (835 11)  routing T_15_0.lc_trk_g1_0 <X> T_15_0.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (837 11)  (837 11)  routing T_15_0.lc_trk_g0_4 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (807 11)  (807 11)  IOB_0 IO Functioning bit
 (4 5)  (818 10)  (818 10)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (5 5)  (819 10)  (819 10)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (6 5)  (820 10)  (820 10)  routing T_15_0.span4_vert_44 <X> T_15_0.lc_trk_g0_4
 (7 5)  (821 10)  (821 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (11 5)  (835 10)  (835 10)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (837 10)  (837 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (839 8)  (839 8)  IO control bit: IODOWN_cf_bit_35

 (4 8)  (818 7)  (818 7)  routing T_15_0.span4_horz_r_8 <X> T_15_0.lc_trk_g1_0
 (5 9)  (819 6)  (819 6)  routing T_15_0.span4_horz_r_8 <X> T_15_0.lc_trk_g1_0
 (7 9)  (821 6)  (821 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_8 lc_trk_g1_0
 (15 14)  (839 0)  (839 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_16_0

 (3 1)  (883 14)  (883 14)  IO control bit: IODOWN_REN_0

 (17 3)  (861 13)  (861 13)  IOB_0 IO Functioning bit
 (17 5)  (861 10)  (861 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 6)  (883 8)  (883 8)  IO control bit: IODOWN_IE_0

 (15 6)  (893 8)  (893 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (893 0)  (893 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (892 1)  (892 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_17_0

 (16 0)  (914 15)  (914 15)  IOB_0 IO Functioning bit
 (3 1)  (937 14)  (937 14)  IO control bit: IODOWN_REN_0

 (14 1)  (946 14)  (946 14)  routing T_17_0.span4_horz_l_12 <X> T_17_0.span4_horz_r_0
 (4 2)  (926 12)  (926 12)  routing T_17_0.span4_horz_r_10 <X> T_17_0.lc_trk_g0_2
 (5 3)  (927 13)  (927 13)  routing T_17_0.span4_horz_r_10 <X> T_17_0.lc_trk_g0_2
 (7 3)  (929 13)  (929 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (915 13)  (915 13)  IOB_0 IO Functioning bit
 (16 4)  (914 11)  (914 11)  IOB_0 IO Functioning bit
 (12 5)  (944 10)  (944 10)  routing T_17_0.lc_trk_g0_2 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (945 10)  (945 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (15 6)  (947 8)  (947 8)  IO control bit: IODOWN_cf_bit_35

 (15 14)  (947 0)  (947 0)  IO control bit: IODOWN_extra_padeb_test_1



IO_Tile_18_0

 (6 0)  (982 15)  (982 15)  routing T_18_0.span12_vert_17 <X> T_18_0.lc_trk_g0_1
 (7 0)  (983 15)  (983 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_17 lc_trk_g0_1
 (8 1)  (984 14)  (984 14)  routing T_18_0.span12_vert_17 <X> T_18_0.lc_trk_g0_1
 (4 5)  (980 10)  (980 10)  routing T_18_0.span4_horz_r_4 <X> T_18_0.lc_trk_g0_4
 (5 5)  (981 10)  (981 10)  routing T_18_0.span4_horz_r_4 <X> T_18_0.lc_trk_g0_4
 (7 5)  (983 10)  (983 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (2 6)  (990 8)  (990 8)  IO control bit: IODOWN_REN_1

 (10 10)  (996 4)  (996 4)  routing T_18_0.lc_trk_g0_4 <X> T_18_0.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (968 4)  (968 4)  IOB_1 IO Functioning bit
 (11 11)  (997 5)  (997 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (999 5)  (999 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (1001 3)  (1001 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (969 2)  (969 2)  IOB_1 IO Functioning bit
 (17 14)  (969 0)  (969 0)  IOB_1 IO Functioning bit
 (14 15)  (1000 1)  (1000 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_19_0

 (4 0)  (1034 15)  (1034 15)  routing T_19_0.span4_horz_r_8 <X> T_19_0.lc_trk_g0_0
 (5 1)  (1035 14)  (1035 14)  routing T_19_0.span4_horz_r_8 <X> T_19_0.lc_trk_g0_0
 (7 1)  (1037 14)  (1037 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_8 lc_trk_g0_0
 (2 6)  (1044 8)  (1044 8)  IO control bit: GIORIGHT1_REN_1

 (12 6)  (1052 8)  (1052 8)  routing T_19_0.span4_vert_37 <X> T_19_0.span4_horz_l_14
 (12 10)  (1052 4)  (1052 4)  routing T_19_0.lc_trk_g1_6 <X> T_19_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1053 4)  (1053 4)  routing T_19_0.lc_trk_g1_6 <X> T_19_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1022 4)  (1022 4)  IOB_1 IO Functioning bit
 (11 11)  (1051 5)  (1051 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1052 5)  (1052 5)  routing T_19_0.lc_trk_g1_6 <X> T_19_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1053 5)  (1053 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (1055 3)  (1055 3)  IO control bit: GIORIGHT1_cf_bit_39

 (17 13)  (1023 2)  (1023 2)  IOB_1 IO Functioning bit
 (4 14)  (1034 0)  (1034 0)  routing T_19_0.span12_vert_6 <X> T_19_0.lc_trk_g1_6
 (17 14)  (1023 0)  (1023 0)  IOB_1 IO Functioning bit
 (4 15)  (1034 1)  (1034 1)  routing T_19_0.span12_vert_6 <X> T_19_0.lc_trk_g1_6
 (5 15)  (1035 1)  (1035 1)  routing T_19_0.span12_vert_6 <X> T_19_0.lc_trk_g1_6
 (7 15)  (1037 1)  (1037 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6
 (14 15)  (1054 1)  (1054 1)  IO control bit: GIORIGHT1_extra_padeb_test_0



IO_Tile_20_0

 (15 14)  (1097 0)  (1097 0)  IO control bit: IODOWN_extra_padeb_test_1

 (14 15)  (1096 1)  (1096 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_21_0

 (11 1)  (1147 14)  (1147 14)  routing T_21_0.span4_horz_l_12 <X> T_21_0.span4_vert_25
 (14 1)  (1150 14)  (1150 14)  routing T_21_0.span4_horz_l_12 <X> T_21_0.span4_horz_r_0
 (2 6)  (1140 8)  (1140 8)  IO control bit: IODOWN_REN_1

 (5 6)  (1131 8)  (1131 8)  routing T_21_0.span4_vert_23 <X> T_21_0.lc_trk_g0_7
 (6 6)  (1132 8)  (1132 8)  routing T_21_0.span4_vert_23 <X> T_21_0.lc_trk_g0_7
 (7 6)  (1133 8)  (1133 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (5 8)  (1131 7)  (1131 7)  routing T_21_0.span4_vert_25 <X> T_21_0.lc_trk_g1_1
 (6 8)  (1132 7)  (1132 7)  routing T_21_0.span4_vert_25 <X> T_21_0.lc_trk_g1_1
 (7 8)  (1133 7)  (1133 7)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (8 9)  (1134 6)  (1134 6)  routing T_21_0.span4_vert_25 <X> T_21_0.lc_trk_g1_1
 (11 10)  (1147 4)  (1147 4)  routing T_21_0.lc_trk_g1_1 <X> T_21_0.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1149 4)  (1149 4)  routing T_21_0.lc_trk_g0_7 <X> T_21_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1118 4)  (1118 4)  IOB_1 IO Functioning bit
 (11 11)  (1147 5)  (1147 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1148 5)  (1148 5)  routing T_21_0.lc_trk_g0_7 <X> T_21_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1149 5)  (1149 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (1151 3)  (1151 3)  IO control bit: IODOWN_cf_bit_39

 (17 13)  (1119 2)  (1119 2)  IOB_1 IO Functioning bit
 (17 14)  (1119 0)  (1119 0)  IOB_1 IO Functioning bit
 (14 15)  (1150 1)  (1150 1)  IO control bit: IODOWN_extra_padeb_test_0



IO_Tile_22_0

 (4 5)  (1184 10)  (1184 10)  routing T_22_0.span4_horz_r_4 <X> T_22_0.lc_trk_g0_4
 (5 5)  (1185 10)  (1185 10)  routing T_22_0.span4_horz_r_4 <X> T_22_0.lc_trk_g0_4
 (7 5)  (1187 10)  (1187 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (2 6)  (1194 8)  (1194 8)  IO control bit: BIODOWN_REN_1

 (10 10)  (1200 4)  (1200 4)  routing T_22_0.lc_trk_g0_4 <X> T_22_0.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1202 4)  (1202 4)  routing T_22_0.lc_trk_g1_6 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1203 4)  (1203 4)  routing T_22_0.lc_trk_g1_6 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1172 4)  (1172 4)  IOB_1 IO Functioning bit
 (11 11)  (1201 5)  (1201 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1202 5)  (1202 5)  routing T_22_0.lc_trk_g1_6 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1203 5)  (1203 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (15 12)  (1205 3)  (1205 3)  IO control bit: BIODOWN_cf_bit_39

 (17 13)  (1173 2)  (1173 2)  IOB_1 IO Functioning bit
 (4 14)  (1184 0)  (1184 0)  routing T_22_0.span4_vert_14 <X> T_22_0.lc_trk_g1_6
 (17 14)  (1173 0)  (1173 0)  IOB_1 IO Functioning bit
 (4 15)  (1184 1)  (1184 1)  routing T_22_0.span4_vert_14 <X> T_22_0.lc_trk_g1_6
 (6 15)  (1186 1)  (1186 1)  routing T_22_0.span4_vert_14 <X> T_22_0.lc_trk_g1_6
 (7 15)  (1187 1)  (1187 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_14 lc_trk_g1_6
 (14 15)  (1204 1)  (1204 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_23_0

 (15 14)  (1259 0)  (1259 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1258 1)  (1258 1)  IO control bit: BIODOWN_extra_padeb_test_0



IO_Tile_24_0

 (15 14)  (1313 0)  (1313 0)  IO control bit: BIODOWN_extra_padeb_test_1

 (14 15)  (1312 1)  (1312 1)  IO control bit: BIODOWN_extra_padeb_test_0


