aig 282 38 37 0 207 0 0 1
157 78
215 80
216 82
224 84
234 86
244 88
254 90
264 92
274 94
284 96
294 98
304 100
314 102
324 104
334 106
344 108
354 110
364 112
374 114
384 116
394 118
404 120
414 122
424 124
434 126
444 128
454 130
464 132
474 134
482 136
34
70
72
74
76
544
1
3
558
562
564
<:KIIIIIIIIIIIIIIIIIIIIIIIIIG6M8ÜáTéçã^
åïìh
îùõr
ú•£|
§≠´Ü
¨µ≥ê
¥Ωªö
º≈√§
ƒÕÀÆ
Ã’”∏
‘›€¬
‹Â„Ã
‰ÌÎ÷
ÏıÛ‡
Ù˝˚Í
¸ÖÉÙ
Ñçã˛
åïìà
îùõí
ú•£ú
§≠´¶
¨µ≥∞
¥Ωª∫
º≈√ƒ
ƒÕÀŒäIãK÷ûFÂÊ†»¢°Ÿ‚EŸW€≤⁄¥ÓÓÏÏÑ$Üá,ñ>õ÷òûõô	ôù†i0 convert.input30
i1 convert.input28
i2 convert.input27
i3 convert.input26
i4 convert.input25
i5 convert.input24
i6 convert.input23
i7 convert.input22
i8 convert.input21
i9 convert.input20
i10 convert.input19
i11 convert.input1
i12 convert.input31
i13 Verilog.BLINK.clk
i14 convert.input29
i15 convert.input0
i16 AIGER_NEXT_Verilog.BLINK.rst
i17 convert.input3
i18 convert.input2
i19 convert.input5
i20 convert.input7
i21 convert.input13
i22 convert.input15
i23 convert.input4
i24 convert.input6
i25 convert.input8
i26 convert.input9
i27 convert.input10
i28 convert.input11
i29 convert.input12
i30 convert.input14
i31 convert.input16
i32 convert.input17
i33 convert.input18
i34 AIGER_NEXT_LTL_1_SPECF_5
i35 AIGER_NEXT_LTL_1_SPECF_3
i36 AIGER_NEXT_LTL_1_SPECF_1
i37 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.BLINK.led
l1 Verilog.BLINK.flg
l2 Verilog.BLINK.cnt[0]
l3 Verilog.BLINK.cnt[1]
l4 Verilog.BLINK.cnt[2]
l5 Verilog.BLINK.cnt[3]
l6 Verilog.BLINK.cnt[4]
l7 Verilog.BLINK.cnt[5]
l8 Verilog.BLINK.cnt[6]
l9 Verilog.BLINK.cnt[7]
l10 Verilog.BLINK.cnt[8]
l11 Verilog.BLINK.cnt[9]
l12 Verilog.BLINK.cnt[10]
l13 Verilog.BLINK.cnt[11]
l14 Verilog.BLINK.cnt[12]
l15 Verilog.BLINK.cnt[13]
l16 Verilog.BLINK.cnt[14]
l17 Verilog.BLINK.cnt[15]
l18 Verilog.BLINK.cnt[16]
l19 Verilog.BLINK.cnt[17]
l20 Verilog.BLINK.cnt[18]
l21 Verilog.BLINK.cnt[19]
l22 Verilog.BLINK.cnt[20]
l23 Verilog.BLINK.cnt[21]
l24 Verilog.BLINK.cnt[22]
l25 Verilog.BLINK.cnt[23]
l26 Verilog.BLINK.cnt[24]
l27 Verilog.BLINK.cnt[25]
l28 Verilog.BLINK.cnt[26]
l29 Verilog.BLINK.mode
l30 Verilog.BLINK.rst
l31 LTL_1_SPECF_5
l32 LTL_1_SPECF_3
l33 LTL_1_SPECF_1
l34 IGNORE_LTL_1
l35 AIGER_VALID
l36 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/blink_20.smv
