****************************************
Report : qor
Design : BlockGemm
Version: U-2022.12-SP6
Date   : Tue Oct 15 01:54:02 2024
****************************************


Scenario           'scenarioFF'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  '**in2out_default**'
----------------------------------------
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scenarioFF'
Timing Path Group  'SYS_CLK'
----------------------------------------
Worst Hold Violation:             -0.11
Total Hold Violation:             -0.11
No. of Hold Violations:               1
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                     39
Critical Path Length:              9.58
Critical Path Slack:               0.04
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                     14
Critical Path Length:              6.80
Critical Path Slack:               2.01
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  '**in2out_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              2.74
Critical Path Slack:               5.96
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------

Scenario           'scenarioSS'
Timing Path Group  'SYS_CLK'
----------------------------------------
Levels of Logic:                     45
Critical Path Length:              8.68
Critical Path Slack:               0.24
Critical Path Clk Period:         10.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              1
Hierarchical Port Count:           5191
Leaf Cell Count:                  72802
Buf/Inv Cell Count:               10404
Buf Cell Count:                    3365
Inv Cell Count:                    7039
Combinational Cell Count:         70451
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2351
   Integrated Clock-Gating Cell Count:                     25
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2326
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:           448605.60
Noncombinational Area:         29248.40
Buf/Inv Area:                  20972.80
Total Buffer Area:              9175.60
Total Inverter Area:           11797.20
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                 3618140.65
Net YLength:                 1939179.06
----------------------------------------
Cell Area (netlist):                         477854.00
Cell Area (netlist and physical only):       489774.00
Net Length:                  5557319.71


Design Rules
----------------------------------------
Total Number of Nets:            105749
Nets with Violations:               170
Max Trans Violations:               162
Max Cap Violations:                  61
----------------------------------------

1
