Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jan 13 17:14:31 2024
| Host         : LAPTOP-SB4MQM2L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file buttons_timing_summary_routed.rpt -pb buttons_timing_summary_routed.pb -rpx buttons_timing_summary_routed.rpx -warn_on_violation
| Design       : buttons
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     83          
LUTAR-1    Warning           LUT drives async reset alert    32          
TIMING-20  Warning           Non-clocked latch               16          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (147)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (197)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (147)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: clk_100Mhz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[9] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: clk_enable_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pause_reg_inv/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: shifty_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (197)
--------------------------------------------------
 There are 197 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  213          inf        0.000                      0                  213           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[10]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.717ns  (logic 1.565ns (17.956%)  route 7.152ns (82.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.417     7.858    btnC_IBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.982 f  shifty_out_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.736     8.717    shifty_out_reg[10]_LDC_i_1_n_0
    SLICE_X64Y36         FDPE                                         f  shifty_out_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[10]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 1.565ns (18.448%)  route 6.920ns (81.552%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.419     7.860    btnC_IBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.984 f  shifty_out_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.501     8.485    shifty_out_reg[10]_LDC_i_2_n_0
    SLICE_X65Y35         FDCE                                         f  shifty_out_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[9]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 1.565ns (18.695%)  route 6.808ns (81.305%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.247     7.688    btnC_IBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.812 f  shifty_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.561     8.373    shifty_out_reg[9]_LDC_i_2_n_0
    SLICE_X62Y37         LDCE                                         f  shifty_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[11]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.346ns  (logic 1.565ns (18.754%)  route 6.781ns (81.246%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.249     7.691    btnC_IBUF
    SLICE_X65Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.815 f  shifty_out_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.532     8.346    shifty_out_reg[11]_LDC_i_1_n_0
    SLICE_X63Y38         FDPE                                         f  shifty_out_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.344ns  (logic 1.565ns (18.759%)  route 6.779ns (81.241%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.419     7.860    btnC_IBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.984 f  shifty_out_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.360     8.344    shifty_out_reg[10]_LDC_i_2_n_0
    SLICE_X65Y36         LDCE                                         f  shifty_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[9]_P/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 1.565ns (18.803%)  route 6.759ns (81.197%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.252     7.693    btnC_IBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.817 f  shifty_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.508     8.325    shifty_out_reg[9]_LDC_i_1_n_0
    SLICE_X63Y37         FDPE                                         f  shifty_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[11]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 1.565ns (19.058%)  route 6.648ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.251     7.693    btnC_IBUF
    SLICE_X65Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.817 f  shifty_out_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.213    shifty_out_reg[11]_LDC_i_2_n_0
    SLICE_X64Y38         FDCE                                         f  shifty_out_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.213ns  (logic 1.565ns (19.058%)  route 6.648ns (80.942%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.251     7.693    btnC_IBUF
    SLICE_X65Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.817 f  shifty_out_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.397     8.213    shifty_out_reg[11]_LDC_i_2_n_0
    SLICE_X65Y38         LDCE                                         f  shifty_out_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[9]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.199ns  (logic 1.565ns (19.091%)  route 6.634ns (80.909%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          6.247     7.688    btnC_IBUF
    SLICE_X65Y37         LUT4 (Prop_lut4_I0_O)        0.124     7.812 f  shifty_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.387     8.199    shifty_out_reg[9]_LDC_i_2_n_0
    SLICE_X64Y37         FDCE                                         f  shifty_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            shifty_out_reg[14]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 1.565ns (19.297%)  route 6.546ns (80.703%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=81, routed)          5.957     7.398    btnC_IBUF
    SLICE_X62Y39         LUT4 (Prop_lut4_I0_O)        0.124     7.522 f  shifty_out_reg[14]_LDC_i_2/O
                         net (fo=2, routed)           0.589     8.111    shifty_out_reg[14]_LDC_i_2_n_0
    SLICE_X63Y39         FDCE                                         f  shifty_out_reg[14]_C/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shifty_out_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifty_out_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE                         0.000     0.000 r  shifty_out_reg[2]_C/C
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shifty_out_reg[2]_C/Q
                         net (fo=2, routed)           0.086     0.227    shifty_out_reg[2]_C_n_0
    SLICE_X1Y19          LUT5 (Prop_lut5_I2_O)        0.048     0.275 r  shifty_reg[1]_i_1/O
                         net (fo=3, routed)           0.000     0.275    shifty_reg[1]
    SLICE_X1Y19          FDCE                                         r  shifty_out_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE                         0.000     0.000 r  clk_enable_reg/C
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk_enable_reg/Q
                         net (fo=2, routed)           0.170     0.311    clk_enable
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.356 r  clk_enable_i_1/O
                         net (fo=1, routed)           0.000     0.356    clk_enable_i_1_n_0
    SLICE_X37Y41         FDRE                                         r  clk_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pause_reg_inv/C
                            (rising edge-triggered cell FDRE)
  Destination:            pause_reg_inv/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE                         0.000     0.000 r  pause_reg_inv/C
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pause_reg_inv/Q
                         net (fo=49, routed)          0.185     0.326    pause
    SLICE_X0Y14          LUT3 (Prop_lut3_I1_O)        0.045     0.371 r  pause_inv_i_1/O
                         net (fo=1, routed)           0.000     0.371    pause_inv_i_1_n_0
    SLICE_X0Y14          FDRE                                         r  pause_reg_inv/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifty_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifty_out_reg[15]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.265%)  route 0.183ns (46.735%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE                         0.000     0.000 r  shifty_reg_reg[15]/C
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  shifty_reg_reg[15]/Q
                         net (fo=2, routed)           0.060     0.224    shifty_reg_reg_n_0_[15]
    SLICE_X65Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.269 f  shifty_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.123     0.392    shifty_out_reg[15]_LDC_i_2_n_0
    SLICE_X64Y41         FDCE                                         f  shifty_out_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifty_reg_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifty_out_reg[15]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.209ns (53.265%)  route 0.183ns (46.735%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDCE                         0.000     0.000 r  shifty_reg_reg[15]/C
    SLICE_X64Y40         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  shifty_reg_reg[15]/Q
                         net (fo=2, routed)           0.060     0.224    shifty_reg_reg_n_0_[15]
    SLICE_X65Y40         LUT4 (Prop_lut4_I3_O)        0.045     0.269 f  shifty_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.123     0.392    shifty_out_reg[15]_LDC_i_2_n_0
    SLICE_X65Y41         LDCE                                         f  shifty_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifty_out_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            shifty_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.206ns (50.505%)  route 0.202ns (49.495%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          LDCE                         0.000     0.000 r  shifty_out_reg[7]_LDC/G
    SLICE_X3Y15          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  shifty_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.087     0.245    shifty_out_reg[7]_LDC_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I1_O)        0.048     0.293 r  shifty_reg[6]_i_1/O
                         net (fo=3, routed)           0.115     0.408    shifty_reg[6]
    SLICE_X1Y16          FDCE                                         r  shifty_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shifty_out_reg[14]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            shifty_out_reg[13]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.189ns (46.184%)  route 0.220ns (53.816%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE                         0.000     0.000 r  shifty_out_reg[14]_C/C
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  shifty_out_reg[14]_C/Q
                         net (fo=2, routed)           0.097     0.238    shifty_out_reg[14]_C_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I2_O)        0.048     0.286 r  shifty_reg[13]_i_1/O
                         net (fo=3, routed)           0.123     0.409    shifty_reg[13]
    SLICE_X64Y39         FDCE                                         r  shifty_out_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE                         0.000     0.000 r  counter_reg[15]/C
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    counter_reg[15]
    SLICE_X36Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    counter[12]_i_2_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    counter_reg[12]_i_1_n_4
    SLICE_X36Y37         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.173     0.314    counter_reg[11]
    SLICE_X36Y36         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.359    counter[8]_i_2_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    counter_reg[8]_i_1_n_4
    SLICE_X36Y36         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  counter_reg[23]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.173     0.314    counter_reg[23]
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.359    counter[20]_i_2_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    counter_reg[20]_i_1_n_4
    SLICE_X36Y39         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------





