0 1 2 the
1 2 3 next
2 3 4 cycle
3 4 5 (
4 5 6 fig
5 6 7 .
6 7 8 25b
7 8 9 )
8 9 1 in
9 10 10 ,
10 11 20 instruction
11 12 21 register
12 13 22 54
13 14 13 the
14 15 14 branch
15 16 15 delay
16 17 16 slot
17 18 17 are
18 19 19 to
19 20 18 fetched
20 21 12 in
21 22 11 instructions
22 23 23 . 3.11066224023
23
0 24 2 the
24 25 3 next
25 26 4 cycle
26 27 5 (
27 28 6 fig
28 29 7 .
29 30 8 25b
30 31 9 )
31 32 1 in
32 33 10 ,
33 34 20 instruction
34 35 21 register
35 36 22 54
36 37 13 the
37 38 14 branch
38 39 15 delay
39 40 16 slot
40 41 19 to
41 42 17 are
42 43 18 fetched
43 44 12 in
44 45 11 instructions
45 46 23 . 7.46737106692
46
0 47 2 the
47 48 3 next
48 49 4 cycle
49 50 5 (
50 51 6 fig
51 52 7 .
52 53 8 25b
53 54 9 )
54 55 1 in
55 56 10 ,
56 57 20 instruction
57 58 21 register
58 59 22 54
59 60 19 to
60 61 13 the
61 62 14 branch
62 63 15 delay
63 64 16 slot
64 65 17 are
65 66 18 fetched
66 67 12 in
67 68 11 instructions
68 69 23 . 0.460675840081
69
0 70 2 the
70 71 3 next
71 72 4 cycle
72 73 5 (
73 74 6 fig
74 75 7 .
75 76 8 25b
76 77 9 )
77 78 1 in
78 79 10 ,
79 80 13 the
80 81 20 instruction
81 82 21 register
82 83 22 54
83 84 14 branch
84 85 15 delay
85 86 16 slot
86 87 17 are
87 88 19 to
88 89 18 fetched
89 90 12 in
90 91 11 instructions
91 92 23 . 6.36875877825
92
0 93 2 the
93 94 3 next
94 95 4 cycle
95 96 5 (
96 97 6 fig
97 98 7 .
98 99 8 25b
99 100 9 )
100 101 1 in
101 102 10 ,
102 103 13 the
103 104 20 instruction
104 105 21 register
105 106 22 54
106 107 19 to
107 108 14 branch
108 109 15 delay
109 110 16 slot
110 111 17 are
111 112 18 fetched
112 113 12 in
113 114 11 instructions
114 115 23 . 4.42284862919
115
0 116 2 the
116 117 3 next
117 118 4 cycle
118 119 5 (
119 120 6 fig
120 121 7 .
121 122 8 25b
122 123 9 )
123 124 1 in
124 125 10 ,
125 126 13 the
126 127 14 branch
127 128 20 instruction
128 129 21 register
129 130 22 54
130 131 19 to
131 132 15 delay
132 133 16 slot
133 134 17 are
134 135 18 fetched
135 136 12 in
136 137 11 instructions
137 138 23 . 5.85793315448
138
0 139 2 the
139 140 3 next
140 141 4 cycle
141 142 5 (
142 143 6 fig
143 144 7 .
144 145 8 25b
145 146 9 )
146 147 1 in
147 148 10 ,
148 149 13 the
149 150 14 branch
150 151 15 delay
151 152 16 slot
152 153 20 instruction
153 154 21 register
154 155 22 54
155 156 17 are
156 157 19 to
157 158 18 fetched
158 159 12 in
159 160 11 instructions
160 161 23 . 6.77422388636
161
0 162 2 the
162 163 3 next
163 164 4 cycle
164 165 5 (
165 166 6 fig
166 167 7 .
167 168 8 25b
168 169 9 )
169 170 1 in
170 171 10 ,
171 172 13 the
172 173 14 branch
173 174 15 delay
174 175 16 slot
175 176 17 are
176 177 20 instruction
177 178 21 register
178 179 22 54
179 180 19 to
180 181 18 fetched
181 182 12 in
182 183 11 instructions
183 184 23 . 1.51153369745
184
0 185 2 the
185 186 3 next
186 187 4 cycle
187 188 5 (
188 189 6 fig
189 190 7 .
190 191 8 25b
191 192 1 in
192 193 9 )
193 194 10 ,
194 195 20 instruction
195 196 21 register
196 197 22 54
197 198 13 the
198 199 14 branch
199 200 15 delay
200 201 16 slot
201 202 17 are
202 203 19 to
203 204 18 fetched
204 205 12 in
205 206 11 instructions
206 207 23 . 7.46737106692
207
0 208 2 the
208 209 3 next
209 210 4 cycle
210 211 5 (
211 212 6 fig
212 213 7 .
213 214 8 25b
214 215 9 )
215 216 1 in
216 217 10 ,
217 218 13 the
218 219 14 branch
219 220 15 delay
220 221 20 instruction
221 222 21 register
222 223 22 54
223 224 19 to
224 225 16 slot
225 226 17 are
226 227 18 fetched
227 228 12 in
228 229 11 instructions
229 230 23 . 6.77422388636
230
0 231 2 the
231 232 3 next
232 233 4 cycle
233 234 5 (
234 235 6 fig
235 236 7 .
236 237 8 25b
237 238 9 )
238 239 1 in
239 240 10 ,
240 241 13 the
241 242 14 branch
242 243 15 delay
243 244 16 slot
244 245 20 instruction
245 246 21 register
246 247 22 54
247 248 19 to
248 249 17 are
249 250 18 fetched
250 251 12 in
251 252 11 instructions
252 253 23 . 4.47163879336
253
0 254 2 the
254 255 3 next
255 256 4 cycle
256 257 5 (
257 258 6 fig
258 259 7 .
259 260 8 25b
260 261 9 )
261 262 1 in
262 263 10 ,
263 264 20 instruction
264 265 21 register
265 266 22 54
266 267 13 the
267 268 14 branch
268 269 15 delay
269 270 16 slot
270 271 17 are
271 272 18 fetched
272 273 19 to
273 274 12 in
274 275 11 instructions
275 276 23 . 2.62318398046
276
