-makelib ies/xil_defaultlib \
  "../../../../ECE524_PRELAB7.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl" \
-endlib

