Time resolution is 1 ps
$stop called at time : 190 ns : File "F:/FPGA/Verilog_design/reset_synchronizer/tb/tb.v" Line 23
