{
  "creator": "Yosys 0.29 (git sha1 6abe47a4e, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)",
  "modules": {
    "syn_wrap": {
      "attributes": {
        "hdlname": "\\syn_wrap",
        "top": "00000000000000000000000000000001",
        "src": "synth_wrapper.v:1.1-168.10"
      },
      "ports": {
        "clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_ni": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "test_en_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ram_cfg_i": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "hart_id_i": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ]
        },
        "boot_addr_i": {
          "direction": "input",
          "bits": [ 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
        },
        "instr_gnt_i": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "instr_rvalid_i": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "instr_rdata_i": {
          "direction": "input",
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112 ]
        },
        "instr_rdata_intg_i": {
          "direction": "input",
          "bits": [ 113, 114, 115, 116, 117, 118, 119 ]
        },
        "instr_err_i": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "data_gnt_i": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "data_rvalid_i": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "data_rdata_i": {
          "direction": "input",
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154 ]
        },
        "data_rdata_intg_i": {
          "direction": "input",
          "bits": [ 155, 156, 157, 158, 159, 160, 161 ]
        },
        "data_err_i": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "irq_software_i": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "irq_timer_i": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "irq_external_i": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "irq_fast_i": {
          "direction": "input",
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ]
        },
        "irq_nm_i": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "scramble_key_valid_i": {
          "direction": "input",
          "bits": [ 182 ]
        },
        "scramble_key_i": {
          "direction": "input",
          "bits": [ 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310 ]
        },
        "scramble_nonce_i": {
          "direction": "input",
          "bits": [ 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374 ]
        },
        "debug_req_i": {
          "direction": "input",
          "bits": [ 375 ]
        },
        "fetch_enable_i": {
          "direction": "input",
          "bits": [ 376, 377, 378, 379 ]
        },
        "scan_rst_ni": {
          "direction": "input",
          "bits": [ 380 ]
        },
        "instr_req_o": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "instr_addr_o": {
          "direction": "output",
          "bits": [ "0", "0", 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411 ]
        },
        "data_req_o": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "data_we_o": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "data_be_o": {
          "direction": "output",
          "bits": [ 414, 415, 416, 417 ]
        },
        "data_addr_o": {
          "direction": "output",
          "bits": [ "0", "0", 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447 ]
        },
        "data_wdata_o": {
          "direction": "output",
          "bits": [ 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479 ]
        },
        "data_wdata_intg_o": {
          "direction": "output",
          "bits": [ 480, 481, 482, 483, 484, 485, 486 ]
        },
        "scramble_req_o": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "crash_dump_o": {
          "direction": "output",
          "bits": [ 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, "0", 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645 ]
        },
        "double_fault_seen_o": {
          "direction": "output",
          "bits": [ 646 ]
        },
        "core_sleep_o": {
          "direction": "output",
          "bits": [ 647 ]
        },


        "alert_wdata_intg_err_o": {
          "direction": "output",
          "bits": [ 650 ]
        },
        "alert_minor_o": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "alert_major_internal_o": {
          "direction": "output",
          "bits": [ 648 ]
        },
        "alert_major_bus_o": {
          "direction": "output",
          "bits": [ 649 ]
        }
      }
    },
    

    "register_file": {
      "attributes": {
        "hdlname": "u_top gen_regfile_ff.register_file_i",
        "top": "00000000000000000000000000000001",
        "src": "synth_wrapper.v:1.1-168.10"
      },
      "ports": {
        "u_top.gen_regfile_ff.register_file_i.clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "u_top.gen_regfile_ff.register_file_i.rst_ni": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "u_top.gen_regfile_ff.register_file_i.test_en_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "u_top.u_ibex_core.wb_stage_i.dummy_instr_id_i": {
          "direction": "input",
          "bits": [ 4015 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.dummy_instr_wb_i": {
          "direction": "input",
          "bits": [ 4014 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.raddr_a_i": {
          "direction": "input",
          "bits": [ 4009, 4010, 4011, 4012, 4013 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.rdata_a_o": {
          "direction": "output",
          "bits": [ 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086, 4087, 4088, 4089, 4090, 4091, 4092, 4093 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.raddr_b_i": {
          "direction": "input",
          "bits": [ 4004, 4005, 4006, 4007, 4008 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.rdata_b_o": {
          "direction": "output",
          "bits": [ 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047, 4048, 4049, 4050, 4051, 4052, 4053, 4054 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.waddr_a_i": {
          "direction": "input",
          "bits": [ 3999, 4000, 4001, 4002, 4003 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.wdata_a_i": {
          "direction": "input",
          "bits": [ 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.we_a_i": {
          "direction": "input",
          "bits": [ 3998 ]
        },        
        "u_top.gen_regfile_ff.register_file_i.err_o": {
          "direction": "output",
          "bits": [ 1022 ]
        }
      }
    },
    
    "register_file_ced": {
      "attributes": {
        "hdlname": "u_top gen_regfile_ff.register_file_i",
        "top": "00000000000000000000000000000001",
        "src": "synth_wrapper.v:1.1-168.10"
      },
      "ports": {
        "u_top.gen_regfile_ff.register_file_i.clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "u_top.gen_regfile_ff.register_file_i.rst_ni": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "u_top.gen_regfile_ff.register_file_i.test_en_i": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "u_top.u_ibex_core.wb_stage_i.dummy_instr_id_i": {
          "direction": "input",
          "bits": [ 4015 ]
        },
        "u_top.gen_regfile_ff.register_file_i.dummy_instr_wb_i": {
          "direction": "input",
          "bits": [ 4014 ]
        },
        "u_top.gen_regfile_ff.register_file_i.raddr_a_i": {
          "direction": "input",
          "bits": [ 4009, 4010, 4011, 4012, 4013 ]
        },
        "u_top.gen_regfile_ff.register_file_i.raddr_b_i": {
          "direction": "input",
          "bits": [ 4004, 4005, 4006, 4007, 4008 ]
        },
        "u_top.gen_regfile_ff.register_file_i.waddr_a_i": {
          "direction": "input",
          "bits": [ 3999, 4000, 4001, 4002, 4003 ]
        },
        "u_top.gen_regfile_ff.register_file_i.wdata_a_i": {
          "direction": "input",
          "bits": [ 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997 ]
        },
        "u_top.gen_regfile_ff.register_file_i.we_a_i": {
          "direction": "input",
          "bits": [ 3998 ]
        },


        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.rf_rdata_a": {
          "direction": "output",
          "bits": [ 2944, 2946, 2948, 2950, 2952, 2954, 2956, 2958, 2960, 2962, 2964, 2966, 2968, 2970, 2972, 2974, 2976, 2978, 2980, 2982, 2984, 2986, 2988, 2990, 2992, 2994, 2996, 2998, 3000, 3002, 3004, 3006 ]
        },
        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.rf_rdata_b": {
          "direction": "output",
          "bits": [ 2866, 2868, 2870, 2872, 2874, 2876, 2878, 2880, 2882, 2884, 2886, 2888, 2890, 2892, 2894, 2896, 2898, 2900, 2902, 2904, 2906, 2908, 2910, 2912, 2914, 2916, 2918, 2920, 2922, 2924, 2926, 2928 ]
        },
        "u_top.u_ibex_core.rf_rdata_a": {
          "direction": "output",
          "bits": [ 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086 ]
        },
        "u_top.u_ibex_core.rf_rdata_b": {
          "direction": "output",
          "bits": [ 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047 ]
        },
        

        "u_top.gen_regfile_ff.register_file_i.err_o": {
          "direction": "output",
          "bits": [ 1022 ]
        },
        "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": {
          "direction": "output",
          "bits": [ 68567, 68570 ]
        },
        "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": {
          "direction": "output",
          "bits": [ 68566, 68569 ]
        },
        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": {
          "direction": "output",
          "bits": [ 4234, 4237 ]
        },
        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": {
          "direction": "output",
          "bits": [ 4233, 4236 ]
        }
      }
    },
    
    "ibex_lockstep": {
      "attributes": {
        "hdlname": "u_top"
      },
      "ports": {
        "u_top.clk_i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "u_top.rst_ni": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "u_top.hart_id_i": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46 ]
        },
        "u_top.boot_addr_i": {
          "direction": "input",
          "bits": [ 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78 ]
        },
        "u_top.instr_gnt_i": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "u_top.instr_rvalid_i": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "u_top.instr_rdata_core": {
          "direction": "input",
          "bits": [ 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119 ]
        },
        "u_top.instr_err_i": {
          "direction": "input",
          "bits": [ 120 ]
        },
        "u_top.data_gnt_i": {
          "direction": "input",
          "bits": [ 121 ]
        },
        "u_top.data_rvalid_i": {
          "direction": "input",
          "bits": [ 122 ]
        },
        "u_top.data_err_i": {
          "direction": "input",
          "bits": [ 162 ]
        },
        "u_top.data_rdata_core": {
          "direction": "input",
          "bits": [ 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ]
        },
        "u_top.debug_req_i": {
          "direction": "input",
          "bits": [ 375 ]
        },
        "u_top.fetch_enable_i": {
          "direction": "input",
          "bits": [ "1", "0", "1", "0" ]
        },
        "u_top.ic_data_rdata": {
          "direction": "input",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "u_top.ic_tag_rdata": {
          "direction": "input",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "u_top.irq_external_i": {
          "direction": "input",
          "bits": [ 165 ]
        },
        "u_top.irq_fast_i": {
          "direction": "input",
          "bits": [ 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180 ]
        },
        "u_top.irq_nm_i": {
          "direction": "input",
          "bits": [ 181 ]
        },
        "u_top.irq_software_i": {
          "direction": "input",
          "bits": [ 163 ]
        },
        "u_top.irq_timer_i": {
          "direction": "input",
          "bits": [ 164 ]
        },
        "u_top.scramble_key_valid_q": {
          "direction": "input",
          "bits": [ "1" ]
        },
        "u_top.scan_rst_ni": {
          "direction": "input",
          "bits": [ 380 ]
        },
        "u_top.test_en_i": {
          "direction": "input",
          "bits": [ 4 ]
        },

        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.rf_rdata_a": {
          "direction": "input",
          "bits": [ 2944, 2946, 2948, 2950, 2952, 2954, 2956, 2958, 2960, 2962, 2964, 2966, 2968, 2970, 2972, 2974, 2976, 2978, 2980, 2982, 2984, 2986, 2988, 2990, 2992, 2994, 2996, 2998, 3000, 3002, 3004, 3006 ]
        },
        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.rf_rdata_b": {
          "direction": "input",
          "bits": [ 2866, 2868, 2870, 2872, 2874, 2876, 2878, 2880, 2882, 2884, 2886, 2888, 2890, 2892, 2894, 2896, 2898, 2900, 2902, 2904, 2906, 2908, 2910, 2912, 2914, 2916, 2918, 2920, 2922, 2924, 2926, 2928 ]
        },
        "u_top.u_ibex_core.rf_rdata_a": {
          "direction": "input",
          "bits": [ 4055, 4056, 4057, 4058, 4059, 4060, 4061, 4062, 4063, 4064, 4065, 4066, 4067, 4068, 4069, 4070, 4071, 4072, 4073, 4074, 4075, 4076, 4077, 4078, 4079, 4080, 4081, 4082, 4083, 4084, 4085, 4086 ]
        },
        "u_top.u_ibex_core.rf_rdata_b": {
          "direction": "input",
          "bits": [ 4016, 4017, 4018, 4019, 4020, 4021, 4022, 4023, 4024, 4025, 4026, 4027, 4028, 4029, 4030, 4031, 4032, 4033, 4034, 4035, 4036, 4037, 4038, 4039, 4040, 4041, 4042, 4043, 4044, 4045, 4046, 4047 ]
        },

        "u_top.gen_regfile_ff.register_file_i.err_o": {
          "direction": "input",
          "bits": [ 1022 ]
        },
        "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": {
          "direction": "input",
          "bits": [ 68567, 68570 ]
        },
        "u_top.u_ibex_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": {
          "direction": "input",
          "bits": [ 68566, 68569 ]
        },
        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_a.err_o": {
          "direction": "input",
          "bits": [ 4234, 4237 ]
        },
        "u_top.gen_lockstep.u_ibex_lockstep.u_shadow_core.gen_regfile_ecc.regfile_ecc_dec_b.err_o": {
          "direction": "input",
          "bits": [ 4233, 4236 ]
        },



        "u_top.instr_req_o": {
          "direction": "output",
          "bits": [ 381 ]
        },
        "u_top.instr_addr_o": {
          "direction": "output",
          "bits": [ "0", "0", 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411 ]
        },
        "u_top.data_req_o": {
          "direction": "output",
          "bits": [ 412 ]
        },
        "u_top.data_we_o": {
          "direction": "output",
          "bits": [ 413 ]
        },
        "u_top.data_be_o": {
          "direction": "output",
          "bits": [ 414, 415, 416, 417 ]
        },
        "u_top.data_addr_o": {
          "direction": "output",
          "bits": [ "0", "0", 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447 ]
        },
        "u_top.data_wdata_core": {
          "direction": "output",
          "bits": [ 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486 ]
        },
        "u_top.core_busy_d": {
          "direction": "output",
          "bits": [ 1038, 1039, 1032, 1034 ]
        },
        "u_top.crash_dump_o": {
          "direction": "output",
          "bits": [ 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, "0", 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645 ]
        },
        "u_top.double_fault_seen_o": {
          "direction": "output",
          "bits": [ 646 ]
        },
        "u_top.dummy_instr_id": {
          "direction": "output",
          "bits": [ 4015 ]
        },
        "u_top.dummy_instr_wb": {
          "direction": "output",
          "bits": [ 4014 ]
        },
        "u_top.ic_data_addr": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "u_top.ic_data_req": {
          "direction": "output",
          "bits": [ "0", "0" ]
        },
        "u_top.ic_data_wdata": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "u_top.ic_data_write": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "u_top.ic_scr_key_req": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "u_top.ic_tag_addr": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "u_top.ic_tag_req": {
          "direction": "output",
          "bits": [ "0", "0" ]
        },
        "u_top.ic_tag_wdata": {
          "direction": "output",
          "bits": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ]
        },
        "u_top.ic_tag_write": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "u_top.irq_pending": {
          "direction": "output",
          "bits": [ 1017 ]
        },
        "u_top.rf_raddr_a": {
          "direction": "output",
          "bits": [ 4009, 4010, 4011, 4012, 4013 ]
        },
        "u_top.rf_raddr_b": {
          "direction": "output",
          "bits": [ 4004, 4005, 4006, 4007, 4008 ]
        },
        "u_top.rf_waddr_wb": {
          "direction": "output",
          "bits": [ 3999, 4000, 4001, 4002, 4003 ]
        },
        "u_top.rf_wdata_wb_ecc": {
          "direction": "output",
          "bits": [ 3959, 3960, 3961, 3962, 3963, 3964, 3965, 3966, 3967, 3968, 3969, 3970, 3971, 3972, 3973, 3974, 3975, 3976, 3977, 3978, 3979, 3980, 3981, 3982, 3983, 3984, 3985, 3986, 3987, 3988, 3989, 3990, 3991, 3992, 3993, 3994, 3995, 3996, 3997 ]
        },
        "u_top.rf_we_wb": {
          "direction": "output",
          "bits": [ 3998 ]
        },


        "u_top.alert_minor_o": {
          "direction": "output",
          "bits": [ "0" ]
        },
        "u_top.alert_major_internal_o": {
          "direction": "output",
          "bits": [ 648 ]
        },
        "u_top.alert_major_bus_o": {
          "direction": "output",
          "bits": [ 649 ]
        }
        

      }
    }
  }
}
