irun(64): 15.20-s051: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s051: Started on Apr 12, 2023 at 12:53:27 IST
irun
	-access +rwc
	t_processor.v
INCLUDE $GF_PDK_HOME/DesignEnv/VirtuosoOA/setup/superstack.cds.lib
|
irun: *W,DLCVAR (../cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE CALIBRE_HOME     /cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34
|
irun: *W,DLCPTH (../cds.lib,13): cds.lib Invalid path '/cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34' (cds.lib command ignored).
DEFINE UMC_18_CMOS /cad_area/install/pdk/Cadence_PDK/UMC180FDK/Cadence_IC6/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB.zip_FILES/UM180FDKMFC00000OA_A02_DESIGNKIT.tar.gz_FILES/UM180FDKMFC00000OA_A02_PB.tar.gz_FILES/UMC_18_CMOS/
|
irun: *W,DLCLAP (../cds.lib,28): cds.lib Same file has different definitions for library 'library UMC_18_CMOS from /home/01FE20BEC299/cds.lib line 28, redefines
    library UMC_18_CMOS from same file line 27 defined earlier.' (continuing with last specified path).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday
|
irun: *W,DLCPTH (../cds.lib,34): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday' (cds.lib command ignored).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef
|
irun: *W,DLCPTH (../cds.lib,35): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef' (cds.lib command ignored).
DEFINE FSA0M_A_50VT_GENERIC_IO /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO
|
irun: *W,DLCPTH (../cds.lib,37): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO' (cds.lib command ignored).
DEFINE asap7_TechLib $PDK_DIR/cdslib/asap7_TechLib
|
irun: *W,DLCVAR (../cds.lib,42): cds.lib Invalid environment variable ''.
DEFINE asap7ssc7p5t $PDK_DIR/asap7ssc7p5t_05
|
irun: *W,DLCVAR (../cds.lib,67): cds.lib Invalid environment variable ''.
INCLUDE $GF_PDK_HOME/DesignEnv/VirtuosoOA/setup/superstack.cds.lib
|
irun: *W,DLCVAR (../cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE CALIBRE_HOME     /cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34
|
irun: *W,DLCPTH (../cds.lib,13): cds.lib Invalid path '/cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34' (cds.lib command ignored).
DEFINE UMC_18_CMOS /cad_area/install/pdk/Cadence_PDK/UMC180FDK/Cadence_IC6/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB.zip_FILES/UM180FDKMFC00000OA_A02_DESIGNKIT.tar.gz_FILES/UM180FDKMFC00000OA_A02_PB.tar.gz_FILES/UMC_18_CMOS/
|
irun: *W,DLCLAP (../cds.lib,28): cds.lib Same file has different definitions for library 'library UMC_18_CMOS from /home/01FE20BEC299/cds.lib line 28, redefines
    library UMC_18_CMOS from same file line 27 defined earlier.' (continuing with last specified path).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday
|
irun: *W,DLCPTH (../cds.lib,34): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday' (cds.lib command ignored).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef
|
irun: *W,DLCPTH (../cds.lib,35): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef' (cds.lib command ignored).
DEFINE FSA0M_A_50VT_GENERIC_IO /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO
|
irun: *W,DLCPTH (../cds.lib,37): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO' (cds.lib command ignored).
DEFINE asap7_TechLib $PDK_DIR/cdslib/asap7_TechLib
|
irun: *W,DLCVAR (../cds.lib,42): cds.lib Invalid environment variable ''.
DEFINE asap7ssc7p5t $PDK_DIR/asap7ssc7p5t_05
|
irun: *W,DLCVAR (../cds.lib,67): cds.lib Invalid environment variable ''.
INCLUDE $GF_PDK_HOME/DesignEnv/VirtuosoOA/setup/superstack.cds.lib
|
irun: *W,DLCVAR (../cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE CALIBRE_HOME     /cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34
|
irun: *W,DLCPTH (../cds.lib,13): cds.lib Invalid path '/cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34' (cds.lib command ignored).
DEFINE UMC_18_CMOS /cad_area/install/pdk/Cadence_PDK/UMC180FDK/Cadence_IC6/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB.zip_FILES/UM180FDKMFC00000OA_A02_DESIGNKIT.tar.gz_FILES/UM180FDKMFC00000OA_A02_PB.tar.gz_FILES/UMC_18_CMOS/
|
irun: *W,DLCLAP (../cds.lib,28): cds.lib Same file has different definitions for library 'library UMC_18_CMOS from /home/01FE20BEC299/cds.lib line 28, redefines
    library UMC_18_CMOS from same file line 27 defined earlier.' (continuing with last specified path).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday
|
irun: *W,DLCPTH (../cds.lib,34): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday' (cds.lib command ignored).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef
|
irun: *W,DLCPTH (../cds.lib,35): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef' (cds.lib command ignored).
DEFINE FSA0M_A_50VT_GENERIC_IO /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO
|
irun: *W,DLCPTH (../cds.lib,37): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO' (cds.lib command ignored).
DEFINE asap7_TechLib $PDK_DIR/cdslib/asap7_TechLib
|
irun: *W,DLCVAR (../cds.lib,42): cds.lib Invalid environment variable ''.
DEFINE asap7ssc7p5t $PDK_DIR/asap7ssc7p5t_05
|
irun: *W,DLCVAR (../cds.lib,67): cds.lib Invalid environment variable ''.
INCLUDE $GF_PDK_HOME/DesignEnv/VirtuosoOA/setup/superstack.cds.lib
|
irun: *W,DLCVAR (../cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE CALIBRE_HOME     /cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34
|
irun: *W,DLCPTH (../cds.lib,13): cds.lib Invalid path '/cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34' (cds.lib command ignored).
DEFINE UMC_18_CMOS /cad_area/install/pdk/Cadence_PDK/UMC180FDK/Cadence_IC6/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB.zip_FILES/UM180FDKMFC00000OA_A02_DESIGNKIT.tar.gz_FILES/UM180FDKMFC00000OA_A02_PB.tar.gz_FILES/UMC_18_CMOS/
|
irun: *W,DLCLAP (../cds.lib,28): cds.lib Same file has different definitions for library 'library UMC_18_CMOS from /home/01FE20BEC299/cds.lib line 28, redefines
    library UMC_18_CMOS from same file line 27 defined earlier.' (continuing with last specified path).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday
|
irun: *W,DLCPTH (../cds.lib,34): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday' (cds.lib command ignored).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef
|
irun: *W,DLCPTH (../cds.lib,35): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef' (cds.lib command ignored).
DEFINE FSA0M_A_50VT_GENERIC_IO /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO
|
irun: *W,DLCPTH (../cds.lib,37): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO' (cds.lib command ignored).
DEFINE asap7_TechLib $PDK_DIR/cdslib/asap7_TechLib
|
irun: *W,DLCVAR (../cds.lib,42): cds.lib Invalid environment variable ''.
DEFINE asap7ssc7p5t $PDK_DIR/asap7ssc7p5t_05
|
irun: *W,DLCVAR (../cds.lib,67): cds.lib Invalid environment variable ''.
INCLUDE $GF_PDK_HOME/DesignEnv/VirtuosoOA/setup/superstack.cds.lib
|
irun: *W,DLCVAR (../cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE CALIBRE_HOME     /cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34
|
irun: *W,DLCPTH (../cds.lib,13): cds.lib Invalid path '/cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34' (cds.lib command ignored).
DEFINE UMC_18_CMOS /cad_area/install/pdk/Cadence_PDK/UMC180FDK/Cadence_IC6/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB.zip_FILES/UM180FDKMFC00000OA_A02_DESIGNKIT.tar.gz_FILES/UM180FDKMFC00000OA_A02_PB.tar.gz_FILES/UMC_18_CMOS/
|
irun: *W,DLCLAP (../cds.lib,28): cds.lib Same file has different definitions for library 'library UMC_18_CMOS from /home/01FE20BEC299/cds.lib line 28, redefines
    library UMC_18_CMOS from same file line 27 defined earlier.' (continuing with last specified path).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday
|
irun: *W,DLCPTH (../cds.lib,34): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday' (cds.lib command ignored).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef
|
irun: *W,DLCPTH (../cds.lib,35): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef' (cds.lib command ignored).
DEFINE FSA0M_A_50VT_GENERIC_IO /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO
|
irun: *W,DLCPTH (../cds.lib,37): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO' (cds.lib command ignored).
DEFINE asap7_TechLib $PDK_DIR/cdslib/asap7_TechLib
|
irun: *W,DLCVAR (../cds.lib,42): cds.lib Invalid environment variable ''.
DEFINE asap7ssc7p5t $PDK_DIR/asap7ssc7p5t_05
|
irun: *W,DLCVAR (../cds.lib,67): cds.lib Invalid environment variable ''.
INCLUDE $GF_PDK_HOME/DesignEnv/VirtuosoOA/setup/superstack.cds.lib
|
ncvlog: *W,DLCVAR (../cds.lib,6): cds.lib Invalid environment variable ''.
DEFINE CALIBRE_HOME     /cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34
|
ncvlog: *W,DLCPTH (../cds.lib,13): cds.lib Invalid path '/cad_area/vlsi/tools/MENTOR/calibre/aoi_cal_2018.2_41.34' (cds.lib command ignored).
DEFINE UMC_18_CMOS /cad_area/install/pdk/Cadence_PDK/UMC180FDK/Cadence_IC6/G-9FD-MIXED_MODE_RFCMOS18-1.8V_3.3V-1P6M-MMC_UM180FDKMFC00000OA-FDK-Ver.A02_PB.zip_FILES/UM180FDKMFC00000OA_A02_DESIGNKIT.tar.gz_FILES/UM180FDKMFC00000OA_A02_PB.tar.gz_FILES/UMC_18_CMOS/
|
ncvlog: *W,DLCLAP (../cds.lib,28): cds.lib Same file has different definitions for library 'library UMC_18_CMOS from /home/01FE20BEC299/cds.lib line 28, redefines
    library UMC_18_CMOS from same file line 27 defined earlier.' (continuing with last specified path).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday
|
ncvlog: *W,DLCPTH (../cds.lib,34): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday' (cds.lib command ignored).
DEFINE UMC180Faraday    /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef
|
ncvlog: *W,DLCPTH (../cds.lib,35): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/BackEnd/lef' (cds.lib command ignored).
DEFINE FSA0M_A_50VT_GENERIC_IO /cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO
|
ncvlog: *W,DLCPTH (../cds.lib,37): cds.lib Invalid path '/cad_area/install/pdk/UMC/UMC180Faraday/fsa0m_a/2008Q3v1.2/50VT_GENERIC_IO/FrontEnd/composer/FSA0M_A_50VT_GENERIC_IO' (cds.lib command ignored).
DEFINE asap7_TechLib $PDK_DIR/cdslib/asap7_TechLib
|
ncvlog: *W,DLCVAR (../cds.lib,42): cds.lib Invalid environment variable ''.
DEFINE asap7ssc7p5t $PDK_DIR/asap7ssc7p5t_05
|
ncvlog: *W,DLCVAR (../cds.lib,67): cds.lib Invalid environment variable ''.
file: t_processor.v
	else id_ex_a <= #2 reg[if_id_ir[25:21]];
	                     |
ncvlog: *E,ILLPRI (t_processor.v,78|22): illegal expression primary [4.2(IEEE)].
	else id_ex_a <= #2 reg[if_id_ir[25:21]];
	                                      |
ncvlog: *E,EXPSMC (t_processor.v,78|39): expecting a semicolon (';') [9.2.2(IEEE)].
	else id_ex_b <= #2 reg[if_id_ir[20:16]];
	                     |
ncvlog: *E,ILLPRI (t_processor.v,81|22): illegal expression primary [4.2(IEEE)].
	else id_ex_b <= #2 reg[if_id_ir[20:16]];
	                                      |
ncvlog: *E,EXPSMC (t_processor.v,81|39): expecting a semicolon (';') [9.2.2(IEEE)].
 case (id_ex_type);
                  |
ncvlog: *E,ILLPRI (t_processor.v,104|18): illegal expression primary [4.2(IEEE)].
	RR_ALU: begin
	      |
ncvlog: *E,EXPLPA (t_processor.v,105|7): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			ADD: ex_mem_ALUout <= #2 id_ex_a + id_ex_b;
			  |
ncvlog: *E,EXPSMC (t_processor.v,107|5): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
			ADD: ex_mem_ALUout <= #2 id_ex_a + id_ex_b;
			   |
ncvlog: *E,EXPLPA (t_processor.v,107|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			ADD: ex_mem_ALUout <= #2 id_ex_a + id_ex_b;
			                    |
ncvlog: *E,EXPLPA (t_processor.v,107|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			ADD: ex_mem_ALUout <= #2 id_ex_a + id_ex_b;
			                                 |
ncvlog: *E,EXPLPA (t_processor.v,107|36): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			ADD: ex_mem_ALUout <= #2 id_ex_a + id_ex_b;
			                                          |
ncvlog: *E,EXPLPA (t_processor.v,107|45): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SUB: ex_mem_ALUout <= #2 id_ex_a - id_ex_b;
			   |
ncvlog: *E,EXPLPA (t_processor.v,108|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SUB: ex_mem_ALUout <= #2 id_ex_a - id_ex_b;
			                    |
ncvlog: *E,EXPLPA (t_processor.v,108|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SUB: ex_mem_ALUout <= #2 id_ex_a - id_ex_b;
			                                 |
ncvlog: *E,EXPLPA (t_processor.v,108|36): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SUB: ex_mem_ALUout <= #2 id_ex_a - id_ex_b;
			                                          |
ncvlog: *E,EXPLPA (t_processor.v,108|45): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			AND: ex_mem_ALUout <= #2 id_ex_a & id_ex_b;
			   |
ncvlog: *E,EXPLPA (t_processor.v,109|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			AND: ex_mem_ALUout <= #2 id_ex_a & id_ex_b;
			                    |
ncvlog: *E,EXPLPA (t_processor.v,109|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			AND: ex_mem_ALUout <= #2 id_ex_a & id_ex_b;
			                                 |
ncvlog: *E,EXPLPA (t_processor.v,109|36): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			AND: ex_mem_ALUout <= #2 id_ex_a & id_ex_b;
			                                          |
ncvlog: *E,EXPLPA (t_processor.v,109|45): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			OR : ex_mem_ALUout <= #2 id_ex_a | id_ex_b;
			   |
ncvlog: *E,EXPLPA (t_processor.v,110|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			OR : ex_mem_ALUout <= #2 id_ex_a | id_ex_b;
			                    |
ncvlog: *E,EXPLPA (t_processor.v,110|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			OR : ex_mem_ALUout <= #2 id_ex_a | id_ex_b;
			                                 |
ncvlog: *E,EXPLPA (t_processor.v,110|36): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			OR : ex_mem_ALUout <= #2 id_ex_a | id_ex_b;
			                                          |
ncvlog: *E,EXPLPA (t_processor.v,110|45): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SLT: ex_mem_ALUout <= #2 id_ex_a < id_ex_b;
			   |
ncvlog: *E,EXPLPA (t_processor.v,111|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SLT: ex_mem_ALUout <= #2 id_ex_a < id_ex_b;
			                    |
ncvlog: *E,EXPLPA (t_processor.v,111|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SLT: ex_mem_ALUout <= #2 id_ex_a < id_ex_b;
			                                 |
ncvlog: *E,EXPLPA (t_processor.v,111|36): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			SLT: ex_mem_ALUout <= #2 id_ex_a < id_ex_b;
			                                          |
ncvlog: *E,EXPLPA (t_processor.v,111|45): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			MUL: ex_mem_ALUout <= #2 id_ex_a * id_ex_b;
			   |
ncvlog: *E,EXPLPA (t_processor.v,112|6): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			MUL: ex_mem_ALUout <= #2 id_ex_a * id_ex_b;
			                    |
ncvlog: *E,EXPLPA (t_processor.v,112|23): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			MUL: ex_mem_ALUout <= #2 id_ex_a * id_ex_b;
			                                 |
ncvlog: *E,EXPLPA (t_processor.v,112|36): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			MUL: ex_mem_ALUout <= #2 id_ex_a * id_ex_b;
			                                          |
ncvlog: *E,EXPLPA (t_processor.v,112|45): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
			default: ex_mem_ALUout <=2 32'hxxxxxxxx;
			      |
ncvlog: *E,EXPENM (t_processor.v,113|9): expecting the keyword 'endmodule' [12.1(IEEE)].
	module worklib.processor:v
		errors: 32, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 8
irun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	irun(64)	15.20-s051: Exiting on Apr 12, 2023 at 12:53:28 IST  (total: 00:00:01)
