###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       669639   # Number of WRITE/WRITEP commands
num_reads_done                 =      1328331   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1018240   # Number of read row buffer hits
num_read_cmds                  =      1328315   # Number of READ/READP commands
num_writes_done                =       669660   # Number of read requests issued
num_write_row_hits             =       567049   # Number of write row buffer hits
num_act_cmds                   =       416431   # Number of ACT commands
num_pre_cmds                   =       416401   # Number of PRE commands
num_ondemand_pres              =       389250   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640056   # Cyles of rank active rank.0
rank_active_cycles.1           =      9555025   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359944   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       444975   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1929582   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        30914   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5050   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3104   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2691   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2031   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1681   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1484   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1596   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1929   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17969   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          184   # Write cmd latency (cycles)
write_latency[20-39]           =         2024   # Write cmd latency (cycles)
write_latency[40-59]           =         2617   # Write cmd latency (cycles)
write_latency[60-79]           =         4325   # Write cmd latency (cycles)
write_latency[80-99]           =         5951   # Write cmd latency (cycles)
write_latency[100-119]         =         7556   # Write cmd latency (cycles)
write_latency[120-139]         =         8964   # Write cmd latency (cycles)
write_latency[140-159]         =        10840   # Write cmd latency (cycles)
write_latency[160-179]         =        13281   # Write cmd latency (cycles)
write_latency[180-199]         =        15870   # Write cmd latency (cycles)
write_latency[200-]            =       598027   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       237454   # Read request latency (cycles)
read_latency[40-59]            =       110923   # Read request latency (cycles)
read_latency[60-79]            =       122493   # Read request latency (cycles)
read_latency[80-99]            =        81812   # Read request latency (cycles)
read_latency[100-119]          =        67443   # Read request latency (cycles)
read_latency[120-139]          =        58135   # Read request latency (cycles)
read_latency[140-159]          =        48241   # Read request latency (cycles)
read_latency[160-179]          =        40862   # Read request latency (cycles)
read_latency[180-199]          =        35378   # Read request latency (cycles)
read_latency[200-]             =       525575   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.34284e+09   # Write energy
read_energy                    =  5.35577e+09   # Read energy
act_energy                     =  1.13936e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72773e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.13588e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01539e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96234e+09   # Active standby energy rank.1
average_read_latency           =      283.088   # Average read request latency (cycles)
average_interarrival           =      5.00493   # Average request interarrival latency (cycles)
total_energy                   =  2.29067e+10   # Total energy (pJ)
average_power                  =      2290.67   # Average power (mW)
average_bandwidth              =      17.0495   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       717425   # Number of WRITE/WRITEP commands
num_reads_done                 =      1390514   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1072894   # Number of read row buffer hits
num_read_cmds                  =      1390504   # Number of READ/READP commands
num_writes_done                =       717425   # Number of read requests issued
num_write_row_hits             =       610513   # Number of write row buffer hits
num_act_cmds                   =       428548   # Number of ACT commands
num_pre_cmds                   =       428520   # Number of PRE commands
num_ondemand_pres              =       400800   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9611659   # Cyles of rank active rank.0
rank_active_cycles.1           =      9584313   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       388341   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       415687   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2043143   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28009   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4821   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3134   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2669   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1904   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1562   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1441   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1562   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1909   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17786   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          239   # Write cmd latency (cycles)
write_latency[20-39]           =         2691   # Write cmd latency (cycles)
write_latency[40-59]           =         3357   # Write cmd latency (cycles)
write_latency[60-79]           =         5079   # Write cmd latency (cycles)
write_latency[80-99]           =         6541   # Write cmd latency (cycles)
write_latency[100-119]         =         8227   # Write cmd latency (cycles)
write_latency[120-139]         =         9756   # Write cmd latency (cycles)
write_latency[140-159]         =        11579   # Write cmd latency (cycles)
write_latency[160-179]         =        13625   # Write cmd latency (cycles)
write_latency[180-199]         =        16144   # Write cmd latency (cycles)
write_latency[200-]            =       640187   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       201295   # Read request latency (cycles)
read_latency[40-59]            =       103989   # Read request latency (cycles)
read_latency[60-79]            =       114212   # Read request latency (cycles)
read_latency[80-99]            =        84251   # Read request latency (cycles)
read_latency[100-119]          =        71521   # Read request latency (cycles)
read_latency[120-139]          =        63342   # Read request latency (cycles)
read_latency[140-159]          =        53437   # Read request latency (cycles)
read_latency[160-179]          =        45684   # Read request latency (cycles)
read_latency[180-199]          =        40324   # Read request latency (cycles)
read_latency[200-]             =       612451   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.58139e+09   # Write energy
read_energy                    =  5.60651e+09   # Read energy
act_energy                     =  1.17251e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.86404e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.9953e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99768e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98061e+09   # Active standby energy rank.1
average_read_latency           =      330.492   # Average read request latency (cycles)
average_interarrival           =      4.74397   # Average request interarrival latency (cycles)
total_energy                   =  2.34293e+10   # Total energy (pJ)
average_power                  =      2342.93   # Average power (mW)
average_bandwidth              =      17.9877   # Average bandwidth
