<!doctype html>
<html lang="zh"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>Sawen_Blog</title><link rel="manifest" href="/manifest.json"><meta name="application-name" content="Sawen_Blog"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Sawen_Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta property="og:type" content="blog"><meta property="og:title" content="Sawen_Blog"><meta property="og:url" content="https://moerjie.github.io/"><meta property="og:site_name" content="Sawen_Blog"><meta property="og:locale" content="zh"><meta property="og:image" content="https://moerjie.github.io/img/og_image.png"><meta property="article:author" content="Sawen Moerjie"><meta property="article:tag" content="FPGA Verilog MATLAB Coding"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="https://moerjie.github.io/img/og_image.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://moerjie.github.io"},"headline":"Sawen_Blog","image":["https://moerjie.github.io/img/og_image.png"],"author":{"@type":"Person","name":"Sawen Moerjie"},"publisher":{"@type":"Organization","name":"Sawen_Blog","logo":{"@type":"ImageObject","url":"https://moerjie.github.io/img/favicon.png"}},"description":""}</script><link rel="stylesheet" href="https://use.fontawesome.com/releases/v6.0.0/css/all.css"><link data-pjax rel="stylesheet" href="https://cdn.jsdelivr.net/npm/highlight.js@11.7.0/styles/atom-one-light.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link data-pjax rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><!--!--><!--!--><!--!--><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/css/justifiedGallery.min.css"><!--!--><!--!--><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js"></script><!--!--><!--!--><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }

          const id = '#' + CSS.escape(location.hash.substring(1));
          const $tabMenu = document.querySelector(`.tabs a[href="${id}"]`);
          if (!$tabMenu) {
            return;
          }

          const $tabMenuContainer = $tabMenu.parentElement.parentElement;
          Array.from($tabMenuContainer.children).forEach($menu => $menu.classList.remove('is-active'));
          Array.from($tabMenuContainer.querySelectorAll('a'))
              .map($menu => document.getElementById($menu.getAttribute("href").substring(1)))
              .forEach($content => $content.classList.add('is-hidden'));

          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
          const $activeTab = document.querySelector(id);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 7.3.0"></head><body class="is-2-column"><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/favicon.png" alt="Sawen_Blog" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">Home</a><a class="navbar-item" href="/archives">Archives</a><a class="navbar-item" href="/categories">Categories</a><a class="navbar-item" href="/tags">Tags</a><a class="navbar-item" href="/about">About</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="GitHub" href="https://github.com/moerjie"><i class="fab fa-github"></i></a><a class="navbar-item search" title="Search" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-8-widescreen"><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-10-19T16:00:00.000Z" title="2024/10/20 00:00:00">2024-10-20</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-19T14:16:58.200Z" title="2025/1/19 22:16:58">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></span><span class="level-item">19 minutes read (About 2821 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/10/20/DVB-S%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E6%8A%A5%E5%91%8A/">DVB-S系统设计报告</a></p><div class="content"><h1 id="DVB标准"><a href="#DVB标准" class="headerlink" title="DVB标准"></a>DVB标准</h1><p>Digital Video Broadcasting（数字视频广播）是一个完整的数字电视解决方案，其中包括DVB-C（数字电视有线传输标准），<br>DVB-T（数字电视地面传输标准），DVB-S（数字电视卫星传输标准），下面主要介绍DVB-S系统。</p>
<p>DVB-S为数字卫星广播标准，卫星传输具有覆盖面广、节目容量大等优点。信号采用RS(188，204)和卷积码的级联编码，调制方式为QPSK。</p>
<h1 id="DVB-S信道编码及调制的基本原理"><a href="#DVB-S信道编码及调制的基本原理" class="headerlink" title="DVB-S信道编码及调制的基本原理"></a>DVB-S信道编码及调制的基本原理</h1><h2 id="原理框图"><a href="#原理框图" class="headerlink" title="原理框图"></a>原理框图</h2><p>根据ETSI的DVB-S标准，原理框图如下所示</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717241147381.png" alt="1717241147381.png"></p>
<p>由于卫星提供的DTH服务特别受功率限制的影响，因此主要的设计目的应该为抗噪声和干扰，而不是频谱效率。为了在不过度损害频谱效率的前提下实现很高的能量效率，系统应使用QPSK调制和卷积码和RS码的级联。</p>
<h2 id="接口"><a href="#接口" class="headerlink" title="接口"></a>接口</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406012140085.png" alt="2024after4202406012140085.png"></p>
<h2 id="信道编码"><a href="#信道编码" class="headerlink" title="信道编码"></a>信道编码</h2><h2 id="TS流适配单元（adaptation）"><a href="#TS流适配单元（adaptation）" class="headerlink" title="TS流适配单元（adaptation）"></a>TS流适配单元（adaptation）</h2><p>输入的TS流根据MPEG-2格式按照固定的长度打包，数据包的长度为188，帧头为同步字 $47_{hex}$。DVB-S标准中要求每8个TS数据包组成一个超帧，将超帧中的8个同步头进行反转，变为$b8_{hex}$，其余的同步头不变。同时还要自动插入空包，在数据包后插入16个0，将长度为188的数据包包补充成长度为204的数据包，与后续的信道编码模块建立时钟匹配和接口连接。</p>
<h2 id="扰码单元（energy-dispersal）"><a href="#扰码单元（energy-dispersal）" class="headerlink" title="扰码单元（energy dispersal）"></a>扰码单元（energy dispersal）</h2><p>基带信号中含有很多连“1”或者连“0”的现象，会导致基带信号的频谱中含有较多的低频成分，既不利于信号在信道的传输，也不利于在接收端提取时钟信号。因此采用扰码，将TS流转化成伪随机序列。DVB-S标准中的随机化的原理图如下：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406012158761.png" alt="2024after4202406012158761.png"></p>
<p>伪随机二进制序列的生成多项式如下：</p>
<p>$$<br>1 + x^{14} + x^{15}<br>$$</p>
<p>扰码以8个数据包组成的超帧为单位进行处理，在每一个单元开始处理时，将序列”100101010000000“装入寄存器，对其进行扰码处理。数据包的同步字不进行扰码处理。</p>
<h2 id="RS编码"><a href="#RS编码" class="headerlink" title="RS编码"></a>RS编码</h2><p>外码采用RS编码，其具有同时纠正随机错误和突发错误的能力，并且纠正突发错误更有效。DVB-S采用的编码格式为RS(239,255)截断而得到的RS(188,204)编码，最大可纠错长度为8个字节，编码从同步字$47_{hex}$<em>或</em>$b8_{hex}$开始。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406021124574.png" alt="2024after4202406021124574.png"></p>
<h2 id="编码原理简述"><a href="#编码原理简述" class="headerlink" title="编码原理简述"></a>编码原理简述</h2><p>假设信息多项式为</p>
<p>$$<br>m(x)&#x3D;m_{187}x^{187}+m_{186}x^{186}+\cdots+m_1x^1+m_0<br>$$</p>
<p>码生成多项式为</p>
<p>$$<br>g(x)&#x3D;(x+a^0)(x+a^1)(x+a^2)\cdots(x+a^{14})(x+a^{15})<br>$$</p>
<p>其中的_a_ &#x3D; 02_hex_，则生成多项式的展开式为</p>
<p>$$<br>g(x)&#x3D;x^{16}+59x^{15}+13x^{14}+104x^{13}+189x^{12}+68x^{11}+209x^{10}\\+30x^{9}+8x^8+163x^7+65x^6+41x^5+229x^4+98x^3+50x^2+36x+59<br>$$</p>
<p>将$x^{16}\cdot m(x)$除以$g(x)$后，余式为关于x的15次多项式，其16个系数即为生成的16个校验字节，将其添加到188长度的数据包后即可完成RS(188,204)的编码。</p>
<h2 id="卷积交织"><a href="#卷积交织" class="headerlink" title="卷积交织"></a>卷积交织</h2><p>在数字信号传输过程中，由于一些突发性干扰，会导致一连串的数据错误，很有可能超出RS码的纠错范围。而卷积交织可以将错误的字符分散开，使得信道变成近似无记忆信道。DVB-S中采用的是交织深度为12的卷积交织。交织和解交织的框图如下：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406021621696.png" alt="2024after4202406021621696.png"></p>
<h2 id="卷积编码"><a href="#卷积编码" class="headerlink" title="卷积编码"></a>卷积编码</h2><p>内码采用的是(2,1,7)型的卷积码，编码效率为$\frac{k}{n}&#x3D;\frac{1}{2}$，由6个移位寄存器和2个模二加加法器构成，1个bit信号生成2个bit的编码信号，约束长度为7。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406021629604.png" alt="2024after4202406021629604.png"></p>
<p>当信道质量较好时可以对编码信号进行删余，提高信道利用率。</p>
<h1 id="Matlab仿真"><a href="#Matlab仿真" class="headerlink" title="Matlab仿真"></a>Matlab仿真</h1><h2 id="TS流适配及扰码模块"><a href="#TS流适配及扰码模块" class="headerlink" title="TS流适配及扰码模块"></a>TS流适配及扰码模块</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406052140904.png" alt="2024after4202406052140904.png"></p>
<h3 id="CLKdivide"><a href="#CLKdivide" class="headerlink" title="CLKdivide"></a>CLKdivide</h3><p>一路高清电视信号的码率为$8Mbps$，因此二进制信号的速率为$8Mbps$，输入的数据为$uint8$类型，所以输入的信号速率为$1M$。所以CLKdivide模块将$200MHz$的时钟分频到$1MHz和8MHz$。</p>
<h3 id="sigSource"><a href="#sigSource" class="headerlink" title="sigSource"></a>sigSource</h3><p>此模块产生输入的TS流信号，并且生成RS编码的开始、结束和使能信号。由于每输出一个188字节长度的数据包后要暂停输出TS流插入空包，所以采用使能系统，每计数188次后拉低使能插入空包。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717680505998.png" alt="1717680505998.png"></p>
<h3 id="HeaderProcess"><a href="#HeaderProcess" class="headerlink" title="HeaderProcess"></a>HeaderProcess</h3><p>此模块对输入的TS流进行速率转换和组超帧，每八个数据包组合为一个超帧，并反转第一个同步字，由$0x47$转为$0xb8$，并生成使能sigSource的信号。同时生成扰码模块的控制信号。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717595838765.png" alt="1717595838765.png"></p>
<p>第一个Multiport Switch用来进行插入空包，第二个Multiport Switch用来反转超帧的第一个同步字。</p>
<h3 id="myScrambler"><a href="#myScrambler" class="headerlink" title="myScrambler"></a>myScrambler</h3><p>根据扰码的生成多项式进行设计。HeaderProcess生成的扰码使能信号正好在输入同步字时拉低，不进行扰码处理，扰码复位信号在输入了一个超帧后重新装入初始序列”100101010000000“。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717596010781.png" alt="1717596010781.png"></p>
<h3 id="仿真数据"><a href="#仿真数据" class="headerlink" title="仿真数据"></a>仿真数据</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717596346825.png" alt="1717596346825.png"></p>
<h2 id="RS编码模块"><a href="#RS编码模块" class="headerlink" title="RS编码模块"></a>RS编码模块</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717660503082.png" alt="1717660503082.png"></p>
<p>使用HDL Coder中的模块，由于时钟速率为200 $MHz$，因此需要加入一个触发模块，保证RS编码是按照码元速率$R_B$进行编码</p>
<h2 id="卷积交织-1"><a href="#卷积交织-1" class="headerlink" title="卷积交织"></a>卷积交织</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717678715013.png" alt="1717678715013.png"></p>
<p>同样加入触发模块，保证交织的速度为码元速率$R_B$。</p>
<h2 id="uint8转binary模块"><a href="#uint8转binary模块" class="headerlink" title="uint8转binary模块"></a>uint8转binary模块</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717679814804.png" alt="1717679814804.png"></p>
<p>首先对输入的数据按位相与，取出每一位的数据后使用Multiport Switch逐位输出，计数器的使能速率为码元速率$R_B$的8倍。</p>
<h2 id="卷积编码-1"><a href="#卷积编码-1" class="headerlink" title="卷积编码"></a>卷积编码</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717680106902.png" alt="1717680106902.png"></p>
<p>不进行删余的话，编码效率为$\frac{1}{2}$。也可以进行删余，可以得到$\frac{2}{3}、\frac{3}{4}、\frac{5}{6}、\frac{7}{8}$的编码效率。在一定带宽内，编码效率越大传输效率越大，同时纠错能力越差。</p>
<h1 id="Vivado实现"><a href="#Vivado实现" class="headerlink" title="Vivado实现"></a>Vivado实现</h1><p>Vivado的代码大部分都由HDL Coder生成，或者由Matlab生成系数文件，再导入到Vivado的IP核中。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407102025567.svg" alt="2024after4202407102025567.svg"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717682059758.png" alt="1717682059758.png"></p>
<h2 id="DataSource-Scrambler"><a href="#DataSource-Scrambler" class="headerlink" title="DataSource_Scrambler"></a>DataSource_Scrambler</h2><p>直接生成hdl代码的话，DataSource_Scrambler模块中的sigSource模块在200 $MHz$的频率下建立时间的裕量不满足时序，因此在生成HDL之前进行如下配置：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406062201977.png" alt="2024after4202406062201977.png"></p>
<p>在输出端加入一级流水线后，综合布线后时序即可通过。同时在这个模块的输出信号处全部加上一个delay模块组成流水线。</p>
<h3 id="扰码模块"><a href="#扰码模块" class="headerlink" title="扰码模块"></a>扰码模块</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717850077215.png" alt="1717850077215.png"></p>
<p>可以看到每输入8个数据包后，扰码内部的D触发器的初值得到重置，同时反转后的同步字$0xb8$没有被扰码处理。</p>
<h3 id="数据对齐"><a href="#数据对齐" class="headerlink" title="数据对齐"></a>数据对齐</h3><p>在仿真过程中，发现同步字$0xb8$和RS编码的使能信号没有对齐，因此添加如下模块：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717914876682.png" alt="1717914876682.png"></p>
<p>在将输出的使能信号延后一个数据周期，即可保证信号的同步。</p>
<h2 id="RS编码-1"><a href="#RS编码-1" class="headerlink" title="RS编码"></a>RS编码</h2><p>将modelsim的数据导入到matlab进行解码，可以看到将188个数据包完整的解了出来。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717915096882.png" alt="1717915096882.png"></p>
<h2 id="升余弦滚降滤波器"><a href="#升余弦滚降滤波器" class="headerlink" title="升余弦滚降滤波器"></a>升余弦滚降滤波器</h2><h3 id="Matlab滤波器设计"><a href="#Matlab滤波器设计" class="headerlink" title="Matlab滤波器设计"></a>Matlab滤波器设计</h3><p>根据DVB-S标准的要求，升余弦滚降系数为$0.35$，使用Matlab的filterDesigner工具设计滤波器系数。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717726664610.png" alt="1717726664610.png"></p>
<p>在FPGA中要对滤波器系数进行定点化处理。</p>
<p>对系数进行32位量化后幅值响应如下：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717726986681.png" alt="1717726986681.png"></p>
<p>对系数进行16位量化后幅值响应如下：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1721734678137.png" alt="1721734678137.png"></p>
<p>可以看出16位量化的幅值响应和32位量化的响应几乎一样，为了节省空间，因此使用16位量化。</p>
<p>量化结束后点击目标→Xilinx系数文件 生成coe文件。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717727667745.png" alt="1717727667745.png"></p>
<h3 id="Vivado-Fir滤波器设计"><a href="#Vivado-Fir滤波器设计" class="headerlink" title="Vivado Fir滤波器设计"></a>Vivado Fir滤波器设计</h3><p>选择 Source为COE FIle</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406071040715.png" alt="2024after4202406071040715.png"></p>
<p>输入的采样频率要和时钟频率相等，不进行过采样。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406071042659.png" alt="2024after4202406071042659.png"></p>
<p>在Implementation中将系数类型选择为有符号数，位宽设置为16。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406071044904.png" alt="2024after4202406071044904.png"></p>
<p>输入的信号为正负1，所以输入的位宽为2，第一位为符号位。输出模式设置为全精度。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717728524290.png" alt="1717728524290.png"></p>
<h3 id="波形"><a href="#波形" class="headerlink" title="波形"></a>波形</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1717728686099.png" alt="1717728686099.png"></p>
<h1 id="使用XDMA进行数据的输入和输出采集"><a href="#使用XDMA进行数据的输入和输出采集" class="headerlink" title="使用XDMA进行数据的输入和输出采集"></a>使用XDMA进行数据的输入和输出采集</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407102121277.png" alt="2024after4202407102121277.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407102121462.png" alt="2024after4202407102121462.png"></p>
<p>结构框图如上。</p>
<p>工程的总体结构如上所示，数据通过XDMA的M_AXIS_H2C接口写入数据。由于写入数据的位宽为128bit，工程中信号处理部分的输入位宽为8bit，因此加入AXISDataWidthConverter模块将位宽从16BYTE转为1BYTE，并写入FIFO，使用AXIGPIO模块读取FIFO的almost full信号，如果FIFO被写满，almost full被拉高，就停止写入数据。读取DVB-S生成的QPSK信号时，由于经过了升余弦滚降滤波和调制，信号的位宽已经较大，为了降低复杂度选择将调制信号高位补零至128bit后经M_AXIS_C2H接口输出到Host主机。</p>
<p>调试过程见</p>
<p><a href="13496f31-fcb9-81f6-a26b-ca465fecb2cf">link_to_page</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-26T16:00:00.000Z" title="2024/9/27 00:00:00">2024-09-27</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:36:40.029Z" title="2025/1/20 10:36:40">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">16 minutes read (About 2342 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/27/ZYNQ/">ZYNQ</a></p><div class="content"><h1 id="ZYNQ体系结构"><a href="#ZYNQ体系结构" class="headerlink" title="ZYNQ体系结构"></a>ZYNQ体系结构</h1><p>Zynq的总体架构包含两个部分：PS（处理器系统）和PL（可编程逻辑）。这两部分的供电电路上相互独立的，因此PS和PL可以单独使用，不被使用的部分可以断电以降低功耗。不过Zynq最有价值的模式上两个组成部分结合起来使用。</p>
<h1 id="PS（处理器系统）"><a href="#PS（处理器系统）" class="headerlink" title="PS（处理器系统）"></a>PS（处理器系统）</h1><p>作为处理器系统的基础，所有芯片都包含一颗双核的ARM Cortex- A9芯片。这是一颗硬处理器，是芯片上专门且优化过的硅片元件。</p>
<p>除了“硬”处理器，还有另外一种方案，像是MicroBlaze这样的“软”处理器，这是由PL端端单元组合成的，即和PL端的IP是等价的。相比之下，“硬”处理器可以获得相对较高的性能，“软”处理器的数量和精确实现是灵活的。</p>
<p>值得一提的是，可以在zynq的PL端分配一个或多个MicroBlaze软处理器，用于和硬核协同工作。比如可以让软核负责协调特定的底层功能和系统之间的配合，将要求不高的任务从硬核上脱离出来，提高整体性能。</p>
<p><img src="https://s2.loli.net/2024/10/15/b5KAyTow21a3NXv.png" alt="b5KAyTow21a3NXv.png"></p>
<p>zynq的PS端里面并非只有ARM处理器，还有一组相关的处理资源，构成一个应用处理器单元（Application Processing Uint，APU），另外还有扩展外设接口、cache存储器、存储器接口、互联接口和时钟发生电路。</p>
<p><img src="https://s2.loli.net/2024/10/15/U2hAxkw1QgKJD7t.png" alt="U2hAxkw1QgKJD7t.png"></p>
<h1 id="PL（可编程逻辑）"><a href="#PL（可编程逻辑）" class="headerlink" title="PL（可编程逻辑）"></a>PL（可编程逻辑）</h1><p>zynq中的逻辑部分是基于Artix7和Kintex7的fpga组件。</p>
<h1 id="逻辑部分"><a href="#逻辑部分" class="headerlink" title="逻辑部分"></a>逻辑部分</h1><p><img src="https://s2.loli.net/2024/10/15/yNq72JCTcwIVxbX.png" alt="yNq72JCTcwIVxbX.png"></p>
<ul>
<li>可配置逻辑块（CLB）—— CLB是逻辑单元的小规模、普通编组，在PL中排列为一个二维阵列，通过可编程互联连接到其他类似的资源。每个CLB内都含有两个逻辑片，并紧邻一个开关矩阵。</li>
<li>片（Slice）—— CLB里的子单元，里面有实现组合和时序逻辑电路的资源。</li>
</ul>
<p><img src="https://s2.loli.net/2024/10/15/EaAknYzH7fUXWRl.png" alt="EaAknYzH7fUXWRl.png"></p>
<ul>
<li><p>查找表（Lookup Table，LUT）—— 一个灵活的资源，可以实现</p>
<ol>
<li>至多6个输入的逻辑函数</li>
<li>一小片只读存储器（ROM）</li>
<li>一小片随机访问存储器（RAM）</li>
<li>一个移位寄存器</li>
</ol>
<p>  LUT可以按需组合形成一个更大的逻辑函数、存储器或移位寄存器。</p>
</li>
<li><p>触发器（Flip-flop，FF）—— 一个实现一位寄存的时序电路，带有复位功能。其中一个用处是实现锁存。</p>
</li>
<li><p>开关矩阵（Switch Matrix）—— 每个CLB旁边都有一个开关矩阵，实现灵活的布线功能来连接CLB内的单元，或把CLB与PL内的其他资源连接起来。</p>
</li>
<li><p>进位逻辑（Carry Logic）—— 算术电路需要在相邻的片之间传递信号，这就是通过进位逻辑来实现的。</p>
</li>
<li><p>输入&#x2F;输出块（IOB）—— IOB实现了PL逻辑资源之间的对接，并提供物理设备“焊盘”来连接外部电路。每个IOB可以处理一位的输入或输出信号，IOB一般位于芯片的周边。</p>
</li>
</ul>
<h1 id="特殊资源：DSP48E1和BRAM"><a href="#特殊资源：DSP48E1和BRAM" class="headerlink" title="特殊资源：DSP48E1和BRAM"></a>特殊资源：DSP48E1和BRAM</h1><p>这两个资源都按列排列集成在逻辑阵列中，嵌入在逻辑部分中，而且彼此靠近，原因是密集计算和给内存中存储数据往往是紧密联系的运算。</p>
<p><img src="https://s2.loli.net/2024/10/15/4rAX3bdykQPplz1.png" alt="4rAX3bdykQPplz1.png"></p>
<h2 id="BRAM"><a href="#BRAM" class="headerlink" title="BRAM"></a>BRAM</h2><p>zynq-7000的BRAM和其他Xilinx 7系列FPGA里的BRAM是相同的，都可以实现RAM、ROM、FIFO，同时还支持纠错编码。</p>
<p>每个BRAM里最多可以存储36KB的信息，可以被配置为一个36KB的RAM或者两个独立的18KB的RAM。还可以被“重塑”来包含更多的更小的单元，或者组合起来组成更大容量大RAM。</p>
<p>使用BRAM意味着能在芯片内部优化的专用存储单元内，用很小的物理空间存储大量的数据。另一种方法是分布式RAM（Distributed RAM），DRAM是用逻辑部分里的LUT来搭建的，想要构成和BRAM大小相当的的存储器，需要用到大量的LUT，而且实现的结果还受到剧增的逻辑和布线延迟所造成的时序性能受限的影响。另一方面，用DRAM实现小存储器是有优势的，这样资源利用率高，并且布局更灵活。BRAM往往能工作在芯片支持的最高时钟频率下。</p>
<h2 id="DSP48E1"><a href="#DSP48E1" class="headerlink" title="DSP48E1"></a>DSP48E1</h2><p>逻辑部分的LUT可以用来实现任意长度的算术运算，但由于长字长的算术电路会在逻辑片内占据较大的空间，这样的布局和布线会导致时钟频率是次优的，因此最好拿LUT做短字长的运算。</p>
<p>DSP48E1是专门用于实现对长字长信号的高速算术运算的逻辑片，是专用的硅片资源，并且在逻辑单元内部包含了预加法器&#x2F;减法器、乘法器和后加法器&#x2F;减法器。</p>
<p><img src="https://s2.loli.net/2024/10/15/vCgbeN8i9Xtq7Eo.png" alt="vCgbeN8i9Xtq7Eo.png"></p>
<p>后加法器还可以用作逻辑单元，此时它可以做逻辑运算，支持所有的基础布尔运算。</p>
<p>如果需要更大字长的运算，可以将多个DSP组合起来做扩展。</p>
<h1 id="通用输入-输出"><a href="#通用输入-输出" class="headerlink" title="通用输入&#x2F;输出"></a>通用输入&#x2F;输出</h1><p>zynq上的通用输入&#x2F;输出功能合起来被成为SelectIO资源，它们被组成50个IOB一组，每个IOB都有一个焊盘，与外部世界连接。</p>
<p>I&#x2F;O组分为高性能（High Preformance，HP）或高范围（High Range，HR）。HP接口的电压最高为1.8V，通常用作连接存储器和其他芯片的高速接口；HR接口允许3.3V的电压，适合做各种IO标准的连接。两种接口都支持单端和差分信号。</p>
<p>每个IOB还包含一个IOSERDES资源，可以做并行和串行的可编程转换，数据位宽是2～8位。</p>
<h1 id="通信接口"><a href="#通信接口" class="headerlink" title="通信接口"></a>通信接口</h1><p>zynq内部含有嵌入在逻辑部分里的GTX收发器和高速通信接口块。</p>
<h1 id="其他可编程逻辑扩展接口"><a href="#其他可编程逻辑扩展接口" class="headerlink" title="其他可编程逻辑扩展接口"></a>其他可编程逻辑扩展接口</h1><ul>
<li>ADC—— XADC，具有两个独立的12位ADC，每个采样率为1Msps。</li>
<li>时钟—— PL接收来自PS的四个独立的时钟输入，另外还能产生和分发它自己的与PS无关的时钟。</li>
<li>JTAG调试接口</li>
</ul>
<h1 id="PS与PL之间的接口"><a href="#PS与PL之间的接口" class="headerlink" title="PS与PL之间的接口"></a>PS与PL之间的接口</h1><p>如前所述，Zynq 的表现不仅仅依赖于它的两个组成部分 PS 和 PL 的特性，还在于能把两者协同起来形成完整、集成的系统的能力。这其中起关键作用的，是一组高度定制的 AXI 互联和接口用来在两个部分之间形成桥梁。另外，在 PS 和 PL 之间还有一些其他类型的连接，特别是 EMIO。</p>
<h2 id="AXI"><a href="#AXI" class="headerlink" title="AXI"></a>AXI</h2><p>高级可扩展接口（Advanced eXtensible Interface）。当前版本为第四代AXI4 。</p>
<h3 id="AXI4"><a href="#AXI4" class="headerlink" title="AXI4"></a>AXI4</h3><p>用于存储映射连接，支持最高的性能，通过一簇高达256个数据字的传输来给定一个地址。</p>
<h3 id="AXI4-Lite"><a href="#AXI4-Lite" class="headerlink" title="AXI4-Lite"></a>AXI4-Lite</h3><p>简化的连接，只支持每次传输一个数据。AXI4Lite也是存储映射的，每次传输一个地址和单个数据。</p>
<h3 id="AXI4-Stream"><a href="#AXI4-Stream" class="headerlink" title="AXI4-Stream"></a>AXI4-Stream</h3><p>用于高速流式数据，支持批量传输无线大小的数据。没有地址机制，适合源与目的之间的直接数据流。</p>
<h2 id="EMIO接口"><a href="#EMIO接口" class="headerlink" title="EMIO接口"></a>EMIO接口</h2><p>EMIO涉及两个域之间的传输，是由一组简单的导线连接实现的。</p>
<p><img src="https://s2.loli.net/2024/10/15/s318l2SCX6zYIqE.png" alt="s318l2SCX6zYIqE.png"></p>
<h2 id="EBAZ4205矿板资料汇总"><a href="#EBAZ4205矿板资料汇总" class="headerlink" title="EBAZ4205矿板资料汇总"></a>EBAZ4205矿板资料汇总</h2><h1 id="扩展版"><a href="#扩展版" class="headerlink" title="扩展版"></a>扩展版</h1><p><a target="_blank" rel="noopener" href="https://oshwhub.com/zefff/ebaz4205-ta-zhan-ban">ebaz4205拓展板 - 立创开源硬件平台 (oshwhub.com)</a></p>
<h1 id="开发板补全"><a href="#开发板补全" class="headerlink" title="开发板补全"></a>开发板补全</h1><p><a target="_blank" rel="noopener" href="https://blog.csdn.net/Turix/article/details/109738107">从零开始的ZYNQ学习（基于矿卡EBAZ4205）（一）-CSDN博客</a></p>
<h1 id="原理图相关"><a href="#原理图相关" class="headerlink" title="原理图相关"></a>原理图相关</h1><p>矿板原理图</p>
<p><a target="_blank" rel="noopener" href="https://github.com/Elrori/EBAZ4205">Elrori&#x2F;EBAZ4205: EBAZ4205 BOARD (github.com)</a></p>
<p>PCB</p>
<p><a target="_blank" rel="noopener" href="https://prod-files-secure.s3.us-west-2.amazonaws.com/628159ee-386f-4c0d-9380-ce0eb31c8e54/3fc2ec3c-dfeb-4b1b-92ac-f2f7b591cefe/EBAZ4205-master.zip?X-Amz-Algorithm=AWS4-HMAC-SHA256&X-Amz-Content-Sha256=UNSIGNED-PAYLOAD&X-Amz-Credential=AKIAT73L2G45GO43JXI4/20241118/us-west-2/s3/aws4_request&X-Amz-Date=20241118T065723Z&X-Amz-Expires=3600&X-Amz-Signature=77cdf20c2d653988a00ad61644e5762dc52cebbc934cf509509ae43b5ad7c2fc&X-Amz-SignedHeaders=host&x-id=GetObject">EBAZ4205-master.zip</a></p>
<p><a target="_blank" rel="noopener" href="https://zhuanlan.zhihu.com/p/627427014">bookmark</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-20T16:00:00.000Z" title="2024/9/21 00:00:00">2024-09-21</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-19T14:18:34.611Z" title="2025/1/19 22:18:34">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">9 minutes read (About 1361 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/21/HDL%20coder%E4%BD%BF%E7%94%A8%E6%89%8B%E5%86%8C/">HDL coder使用手册</a></p><div class="content"><blockquote>
<p>💡 由于本科毕设女朋友准备使用FPGA完成，因此写这篇文章帮助她快速上手HDL coder的使用，降低前期入门的难度。</p>
</blockquote>
<h1 id="支持生成HDL代码的simulink库"><a href="#支持生成HDL代码的simulink库" class="headerlink" title="支持生成HDL代码的simulink库"></a>支持生成HDL代码的simulink库</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211041121.png" alt="2024after4202409211041121.png"></p>
<p>名字中含有HDL的库中的模块一般都可以用来生成HDL代码。直接搜索模块名称，比如搜索fir，</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211050982.png" alt="2024after4202409211050982.png"></p>
<p>可以看到旁边会显示位于哪个库中，模块有可能位于多个库，只要有一个库的名字里面有HDL，就代表这个模块可以用来生成HDL代码。</p>
<h1 id="一些常用操作"><a href="#一些常用操作" class="headerlink" title="一些常用操作"></a>一些常用操作</h1><h2 id="创建子系统"><a href="#创建子系统" class="headerlink" title="创建子系统"></a>创建子系统</h2><p>将库中的模块拖到主界面组合好后，可能会占据很大的空间，如果工程较大，模块越连越多就特别臃肿，因此当我们完成某个功能以后，就可以将这部分的模块全部选中，此时右下角会出现三个点，将鼠标移到上面后会展开，出现很多不同的功能。下图是一个AM调制的过程，可以看到选中所有相关的模块后点击创建子系统，即可得到右图的子系统。刚生成的子系统的命名为subsystem，可以将命名改为更清晰易懂的名字。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211056583.png" alt="2024after4202409211056583.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726887497741.png" alt="1726887497741.png"></p>
<h2 id="观察节点的信号波形"><a href="#观察节点的信号波形" class="headerlink" title="观察节点的信号波形"></a>观察节点的信号波形</h2><p>当选中某根连线时，同样会出现三个点，鼠标移动到上面后会展开，选择WiFi形状的选项即可记录该连线上的信号。运行仿真后再次点击WiFi图标即可打开逻辑分析仪，即可查看该连线上的信号。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726888515922.png" alt="1726888515922.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726889009858.png" alt="1726889009858.png"></p>
<p>逻辑分析仪内部选中某个信号后即可在波形中调节数制、高度等设置。</p>
<blockquote>
<p>也可以使用scope模板看节点信号。</p>
</blockquote>
<h2 id="频谱分析"><a href="#频谱分析" class="headerlink" title="频谱分析"></a>频谱分析</h2><p>使用Spectrum Analyzer模块进行频谱分析。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211127829.png" alt="2024after4202409211127829.png"></p>
<p>当样点比较少的时候可以将估计方法改为welch。</p>
<h2 id="信号数据格式显示"><a href="#信号数据格式显示" class="headerlink" title="信号数据格式显示"></a>信号数据格式显示</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211131120.png" alt="2024after4202409211131120.png"></p>
<p>可以显示模块输入输出信号的数据类型和小数位数。</p>
<blockquote>
<p>采样时间一栏中的时间图例选中以后，会用不同的颜色显示不同采样速率的模块，在多速率系统设计中有很大的用处。</p>
</blockquote>
<h1 id="生成HDL代码"><a href="#生成HDL代码" class="headerlink" title="生成HDL代码"></a>生成HDL代码</h1><h2 id="前期准备"><a href="#前期准备" class="headerlink" title="前期准备"></a>前期准备</h2><h3 id="设置诊断类型"><a href="#设置诊断类型" class="headerlink" title="设置诊断类型"></a>设置诊断类型</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211138607.png" alt="2024after4202409211138607.png"></p>
<p>模型设置中选择诊断&#x2F;采样时间</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211139629.png" alt="2024after4202409211139629.png"></p>
<p>单任务和多任务数据传输必须设置成错误。</p>
<h3 id="兼容性检测"><a href="#兼容性检测" class="headerlink" title="兼容性检测"></a>兼容性检测</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211145908.png" alt="2024after4202409211145908.png"></p>
<p>选择代码生成的目标文件夹，运行兼容性检查器，如果工程没有问题的话会出现如下界面</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726890374067.png" alt="1726890374067.png"></p>
<h3 id="目标平台选择"><a href="#目标平台选择" class="headerlink" title="目标平台选择"></a>目标平台选择</h3><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211148557.png" alt="2024after4202409211148557.png"></p>
<p>根据使用的FPGA选择综合工具和FPGA的系列。</p>
<h3 id="模块设置"><a href="#模块设置" class="headerlink" title="模块设置"></a>模块设置</h3><p>在要生成代码的子系统上右键，选择HDL模块属性：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211151201.png" alt="2024after4202409211151201.png"></p>
<p>可以对流水线、乘法器等参数进行设置</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726890814415.png" alt="1726890814415.png"></p>
<blockquote>
<p>如果生成的代码在EDA工具中编译以后无法满足时序约束，可以加输入和输出的流水线</p>
</blockquote>
<blockquote>
<p>💡 如果模块的输出对前面的模块有反馈信号的话不能添加流水线，详细见<br><a target="_blank" rel="noopener" href="https://blog.sawenmoerjie.top/article/ec96aebc-b5a5-4059-bbef-02f0003e7a45">bookmark</a></p>
</blockquote>
<pre><code>[bookmark](https://blog.sawenmoerjie.top/article/ec96aebc-b5a5-4059-bbef-02f0003e7a45)
</code></pre>
<h2 id="代码生成"><a href="#代码生成" class="headerlink" title="代码生成"></a>代码生成</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211154140.png" alt="2024after4202409211154140.png"></p>
<p>点击为子系统生成HDL代码后会自动进行一次编译，命令行窗口会出现如下信息</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1726891451673.png" alt="1726891451673.png"></p>
<p>同时会生成一个report</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211206344.png" alt="2024after4202409211206344.png"></p>
<p>没有报错的话即可在上面选择的文件夹里面看到生成的Verilog代码文件</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409211207218.png" alt="2024after4202409211207218.png"></p>
<p>将这些文件导入到EDA工具中即可直接例化使用。</p>
<blockquote>
<p>💡 所有文件都要导入，不能只导入需要的某个名字的模块！</p>
</blockquote>
<blockquote>
<p>💡 一定要看EDA软件编译后的报告，尤其是大型设计，很容易不满足时序要求，这个时候就要回去simulink里面优化设计，如果时序报告里面是A模块的某个地方时序满足不了要求，那么就要在simulink中在A模块中添加流水线。（注：Quartus中我没有遇见过时序报错的，可能是没有在Quartus中开发大工程）</p>
</blockquote>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-09T16:00:00.000Z" title="2024/9/10 00:00:00">2024-09-10</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-19T14:15:08.407Z" title="2025/1/19 22:15:08">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></span><span class="level-item">a minute read (About 181 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/10/%E5%A4%9A%E9%80%9F%E7%8E%87%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86-%E5%8D%8A%E5%B8%A6%E6%BB%A4%E6%B3%A2%E5%99%A8/">多速率信号处理-半带滤波器</a></p><div class="content"><p>半带滤波器本质上是FIR滤波器，但是有近一半的系数为0，因此运算量降至普通FIR滤波器运算量的一半。</p>
<p>半带滤波器具有如下特性：</p>
<ol>
<li><p>半带滤波器的通带宽度$w_p（通带截止频率）$与阻带宽度$\pi-w_s（w_s为阻带起始频率）$相等，通带纹波和阻带纹波页相等</p>
</li>
<li><p>半带滤波器的频率响应满足</p>
<p> $$<br> H(\mathrm{e}^{\mathrm{j}w})+H(\mathrm{e}^{\mathrm{j}(\pi-w)})&#x3D;1<br> $$</p>
<pre><code> 单位冲激响应满足
</code></pre>
</li>
</ol>
<p>$$<br>h(n)&#x3D;\begin{cases}0&amp;\text{当}n-\frac{N-1}{2}\text{为偶数时}\\frac{1}{2}&amp;\text{当}n&#x3D;\frac{N-1}{2}\text{时}\end{cases}<br>$$</p>
<p>N为滤波器长度，必须为奇数</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-09T16:00:00.000Z" title="2024/9/10 00:00:00">2024-09-10</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T03:15:49.572Z" title="2025/1/20 11:15:49">2025-01-20</time></span><span class="level-item">2 minutes read (About 372 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/10/%E5%A4%9A%E9%80%9F%E7%8E%87%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86-Nobel%E6%81%92%E7%AD%89%E5%BC%8F/">多速率信号处理-Nobel恒等式</a></p><div class="content"><p>典型的插值器的结构，滤波器位于插值操作后，意味着滤波器工作在较高的采样率下，对滤波器的设计带来压力。可以通过恒等变换将插值操作后置，滤波器前置，简化系统的设计。</p>
<h1 id="第一恒等式"><a href="#第一恒等式" class="headerlink" title="第一恒等式"></a>第一恒等式</h1><p>表明抽取操作位于乘加操作之后和抽取操作位于乘加之前是等效的。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725451305235.png" alt="1725451305235.png"></p>
<h1 id="第二恒等式"><a href="#第二恒等式" class="headerlink" title="第二恒等式"></a>第二恒等式</h1><p>M个延迟之后再进行M抽取和M抽取之后再进行1个延迟是等效的。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725451336136.png" alt="1725451336136.png"></p>
<h1 id="第三恒等式"><a href="#第三恒等式" class="headerlink" title="第三恒等式"></a>第三恒等式</h1><p>信号通过滤波器H（zM ）并经M抽取后与信号通过M抽取并经滤波器H（z）是等效的</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725451644008.png" alt="1725451644008.png"></p>
<h1 id="第四恒等式"><a href="#第四恒等式" class="headerlink" title="第四恒等式"></a>第四恒等式</h1><p>插值操作位于乘加之前与插值操作位于乘加之后是等效的</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725451694340.png" alt="1725451694340.png"></p>
<h1 id="第五恒等式"><a href="#第五恒等式" class="headerlink" title="第五恒等式"></a>第五恒等式</h1><p>信号先经1个延迟再做L插值与先经L插值再做L个延迟是等效的</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725451772371.png" alt="1725451772371.png"></p>
<h1 id="第六恒等式"><a href="#第六恒等式" class="headerlink" title="第六恒等式"></a>第六恒等式</h1><p>信号先经滤波器$H(z)$再做L插值与信号先做L插值再经滤波器$H(z^L)$是等效的</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725451845464.png" alt="1725451845464.png"></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-09T16:00:00.000Z" title="2024/9/10 00:00:00">2024-09-10</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T03:15:37.374Z" title="2025/1/20 11:15:37">2025-01-20</time></span><span class="level-item">3 minutes read (About 405 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/10/%E5%A4%9A%E9%80%9F%E7%8E%87%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86-%E6%8F%92%E5%80%BC%E5%92%8C%E6%8F%92%E5%80%BC%E6%BB%A4%E6%B3%A2%E5%99%A8/">多速率信号处理-插值和插值滤波器</a></p><div class="content"><p>插值意味着提高采样率，故而被称为上采样（Up Sample）。设原始序列为$x(n)$，采样率为$f_x$，插值因子为$L$，则插值的过程为原始序列每相邻两个样点之间插入$L-1$个$0$构成一个新序列，数学表达式为</p>
<p>$$<br>y(m)&#x3D;\begin{cases}x(m&#x2F;L)&amp;m&#x3D;0,\pm L,\pm2L,\cdots\0&amp;\text{其他}\end{cases}<br>$$</p>
<p>以$f_y$表示$y(m)$的采样率，则采样率之间的关系为</p>
<p>$$<br>f_y&#x3D;L\times f_x<br>$$</p>
<p>图示如下：</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202409012121424.png" alt="2024after4202409012121424.png"></p>
<p>从频域角度看， 原始序列的频谱以$f_x$为周期做周期延拓。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725447693456.png" alt="1725447693456.png"></p>
<p>插值后的新序列以新的采样率$f_y$做周期延拓。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725447757213.png" alt="1725447757213.png"></p>
<p>可以看到插值前后频谱成分不变，但是在$f_x$的整数倍频点处的频谱称为镜像成分。所以插值后要加入一个低通滤波器滤除镜频。典型的插值器就是由上采样器和抗镜像滤波器共同完成的。</p>
<p>由于插值是在原始序列中插入零值，即某些采样点处的信号幅度为0，会改变信号的幅度，因此插值会造成信号幅度的损失。要保证插值前后信号幅度的统一，可在插值滤波器后设置一个增益因子L。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1725448598642.png" alt="1725448598642.png"></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-09T16:00:00.000Z" title="2024/9/10 00:00:00">2024-09-10</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-19T14:14:49.459Z" title="2025/1/19 22:14:49">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></span><span class="level-item">3 minutes read (About 463 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/10/%E5%A4%9A%E9%80%9F%E7%8E%87%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86/">多速率信号处理</a></p><div class="content"><p>随着芯片技术的发展，ADC的采样率越来越高，导致数字化越来越靠近系统前端。目前，工程上采用较多的是中频采样技术，即在中频时就对模拟信号数字化，此时ADC的采样率低于奈奎斯特采样定律的最低采样率（2倍的信号带宽），为过采样。过采样可以将采样过程的固有的量化噪声均匀地分散在更大的带宽上，降低目标信号带宽上的噪声功率，随后通过滤波器滤除带外噪声，即可产生比临界采样信号更优的信噪比。</p>
<p>当信号被ADC采样并传输到FPGA时，信号就进入了数字域。然而过高的采样率会对后续的信号处理带来较大压力，为了缓解压力，就需要降低信号的采样率，即为抽取。抽取后的信号数据率相对较低，因而有效地降低了对FPGA资源的占用，同时有助于简化系统的时序收敛。</p>
<p>当驱动高速率DAC时，需要提高信号的采样率，即为内插。因为DAC的采样率越高，输出端的频谱的频域分离度就越高，可以简化DAC后的模拟滤波器的工作，从而提高信噪比。</p>
<p>多速率信号处理的典型应用即为数字上变频DUC（Digital Up Conversion）和数字下变频DDC（Digital Down Conversion）。</p>
<p><a href="13496f31-fcb9-816d-8cc0-e05c66331471">link_to_page</a></p>
<p><a href="13496f31-fcb9-8186-bf94-fe31291c933e">link_to_page</a></p>
<p><a href="13496f31-fcb9-8163-9dcf-c0bd2949f836">link_to_page</a></p>
<p><a href="13496f31-fcb9-81bf-b0ab-f0d52ec89d45">link_to_page</a></p>
<p><a href="13496f31-fcb9-81ab-9196-ed1f3f531a35">link_to_page</a></p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-09-02T16:00:00.000Z" title="2024/9/3 00:00:00">2024-09-03</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:44:10.695Z" title="2025/1/20 10:44:10">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%9D%82%E7%B1%BB/">杂类</a></span><span class="level-item">6 minutes read (About 909 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/09/03/Matlab%E7%9A%844%E4%B8%AA%E5%8F%96%E6%95%B4%E5%87%BD%E6%95%B0/">Matlab的4个取整函数</a></p><div class="content"><h1 id="Round"><a href="#Round" class="headerlink" title="Round"></a>Round</h1><p>舍入至最近的小数或整数</p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素四舍五入为最近的整数。在舍入机会均等的情况下，即有元素的十进制小数部分为 <code>0.5</code>（在舍入误差内）时，<code>round</code> 函数会偏离零四舍五入到最接近的具有更大幅值的整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftps_-1">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-X"><code>X</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-N"><code>N</code></a><code>)</code> 四舍五入到 <code>N</code> 位数：</p>
<ul>
<li><code>N &gt; 0</code>：舍入到小数点_右侧_的第 <code>N</code> 位数。</li>
<li><code>N = 0</code>：四舍五入到最接近的整数。</li>
<li><code>N &lt; 0</code>：舍入到小数点_左侧_的第 <code>N</code> 位数。</li>
</ul>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftptb-1">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-X"><code>X</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-N"><code>N</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-type"><code>type</code></a><code>)</code> 指定四舍五入的类型。指定 <code>&quot;significant&quot;</code> 以四舍五入为 <code>N</code> 位有效数（从最左位数开始计数）。在此情况下，<code>N</code> 必须为正整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#mw_738f260a-a713-40d4-930e-ffe155a9db88">示例</a></p>
<p><code>Y = round(</code><strong><code>___</code></strong><code>,TieBreaker=</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#mw_e51282fd-7461-4bab-9f38-6106551bb8b2"><code>direction</code></a><code>)</code> 按照 <code>direction</code> 指定的方向对结值进行舍入。在上述语法中的任何输入参数组合后使用此参数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#bug2v_r-6">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-t"><code>t</code></a><code>)</code> 将 <code>duration</code> 数组 <code>t</code> 的每个元素四舍五入到最接近的秒数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#bug2v_r-6">示例</a></p>
<p><code>Y = round(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-t"><code>t</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/round.html#buftmpz-unit"><code>unit</code></a><code>)</code> 将 <code>t</code> 的每个元素四舍五入到指定单位时间的最接近的数。</p>
<h1 id="Ceil"><a href="#Ceil" class="headerlink" title="Ceil"></a>Ceil</h1><p>向正无穷舍入</p>
<p><code>Y = ceil(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素四舍五入到大于或等于该元素的最接近整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2um5-1">示例</a></p>
<p><code>Y = ceil(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-t"><code>t</code></a><code>)</code> 将 <code>duration</code> 数组 <code>t</code> 的每个元素四舍五入到大于或等于此元素的最接近的秒数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2um5-1">示例</a></p>
<p><code>Y = ceil(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-t"><code>t</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/ceil.html#bug2ukg-1-unit"><code>unit</code></a><code>)</code> 将 <code>t</code> 的每个元素四舍五入到大于或等于此元素的最接近的数（使用指定的时间单位）。</p>
<h1 id="Floor"><a href="#Floor" class="headerlink" title="Floor"></a>Floor</h1><p>向负无穷舍入</p>
<p><code>Y = floor(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素四舍五入到小于或等于该元素的最接近整数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-8">示例</a></p>
<p><code>Y = floor(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-t"><code>t</code></a><code>)</code> 将 <code>duration</code> 数组 <code>t</code> 的每个元素四舍五入到小于或等于此元素的最接近的秒数。</p>
<p><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-8">示例</a></p>
<p><code>Y = floor(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-t"><code>t</code></a><code>,</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/floor.html#bug_5mn-1-unit"><code>unit</code></a><code>)</code> 将 <code>t</code> 的每个元素四舍五入到小于或等于该元素的最接近数（使用指定的时间单位）。</p>
<h1 id="Fix"><a href="#Fix" class="headerlink" title="Fix"></a>Fix</h1><p>向零舍入</p>
<p><code>Y = fix(</code><a target="_blank" rel="noopener" href="https://127.0.0.1:31516/static/help/matlab/ref/fix.html#bul3slv-X"><code>X</code></a><code>)</code> 将 <code>X</code> 的每个元素朝零方向四舍五入为最近的整数。此操作实际上是通过删除 <code>X</code> 中每个数的小数部分，将它们截断为整数：</p>
<ul>
<li>对于正数，<code>fix</code> 的行为与 <code>floor</code> 相同。</li>
<li>对于负数，<code>fix</code> 的行为与 <code>ceil</code> 相同。</li>
</ul>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-08-18T16:00:00.000Z" title="2024/8/19 00:00:00">2024-08-19</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-19T14:13:22.156Z" title="2025/1/19 22:13:22">2025-01-19</time></span><span class="level-item"><a class="link-muted" href="/categories/%E7%94%B5%E8%B7%AF/">电路</a></span><span class="level-item">12 minutes read (About 1754 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/08/19/2023%E5%B9%B4%E5%85%A8%E5%9B%BD%E8%B5%9BC%E9%A2%98%E3%80%8A%20%E7%94%B5%E5%AE%B9%E7%94%B5%E6%84%9F%E6%B5%8B%E9%87%8F%E8%A3%85%E7%BD%AE%E3%80%8B%E8%AE%BE%E8%AE%A1%E6%8A%A5%E5%91%8A/">2023年全国赛C题《 电容电感测量装置》设计报告</a></p><div class="content"><h1 id="测量原理"><a href="#测量原理" class="headerlink" title="测量原理"></a>测量原理</h1><p>参考下面网站的方案</p>
<p><a target="_blank" rel="noopener" href="https://bbs.eeworld.com.cn/thread-1265314-1-1.html">bookmark</a></p>
<p>参考LCR测试仪，基本工作原理为给DUT加上正弦激励信号，然后测得该DUT两端的电压和流过DUT的电流，即可通过计算得到DUT的性质和参数。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1720858696834.png" alt="1720858696834.png"></p>
<p>对于一个理想电容，电流相位应该超前电容两端电压90°。然而实际的电容存在损耗，可以等效为一个理想电容$C_p$和一个理想电阻$R_p$的并联，因此电流超前电压的相位将小于90°，这个角度差即为损耗角。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407131621163.png" alt="2024after4202407131621163.png"></p>
<p>假设DUT两端电压$\dot{V}&#x3D;V\cos(\omega t)$，流过DUT的电流为$\dot{I}&#x3D;I sin(\omega t - \varphi)$，电流在虚轴上的投影为流过理想电容的电流，在实轴上的投影为流过损耗电阻的电流。</p>
<p>因此可以计算出并联电容的容抗为$X_{Cp}&#x3D;\frac{V}{I cos\varphi}$，容值$C_P&#x3D;\frac{1}{\omega X_{Cp}}&#x3D;\frac{I cos \varphi}{\omega V}$。</p>
<p>损耗电阻的值为$R_p&#x3D;\frac{V}{Isin\varphi}$。</p>
<p>定义元件消耗的无功功率和有功功率之比为元件的Q值，Q值的倒数为D值（损耗角正切）</p>
<p>$$<br>Q&#x3D;\frac{R_P}{X_{Cp}}&#x3D;cot \varphi, D&#x3D;\frac{1}{Q}&#x3D;tan \varphi<br>$$</p>
<p>上述需要的参数可以借助正交算法求得：</p>
<p>$$<br>\begin{align}I\sin(\omega t-\varphi)\cdot V\cos(\omega t) &amp; &#x3D; \frac12VI\sin(2\omega t-\varphi)-\frac12VI\sin\varphi\I\sin(\omega t-\varphi)\cdot V\sin(\omega t) &amp; &#x3D; -\frac12VI\cos(2\omega t-\varphi)+\frac12VI\cos\varphi \end{align}<br>$$</p>
<p>相乘以后经过低通滤波器后即可得到直流成分$-\frac{1}{2} VI sin\varphi 和\frac{1}{2} VI cos\varphi$，即可求得题目要求的损耗角正切</p>
<p>$$<br>tan\varphi &#x3D; \frac{VI sin \varphi}{VI cos \varphi}<br>$$</p>
<p>同时可求得以下参数</p>
<p>$$<br>\text{并联形式的理想电容的容抗 }X_{cp}&#x3D;\frac V{I\cos\varphi}&#x3D;\frac{V^2}{VI\cos\varphi} \text{,电容为 }C_p&#x3D;\frac1{\omega X_{cp}},\text{并联形式的损耗电阻}\R_{p}&#x3D;\frac V{I\sin\varphi}&#x3D;\frac{V^2}{VI\sin\varphi}\text{。其中 }V^2\text{可以通过电压自乘后滤除高频成分后得到。}<br>$$</p>
<h1 id="参数仿真"><a href="#参数仿真" class="headerlink" title="参数仿真"></a>参数仿真</h1><p>现有的ADC的输入电压范围为0~2V，输入偏置为1V；DAC的输出电压范围为1V峰峰值，同时可以加偏置，</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1721052590800.png" alt="1721052590800.png"></p>
<p>电容容值为1nF-100nF，检流电阻为0.33Ω时，输出电压峰峰值为4-200mv。测量电感时频率为1MHz，电感感值为10uF-100uF时，输出电压峰峰值为15-150mv。由于ADC模块的输入范围为0~2V，因此对信号进行9倍放大，峰峰值放大到1.8V左右。</p>
<h2 id="调试记录"><a href="#调试记录" class="headerlink" title="调试记录"></a>调试记录</h2><p>DAC输出的信号和LC滤波器阻抗不匹配，导致LC滤波器的输入端信号幅值较低</p>
<p>待测元件检测电路上电后输入端有-500mv的偏置</p>
<p>LC滤波器设计如下，DAC输出1MHz的信号时高次谐波较为严重，因此设计一个通带为1.2MHz的LC低通滤波器滤除高次杂波。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1721448168186.png" alt="1721448168186.png"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1721448231710.png" alt="1721448231710.png"></p>
<h1 id="PCB设计"><a href="#PCB设计" class="headerlink" title="PCB设计"></a>PCB设计</h1><h2 id="初代"><a href="#初代" class="headerlink" title="初代"></a>初代</h2><p>其中R8是用来连接测试夹具的，激励信号从P1输入，经过R8上的待测电容或电感后电流经过C5流入后级电流检测电路，</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407211655761.svg" alt="2024after4202407211655761.svg"></p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1721560509597.png" alt="1721560509597.png"></p>
<p>这样设计的话，电路的输入阻抗为测量夹具上的待测元件的在特定频率下的阻抗值，而前级放大器的输出阻抗为50Ω，会导致输入信号的幅值不是期望的幅值。</p>
<h2 id="改进"><a href="#改进" class="headerlink" title="改进"></a>改进</h2><p>将前级放大器的输出端用于阻抗匹配的50Ω电阻拆掉，利用运放输出阻抗很低的特性，使得输出的信号的电压全都加在上面电路的输入端。</p>
<p>这样改进的原因是运放后级不带容性负载、LC滤波器、长同轴电缆的话输出端不需要接匹配电阻。</p>
<h1 id="FPGA程序设计"><a href="#FPGA程序设计" class="headerlink" title="FPGA程序设计"></a>FPGA程序设计</h1><p>根据上面的原理，需要两个ADC采集电流和电压信号，1个DAC生成激励信号。因此选择DE0nano，有两个扩展的40pin排针，可以接入两个ADDA模块。</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407231614021.bmp" alt="2024after4202407231614021.bmp"></p>
<p>FPGA的晶振频率为50MHz，通过PLL分频出20MHz和80MHz，其中ADC的时钟为20M，DAC的时钟为80M。然后分别连接到ADC_Interface和DAC_Interface。</p>
<p>ADC部分采集到的信号位宽为10，舍弃低两位以便于后续对信号的处理，同时每采1024个样点后暂停0.5秒，然后再进行下次采集。</p>
<p>DAC部分采用一个NCO生成正弦波信号，通过拨码开关切换频率字，输出到DAC_interface后左移1位后输出，再通过一个同相放大器放大2倍，增强信号的驱动能力。</p>
<p>ADC采集到的电流和电压的数据存放到RAM中，通过改变起始的取地址来实现移相。使用的ADC的采样率为20M，采集100K的信号时，每个周期采集200个点，因此想要移相$\frac{\pi}{2}$时，只需要从50开始读取RAM里的数据，读出的信号即为从0开始读取的RAM的读出的信号进行$\frac{\pi}{2}$移相后的信号。</p>
<p>经ADC采集的数据为无符号数，做乘法滤波会和计算结果不匹配，因此再加入一级无符号转有符号数的module，转成有符号数后做乘法，再送入低通滤波器后即可获得需要的数值。对低通滤波器的输出进行截断，只保留高16位的数据，降低抖动的直流信号对结果的影响。  </p>
<h1 id="测量结果"><a href="#测量结果" class="headerlink" title="测量结果"></a>测量结果</h1><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1721657082949.png" alt="1721657082949.png"></p>
<p>第一个Lowpass的输出为$VIcos\phi$，第二个Lowpass的输出为$\frac{1}{2}VIcos \varphi$，第三个Lowpass的输出为$V^2$，容抗的计算过程如下:</p>
<p>根据仿真的输入电流和输出电压的拟合关系可得，在输出采集的电压的幅值等于电流÷0.305，因此容抗为 第三个输出÷2÷第一个输出÷0.305</p>
<h2 id="电路展示"><a href="#电路展示" class="headerlink" title="电路展示"></a>电路展示</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202407231606426.jpg" alt="2024after4202407231606426.jpg"></p>
<h1 id="后续计划"><a href="#后续计划" class="headerlink" title="后续计划"></a>后续计划</h1><p>加入spi通信，将采样计算出的数据传输到TI的开发板上进行进一步计算和显示。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-06-19T16:00:00.000Z" title="2024/6/20 00:00:00">2024-06-20</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:49:59.392Z" title="2025/1/20 10:49:59">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%9D%82%E7%B1%BB/">杂类</a></span><span class="level-item">6 minutes read (About 878 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/06/20/C%E6%A0%87%E5%87%86%E5%BA%93%E8%AF%BB%E5%86%99%E6%96%87%E4%BB%B6/">C标准库读写文件</a></p><div class="content"><h1 id="函数介绍"><a href="#函数介绍" class="headerlink" title="函数介绍"></a>函数介绍</h1><h2 id="库变量"><a href="#库变量" class="headerlink" title="库变量"></a>库变量</h2><table>
<thead>
<tr>
<th>变量</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>size_t</td>
<td>无符号整数类型，是sizeof关键字的结果，表示对象大小</td>
</tr>
<tr>
<td>FILE</td>
<td>文件流类型，适合存储文件流信息的对象类型</td>
</tr>
</tbody></table>
<h2 id="库宏"><a href="#库宏" class="headerlink" title="库宏"></a>库宏</h2><table>
<thead>
<tr>
<th>宏</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>NULL</td>
<td>空指针常量</td>
</tr>
<tr>
<td>EOF</td>
<td>表示已经到达文件结束的负整数</td>
</tr>
<tr>
<td>stderr、stdin、stdout</td>
<td>指向FILE类型的指针，分别对应标准错误、标准输入和标准输出流</td>
</tr>
</tbody></table>
<h2 id="库函数"><a href="#库函数" class="headerlink" title="库函数"></a>库函数</h2><h3 id="fopen"><a href="#fopen" class="headerlink" title="fopen"></a>fopen</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">FILE *<span class="title function_">fopen</span><span class="params">(<span class="type">const</span> <span class="type">char</span> *filename, <span class="type">const</span> <span class="type">char</span> *mode)</span> </span><br><span class="line"><span class="comment">//以给定的模式mode打开filename指向的文件</span></span><br></pre></td></tr></table></figure>


<table>
<thead>
<tr>
<th>mode</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>“r“</td>
<td>打开一个用于读取的文件，文件必须存在</td>
</tr>
<tr>
<td>”w“</td>
<td>创建一个用于写入的空文件。若存在同名文件，则删除旧文件的内容</td>
</tr>
<tr>
<td>”a“</td>
<td>追加到一个文件，写操作向文件末尾追加数据，文件不存在就创建文件</td>
</tr>
<tr>
<td>”r+“</td>
<td>打开一个用于更新的文件，可读取也可写入。该文件必须存在</td>
</tr>
<tr>
<td>”w+“</td>
<td>创建一个用于读写的空文件</td>
</tr>
<tr>
<td>“a+”</td>
<td>打开一个用于读取和追加的文件</td>
</tr>
</tbody></table>
<p>函数返回一个FILE指针，否则返回NULL</p>
<h3 id="fread"><a href="#fread" class="headerlink" title="fread"></a>fread</h3><p>声明：</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">size_t</span> <span class="title function_">fread</span><span class="params">(<span class="type">void</span> *ptr, <span class="type">size_t</span> size, <span class="type">size_t</span> nmemb, FILE *stream)</span></span><br><span class="line"><span class="comment">//ptr：指向带有最小尺寸 size*nmemb 字节的内存块的指针</span></span><br><span class="line"><span class="comment">//size：读取的每个元素的大小，以字节为单位</span></span><br><span class="line"><span class="comment">//nmemb：元素的个数</span></span><br><span class="line"><span class="comment">//stream：指向FILE对象的指针，指定了一个输入流</span></span><br></pre></td></tr></table></figure>


<p>成功读取的元素会以size_t对象返回</p>
<h3 id="fwrite"><a href="#fwrite" class="headerlink" title="fwrite"></a>fwrite</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">size_t</span> <span class="title function_">fwrite</span><span class="params">(<span class="type">const</span> <span class="type">void</span> *ptr, <span class="type">size_t</span> size, <span class="type">size_t</span> nmemb, FILE *stream)</span></span><br><span class="line"><span class="comment">//ptr：指向被写入元素数组的指针</span></span><br><span class="line"><span class="comment">//size：读取的每个元素的大小，以字节为单位</span></span><br><span class="line"><span class="comment">//nmemb：元素的个数</span></span><br><span class="line"><span class="comment">//stream：指向FILE对象的指针，指定了一个输出流</span></span><br></pre></td></tr></table></figure>


<h3 id="fseek"><a href="#fseek" class="headerlink" title="fseek"></a>fseek</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">int</span> <span class="title function_">fseek</span><span class="params">(FILE *stream, <span class="type">long</span> <span class="type">int</span> offset, <span class="type">int</span> whence)</span></span><br><span class="line"><span class="comment">//stream：指向FILE对象的指针</span></span><br><span class="line"><span class="comment">//offset：相对whence的偏移量，以字节为单位</span></span><br><span class="line"><span class="comment">//whence：表示开始添加偏移的位置</span></span><br></pre></td></tr></table></figure>


<p>whence一般为下面三个常量</p>
<table>
<thead>
<tr>
<th>常量</th>
<th>描述</th>
</tr>
</thead>
<tbody><tr>
<td>SEEK_SET</td>
<td>文件开头</td>
</tr>
<tr>
<td>SEEK_CUR</td>
<td>文件指针的当前位置</td>
</tr>
<tr>
<td>SEEK_END</td>
<td>文件的末尾</td>
</tr>
</tbody></table>
<p>返回从whence位置开始查找的字节数</p>
<h3 id="ftell"><a href="#ftell" class="headerlink" title="ftell"></a>ftell</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">long</span> <span class="type">int</span> <span class="title function_">ftell</span><span class="params">(FILE *stream)</span></span><br></pre></td></tr></table></figure>


<p>返回位置标识符的当前值</p>
<h1 id="使用C标准库读取TS文件并写入txt"><a href="#使用C标准库读取TS文件并写入txt" class="headerlink" title="使用C标准库读取TS文件并写入txt"></a>使用C标准库读取TS文件并写入txt</h1><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&lt;stdio.h&gt;</span></span></span><br><span class="line"><span class="meta">#<span class="keyword">include</span> <span class="string">&lt;stdlib.h&gt;</span></span></span><br><span class="line"></span><br><span class="line"><span class="type">int</span> <span class="title function_">main</span><span class="params">()</span> &#123;</span><br><span class="line">    FILE *fileInput, *fileOutput;</span><br><span class="line">    <span class="type">unsigned</span> <span class="type">char</span> buffer[<span class="number">188</span>];  <span class="comment">// TS流的标准包大小为188字节</span></span><br><span class="line">    <span class="type">size_t</span> bytesRead;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 打开TS文件</span></span><br><span class="line">    fileInput = fopen(<span class="string">&quot;/home/sawen/my_test_pcie/test.ts&quot;</span>, <span class="string">&quot;rb&quot;</span>);</span><br><span class="line">    <span class="keyword">if</span> (!fileInput) &#123;</span><br><span class="line">        perror(<span class="string">&quot;Failed to open input file&quot;</span>);</span><br><span class="line">        <span class="keyword">return</span> EXIT_FAILURE;</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">        <span class="built_in">printf</span>(<span class="string">&quot;Input file opened successfully.\n&quot;</span>);</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 检查文件大小</span></span><br><span class="line">    fseek(fileInput, <span class="number">0</span>, SEEK_END);</span><br><span class="line">    <span class="type">long</span> fileSize = ftell(fileInput);</span><br><span class="line">    rewind(fileInput);</span><br><span class="line">    <span class="keyword">if</span> (fileSize == <span class="number">0</span>) &#123;</span><br><span class="line">        <span class="built_in">printf</span>(<span class="string">&quot;Input file is empty.\n&quot;</span>);</span><br><span class="line">        fclose(fileInput);</span><br><span class="line">        <span class="keyword">return</span> EXIT_FAILURE;</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">        <span class="built_in">printf</span>(<span class="string">&quot;Input file size: %ld bytes.\n&quot;</span>, fileSize);</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 打开TXT文件</span></span><br><span class="line">    fileOutput = fopen(<span class="string">&quot;output.txt&quot;</span>, <span class="string">&quot;w&quot;</span>);</span><br><span class="line">    <span class="keyword">if</span> (!fileOutput) &#123;</span><br><span class="line">        perror(<span class="string">&quot;Failed to open output file&quot;</span>);</span><br><span class="line">        fclose(fileInput);</span><br><span class="line">        <span class="keyword">return</span> EXIT_FAILURE;</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">        <span class="built_in">printf</span>(<span class="string">&quot;Output file opened successfully.\n&quot;</span>);</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 读取数据并写入到TXT文件</span></span><br><span class="line">    <span class="type">int</span> packetCount = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">while</span> ((bytesRead = fread(buffer, <span class="number">1</span>, <span class="keyword">sizeof</span>(buffer), fileInput)) &gt; <span class="number">0</span>) &#123;</span><br><span class="line">        <span class="keyword">for</span> (<span class="type">size_t</span> i = <span class="number">0</span>; i &lt; bytesRead; ++i) &#123;</span><br><span class="line">            <span class="built_in">fprintf</span>(fileOutput, <span class="string">&quot;%02x &quot;</span>, buffer[i]); <span class="comment">// 将字节以十六进制格式写入</span></span><br><span class="line">        &#125;</span><br><span class="line">        <span class="built_in">fprintf</span>(fileOutput, <span class="string">&quot;\n&quot;</span>);  <span class="comment">// 每个TS包后换行</span></span><br><span class="line">        packetCount++;</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 检查是否有数据被读取</span></span><br><span class="line">    <span class="keyword">if</span> (packetCount == <span class="number">0</span>) &#123;</span><br><span class="line">        <span class="built_in">printf</span>(<span class="string">&quot;No data read from file.\n&quot;</span>);</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">        <span class="built_in">printf</span>(<span class="string">&quot;Processed %d TS packets.\n&quot;</span>, packetCount);</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 关闭文件</span></span><br><span class="line">    fclose(fileInput);</span><br><span class="line">    fclose(fileOutput);</span><br><span class="line"></span><br><span class="line">    <span class="built_in">printf</span>(<span class="string">&quot;Data transfer complete.\n&quot;</span>);</span><br><span class="line">    <span class="keyword">return</span> EXIT_SUCCESS;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>


<p>运行结果如下</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1718891286912.png" alt="1718891286912.png"></p>
<p>可以看到以188个字节为一行写入txt</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-06-12T16:00:00.000Z" title="2024/6/13 00:00:00">2024-06-13</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:42:51.295Z" title="2025/1/20 10:42:51">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">a minute read (About 207 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/06/13/MATLAB%E4%B8%AD%E4%BD%BF%E7%94%A8HDL%20Coder%E7%94%9F%E6%88%90HDL%E4%BB%A3%E7%A0%81%E6%97%B6%E7%9A%84%E6%8A%A5%E9%94%99%E9%9B%86%E5%90%88/">MATLAB中使用HDL Coder生成HDL代码时的报错集合</a></p><div class="content"><h1 id="Delay-balancing-unsuccessful-because-an-extra-4-cycles-of-latency-introduced-by-optimizations-in-the-feedback-loop-cannot-be-offset-using-design-delays-for-the-loop-latency-budget"><a href="#Delay-balancing-unsuccessful-because-an-extra-4-cycles-of-latency-introduced-by-optimizations-in-the-feedback-loop-cannot-be-offset-using-design-delays-for-the-loop-latency-budget" class="headerlink" title="Delay balancing unsuccessful because an extra 4 cycles of latency introduced by optimizations in the feedback loop cannot be offset using design delays for the loop latency budget."></a>Delay balancing unsuccessful because an extra 4 cycles of latency introduced by optimizations in the feedback loop cannot be offset using design delays for the loop latency budget.</h1><h2 id="产生原因"><a href="#产生原因" class="headerlink" title="产生原因"></a>产生原因</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202406132008890.png" alt="2024after4202406132008890.png"></p>
<p>由于时序考虑，在每个模块的输出端添加了1到2级的输入输出流水线，但是在这种带反馈的结构上添加输入输出流水线后，会产生如下的报错</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1718280602962.png" alt="1718280602962.png"></p>
<p>可以看出加入的输入输出流水线会导致额外的时钟延时，使得延时平衡失败。</p>
<h2 id="解决方法"><a href="#解决方法" class="headerlink" title="解决方法"></a>解决方法</h2><p>在保证时序的前提下将带有反馈回路的模块输入输出流水线设置为0，也可以在同级输出端口加入delay手动添加流水线。</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-06-08T16:00:00.000Z" title="2024/6/9 00:00:00">2024-06-09</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:41:52.767Z" title="2025/1/20 10:41:52">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">2 minutes read (About 249 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/06/09/Modelsim%E4%B8%AD%E4%BD%BF%E7%94%A8tcl%E5%91%BD%E4%BB%A4%E5%AF%BC%E5%87%BA%E4%BB%BF%E7%9C%9F%E6%95%B0%E6%8D%AE%E5%88%B0txt%E6%96%87%E4%BB%B6/">Modelsim中使用tcl命令导出仿真数据到txt文件</a></p><div class="content"><p>参考下面的CSDN博客</p>
<p><a target="_blank" rel="noopener" href="https://blog.csdn.net/lum250/article/details/121237146">bookmark</a></p>
<h1 id="Tcl命令"><a href="#Tcl命令" class="headerlink" title="Tcl命令"></a>Tcl命令</h1><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line">proc write_sim_data &#123;env name radix cycle file&#125; &#123;</span><br><span class="line">    set fid [open $file w]</span><br><span class="line">    <span class="keyword">for</span> &#123;set i <span class="number">0</span>&#125; &#123;$i &lt;= $::now&#125; &#123;incr i [expr $cycle * <span class="number">1000</span>]&#125; &#123;</span><br><span class="line">        set str [exa -env $env -radix $radix -<span class="keyword">time</span> $&#123;i&#125;ps &#123;*&#125;$name]</span><br><span class="line">        puts $fid $str</span><br><span class="line">    &#125;</span><br><span class="line">    close $fid </span><br><span class="line">&#125;  </span><br><span class="line"></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<ul>
<li><p>Line1：定义一个名为write_sim_data的过程，参数列表为：{env name radix cycle file}</p>
<p>  env：指定查找对象名称的路径。如top_tb&#x2F;top_u<br>  name：需要导出的变量列表。如{I_reset_n R_data_cnt}<br>  radix：进制。可选：ascii,binary, decimal,hexadecimal,unsigned等<br>  cycle：时钟周期，单位ns<br>  file：输出文件。如.&#x2F;1.txt</p>
</li>
<li><p>Line2：打开一个文档，返回文件描述符</p>
</li>
<li><p>Line3：分别获得从0到仿真结尾时间，按时钟周期间隔对数据进行取样输出</p>
</li>
<li><p>Line4：获得具体数据</p>
</li>
<li><p>Line5：将数据写入文件</p>
</li>
<li><p>Line7：关闭文件</p>
</li>
</ul>
<p>示例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">write_sim_data sim:/top_tb/u_top_wrapper/top_i/RS_Enc_0 &#123;RS_Out Trigger&#125; <span class="keyword">unsigned</span> <span class="number">1000</span> data<span class="variable">.txt</span></span><br></pre></td></tr></table></figure>

</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-05-28T16:00:00.000Z" title="2024/5/29 00:00:00">2024-05-29</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:37:22.046Z" title="2025/1/20 10:37:22">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/FPGA/">FPGA</a></span><span class="level-item">4 minutes read (About 557 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/05/29/Xilinx%20FPGA%E4%B8%AD%E7%9A%84BUFFER/">Xilinx FPGA中的BUFFER</a></p><div class="content"><p>FPGA大型设计中推荐使用同步时序电路，同步时序电路基于时钟触发沿设计，对时钟的周期、占空比、延时和抖动有更高的要求。为满足时序的要求，一般采用全局时钟资源驱动设计的主时钟，FPGA的主时钟一般使用全铜层工艺实现，并设计了专用时钟缓冲与驱动结构。</p>
<h1 id="缓冲和驱动"><a href="#缓冲和驱动" class="headerlink" title="缓冲和驱动"></a>缓冲和驱动</h1><h2 id="缓冲"><a href="#缓冲" class="headerlink" title="缓冲"></a>缓冲</h2><p>输入输出缓冲，主要用于片外输入时钟或者片外差分输入的信号。</p>
<p>差分信号和差分时钟进入片内后如果不经过IBUFGDS、IBUFDS缓冲就无法直接处理</p>
<h2 id="驱动"><a href="#驱动" class="headerlink" title="驱动"></a>驱动</h2><p>当信号扇出过大时可以通过加BUFG增加信号稳定性</p>
<p>过一次BUFG有10ns左右的延时，但是通过BUFG后输出到片上所有单元的延时都可以忽略不记</p>
<h1 id="Buffer的类别和作用"><a href="#Buffer的类别和作用" class="headerlink" title="Buffer的类别和作用"></a>Buffer的类别和作用</h1><h2 id="BUFG"><a href="#BUFG" class="headerlink" title="BUFG"></a>BUFG</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716954745330.png" alt="1716954745330.png"></p>
<p>BUFG是一个高扇出缓冲器，将信号连接到全局布线资源上，使得信号的延时和抖动最小</p>
<p>通常用于时钟网络以及其他高扇出网络，比如复位和使能信号</p>
<h2 id="BUFGCE"><a href="#BUFGCE" class="headerlink" title="BUFGCE"></a>BUFGCE</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716954943324.png" alt="1716954943324.png"></p>
<p>BUFGCE具有单门控输入的全局时钟缓冲器，CE高电平有效</p>
<p>当CE为低电平时 O 端口输出0</p>
<h2 id="BUFH"><a href="#BUFH" class="headerlink" title="BUFH"></a>BUFH</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716962343955.png" alt="1716962343955.png"></p>
<p>BUFH原语允许直接访问BUFG的时钟区域入口，允许访问全局时钟网络中未使用的部分，作为高速低偏移的本地路由资源（单时钟区域）</p>
<h2 id="IBUFDS"><a href="#IBUFDS" class="headerlink" title="IBUFDS"></a>IBUFDS</h2><p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/utool_pic/1716963068218.png" alt="1716963068218.png"></p>
<p>支持低压差分信号输入的缓冲器，有两个输入的端口，一个为主端口一个为从端口，输入的信号相位相反</p>
<h2 id="IBUFDS-GTE2"><a href="#IBUFDS-GTE2" class="headerlink" title="IBUFDS_GTE2"></a>IBUFDS_GTE2</h2><p>7系列器件中的Gbit 收发器输入缓冲，REFCLK应连接到串行收发器的专用参考时钟输入引脚</p>
<h2 id="OBUFDS"><a href="#OBUFDS" class="headerlink" title="OBUFDS"></a>OBUFDS</h2><p>差分信号输出缓冲器</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-05-18T16:00:00.000Z" title="2024/5/19 00:00:00">2024-05-19</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:40:51.238Z" title="2025/1/20 10:40:51">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></span><span class="level-item">a minute read (About 182 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/05/19/NCO%E6%A8%A1%E5%9D%97%E7%9A%84%E5%90%84%E9%A1%B9%E5%8F%82%E6%95%B0/">NCO模块的各项参数</a></p><div class="content"><p>NCO模块可以生成实数或者复数正弦信号，同时提供硬件友好的控制信号</p>
<h1 id="Accumulator累加器位数"><a href="#Accumulator累加器位数" class="headerlink" title="Accumulator累加器位数"></a>Accumulator累加器位数</h1><p>正弦波的频率分辨率取决于累加器的位数的大小，根据频率分辨率可以计算出累加器的位数，根据此位数设置累加器的数据类型字长</p>
<p>计算公式为</p>
<p>$$<br>N&#x3D;ceil(log_2(\frac{F_s}{\Delta f}))<br>$$</p>
<h1 id="量化位数"><a href="#量化位数" class="headerlink" title="量化位数"></a>量化位数</h1><p>量化累加器的输出可以在不增加查找表的大小的情况下提高频率分辨率</p>
<p>要根据无杂散动态范围来计算量化位数，计算公式为</p>
<p>$$<br>Q&#x3D;ceil(\frac{SFDR-12}{6})<br>$$</p>
<h1 id="相位增量"><a href="#相位增量" class="headerlink" title="相位增量"></a>相位增量</h1><p>$$<br>phInc&#x3D;round(\frac{f\times 2^N}{F_s})<br>$$</p>
</div></article></div><div class="card"><article class="card-content article" role="article"><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item">Posted&nbsp;<time dateTime="2024-05-04T16:00:00.000Z" title="2024/5/5 00:00:00">2024-05-05</time></span><span class="level-item">Updated&nbsp;<time dateTime="2025-01-20T02:52:41.009Z" title="2025/1/20 10:52:41">2025-01-20</time></span><span class="level-item"><a class="link-muted" href="/categories/%E7%94%B5%E8%B7%AF/">电路</a></span><span class="level-item">3 minutes read (About 396 words)</span></div></div><p class="title is-3 is-size-4-mobile"><a class="link-muted" href="/2024/05/05/%E8%BF%90%E6%94%BE%E7%9A%84%E5%90%8C%E7%9B%B8%E4%B8%8E%E5%8F%8D%E7%9B%B8%E6%94%BE%E5%A4%A7/">运放的同相与反相放大</a></p><div class="content"><h1 id="反相放大器"><a href="#反相放大器" class="headerlink" title="反相放大器"></a>反相放大器</h1><p>同相端接地，电压为 0，反相端和同相端虚短，因此也是 0 V 的电压，同时由于虚断，几乎没有电流注入，所以R 1 和R 2 相当于串联，电阻上的电流相等</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202405051202106.png" alt="2024after4202405051202106.png"></p>
<p>因此可以求出输入输出关系式为</p>
<p>$$<br>V_{out}&#x3D;-\frac{R_2}{R_1}\times V_i<br>$$</p>
<h1 id="同相放大器"><a href="#同相放大器" class="headerlink" title="同相放大器"></a>同相放大器</h1><p>同样根据虚断和虚短可以求得输入输出关系式为</p>
<p>$$<br>V_{out}&#x3D;\frac{R_1+R_2}{R_2}\times V_i <br>$$</p>
<p><img src="https://sawen-pic-blog.oss-cn-beijing.aliyuncs.com/2024after4202405051206856.png" alt="2024after4202405051206856.png"></p>
<h1 id="同相放大器和反相放大器的优缺点"><a href="#同相放大器和反相放大器的优缺点" class="headerlink" title="同相放大器和反相放大器的优缺点"></a>同相放大器和反相放大器的优缺点</h1><h2 id="反相放大器-1"><a href="#反相放大器-1" class="headerlink" title="反相放大器"></a>反相放大器</h2><ul>
<li>优点：两个输入端电位始终近似为 0，只有差模信号，抗干扰能力强</li>
<li>缺点：输入阻抗小，等于信号到输入端的串联电阻阻值</li>
</ul>
<h2 id="同相放大器-1"><a href="#同相放大器-1" class="headerlink" title="同相放大器"></a>同相放大器</h2><ul>
<li>优点：输入阻抗接近无穷大</li>
<li>缺点：放大电路没有虚地，有较大共模电压，抗干扰能力差，使用时要求运放有较高的共模抑制比</li>
</ul>
<p>如果要求输入阻抗不高且相位无要求时，首选反相放大，因为反相放大只存在差模信号，抗干扰能力强，可以得到更大的输入信号范围</p>
<p>在设计中要求放大倍数相同的情况下尽量选择数值小的电阻配合，这样可以减小输入偏置电流的影响和分布电容的影响</p>
</div></article></div><nav class="pagination" role="navigation" aria-label="pagination"><div class="pagination-previous"><a href="/">Previous</a></div><div class="pagination-next"><a href="/page/3/">Next</a></div><ul class="pagination-list is-hidden-mobile"><li><a class="pagination-link" href="/">1</a></li><li><a class="pagination-link is-current" href="/page/2/">2</a></li><li><a class="pagination-link" href="/page/3/">3</a></li></ul></nav></div><div class="column column-left is-4-tablet is-4-desktop is-4-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-128x128 mx-auto mb-2"><img class="avatar is-rounded" src="/img/banner.png" alt="Sawen_Blog"></figure><p class="title is-size-4 is-block" style="line-height:inherit;">Sawen_Blog</p><p class="is-size-6 is-block">一个路过的工科牲</p><p class="is-size-6 is-flex justify-content-center"><i class="fas fa-map-marker-alt mr-1"></i><span>Beijing, China</span></p></div></div></nav><nav class="level is-mobile"><div class="level-item has-text-centered is-marginless"><div><p class="heading">Posts</p><a href="/archives/"><p class="title">36</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Categories</p><a href="/categories/"><p class="title">4</p></a></div></div><div class="level-item has-text-centered is-marginless"><div><p class="heading">Tags</p><a href="/tags/"><p class="title">8</p></a></div></div></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/moerjie" target="_blank" rel="me noopener">Follow</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Github" href="https://github.com/ppoffice"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Facebook" href="https://facebook.com"><i class="fab fa-facebook"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Twitter" href="https://twitter.com"><i class="fab fa-twitter"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="Dribbble" href="https://dribbble.com"><i class="fab fa-dribbble"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="me noopener" title="RSS" href="/"><i class="fas fa-rss"></i></a></div></div></div><!--!--><div class="card widget" data-type="links"><div class="card-content"><div class="menu"><h3 class="menu-label">Links</h3><ul class="menu-list"><li><a class="level is-mobile" href="https://hexo.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Hexo</span></span><span class="level-right"><span class="level-item tag">hexo.io</span></span></a></li><li><a class="level is-mobile" href="https://bulma.io" target="_blank" rel="noopener"><span class="level-left"><span class="level-item">Bulma</span></span><span class="level-right"><span class="level-item tag">bulma.io</span></span></a></li></ul></div></div></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">Categories</h3><ul class="menu-list"><li><a class="level is-mobile" href="/categories/FPGA/"><span class="level-start"><span class="level-item">FPGA</span></span><span class="level-end"><span class="level-item tag">14</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/"><span class="level-start"><span class="level-item">数字通信</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/categories/%E6%9D%82%E7%B1%BB/"><span class="level-start"><span class="level-item">杂类</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/categories/%E7%94%B5%E8%B7%AF/"><span class="level-start"><span class="level-item">电路</span></span><span class="level-end"><span class="level-item tag">5</span></span></a></li></ul></div></div></div><div class="card widget" data-type="recent-posts"><div class="card-content"><h3 class="menu-label">Recents</h3><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:52:42.408Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/template/blog_template/"> </a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:49:54.303Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/%E5%A4%9A%E9%80%9F%E7%8E%87%E4%BF%A1%E5%8F%B7%E5%A4%84%E7%90%86-CIC%E6%BB%A4%E6%B3%A2%E5%99%A8/">多速率信号处理-CIC滤波器</a></p><p class="categories"><a href="/categories/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/">数字通信</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:49:54.280Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/%E8%BF%90%E6%94%BE%E9%80%89%E5%9E%8B/">运放选型</a></p><p class="categories"><a href="/categories/%E7%94%B5%E8%B7%AF/">电路</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:11:17.810Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC%E5%92%8C%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC/">阻塞赋值和非阻塞赋值</a></p></div></article><article class="media"><div class="media-content"><p class="date"><time dateTime="2025-01-19T13:11:17.795Z">2025-01-19</time></p><p class="title"><a href="/2025/01/19/Testbench%E4%BB%BF%E7%9C%9F%E8%84%9A%E6%9C%AC%E7%BC%96%E5%86%99%E6%8C%87%E5%8C%97/">Testbench仿真脚本编写指北</a></p></div></article></div></div><div class="card widget" data-type="archives"><div class="card-content"><div class="menu"><h3 class="menu-label">Archives</h3><ul class="menu-list"><li><a class="level is-mobile" href="/archives/2025/01/"><span class="level-start"><span class="level-item">January 2025</span></span><span class="level-end"><span class="level-item tag">8</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/12/"><span class="level-start"><span class="level-item">December 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/11/"><span class="level-start"><span class="level-item">November 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/10/"><span class="level-start"><span class="level-item">October 2024</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/09/"><span class="level-start"><span class="level-item">September 2024</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/08/"><span class="level-start"><span class="level-item">August 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/06/"><span class="level-start"><span class="level-item">June 2024</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/05/"><span class="level-start"><span class="level-item">May 2024</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/04/"><span class="level-start"><span class="level-item">April 2024</span></span><span class="level-end"><span class="level-item tag">1</span></span></a></li><li><a class="level is-mobile" href="/archives/2024/03/"><span class="level-start"><span class="level-item">March 2024</span></span><span class="level-end"><span class="level-item tag">4</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">Tags</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/FPGA/"><span class="tag">FPGA</span><span class="tag">17</span></a></div><div class="control"><a class="tags has-addons" href="/tags/MATLAB/"><span class="tag">MATLAB</span><span class="tag">7</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Report/"><span class="tag">Report</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/ZYNQ/"><span class="tag">ZYNQ</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/bug/"><span class="tag">bug</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/coding/"><span class="tag">coding</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E6%95%B0%E5%AD%97%E9%80%9A%E4%BF%A1/"><span class="tag">数字通信</span><span class="tag">11</span></a></div><div class="control"><a class="tags has-addons" href="/tags/%E7%94%B5%E8%B7%AF/"><span class="tag">电路</span><span class="tag">5</span></a></div></div></div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">Subscribe for updates</h3><form action="https://feedburner.google.com/fb/a/mailverify" method="post" target="popupwindow" onsubmit="window.open(&#039;https://feedburner.google.com/fb/a/mailverify?uri=&#039;,&#039;popupwindow&#039;,&#039;scrollbars=yes,width=550,height=520&#039;);return true"><input type="hidden" value="" name="uri"><input type="hidden" name="loc" value="en_US"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Subscribe"></div></div></form></div></div></div><div class="card widget"><div class="card-content"><div class="notification is-danger">You need to set <code>client_id</code> and <code>slot_id</code> to show this AD unit. Please set it in <code>_config.yml</code>.</div></div></div><div class="card widget" data-type="subscribe-email"><div class="card-content"><div class="menu"><h3 class="menu-label">follow.it</h3><form action="" method="post" target="_blank"><div class="field has-addons"><div class="control has-icons-left is-expanded"><input class="input" name="email" type="email" placeholder="Email"><span class="icon is-small is-left"><i class="fas fa-envelope"></i></span></div><div class="control"><input class="button" type="submit" value="Subscribe"></div></div></form></div></div></div></div><!--!--></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/favicon.png" alt="Sawen_Blog" height="28"></a><p class="is-size-7"><span>&copy; 2025 Sawen Moerjie</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a></p><p class="is-size-7">© 2023</p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Download on GitHub" href="https://github.com/ppoffice/hexo-theme-icarus"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js"></script><script src="https://cdn.jsdelivr.net/npm/moment@2.22.2/min/moment-with-locales.min.js"></script><script src="https://cdn.jsdelivr.net/npm/clipboard@2.0.4/dist/clipboard.min.js" defer></script><script>moment.locale("zh");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script data-pjax src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="Back to top" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script data-pjax src="/js/back_to_top.js" defer></script><!--!--><!--!--><!--!--><script src="https://cdn.jsdelivr.net/npm/cookieconsent@3.1.1/build/cookieconsent.min.js" defer></script><script>window.addEventListener("load", () => {
      window.cookieconsent.initialise({
        type: "info",
        theme: "edgeless",
        static: false,
        position: "bottom-left",
        content: {
          message: "This website uses cookies to improve your experience.",
          dismiss: "Got it!",
          allow: "Allow cookies",
          deny: "Decline",
          link: "Learn more",
          policy: "Cookie Policy",
          href: "https://www.cookiesandyou.com/",
        },
        palette: {
          popup: {
            background: "#edeff5",
            text: "#838391"
          },
          button: {
            background: "#4b81e8"
          },
        },
      });
    });</script><script src="https://cdn.jsdelivr.net/npm/lightgallery@1.10.0/dist/js/lightgallery.min.js" defer></script><script src="https://cdn.jsdelivr.net/npm/justifiedGallery@3.8.1/dist/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><!--!--><!--!--><script type="text/javascript" id="MathJax-script" async>MathJax = {
      tex: {
        inlineMath: [['$', '$'], ['\\(', '\\)']]
      },
      svg: {
        fontCache: 'global'
      },
      chtml: {
        matchFontHeight: false
      }
    };</script><script src="https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js"></script><script src="https://cdn.jsdelivr.net/npm/pjax@0.2.8/pjax.min.js"></script><script src="/js/pjax.js"></script><!--!--><!--!--><!--!--><script data-pjax src="/js/main.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Type something..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script data-pjax src="/js/insight.js" defer></script><script data-pjax>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Type something...","untitled":"(Untitled)","posts":"Posts","pages":"Pages","categories":"Categories","tags":"Tags"});
        });</script></body></html>