{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "286ad825",
   "metadata": {},
   "source": [
    "### Chapter 24: Formal Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "598c2c45",
   "metadata": {},
   "source": [
    "#### Introduction to Formal Verification\n",
    "\n",
    "Formal verification is a mathematical approach to proving the correctness of hardware designs. Unlike simulation-based verification, which tests specific scenarios, formal verification exhaustively checks all possible states and transitions of a design. SystemVerilog provides powerful constructs for formal verification through its assertion-based verification (ABV) capabilities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "76bfb86a",
   "metadata": {},
   "source": [
    "#### Property Specification Language\n",
    "\n",
    "SystemVerilog's property specification language allows you to express design requirements and constraints mathematically. Properties describe the expected behavior of your design over time."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "34dee89e",
   "metadata": {},
   "source": [
    "##### Basic Property Syntax\n",
    "\n",
    "```systemverilog\n",
    "// Basic property structure\n",
    "property property_name;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    sequence_or_expression;\n",
    "endproperty\n",
    "\n",
    "// Simple property example\n",
    "property req_ack_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> ##[1:3] acknowledge;\n",
    "endproperty\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "46f7365e",
   "metadata": {},
   "source": [
    "##### Sequence Definitions\n",
    "\n",
    "Sequences are the building blocks of properties. They define patterns of signal behavior over time.\n",
    "\n",
    "```systemverilog\n",
    "// Basic sequence examples\n",
    "sequence req_seq;\n",
    "    @(posedge clk) request && !busy;\n",
    "endsequence\n",
    "\n",
    "sequence handshake_seq;\n",
    "    @(posedge clk) request ##1 grant ##1 acknowledge;\n",
    "endsequence\n",
    "\n",
    "// Sequence with repetition\n",
    "sequence burst_seq;\n",
    "    @(posedge clk) start ##1 (data_valid [*4]) ##1 end_burst;\n",
    "endsequence\n",
    "\n",
    "// Sequence with variable delay\n",
    "sequence delayed_response;\n",
    "    @(posedge clk) trigger ##[1:10] response;\n",
    "endsequence\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29695e6a",
   "metadata": {},
   "source": [
    "##### Property Examples\n",
    "\n",
    "```systemverilog\n",
    "module formal_properties (\n",
    "    input logic clk, reset,\n",
    "    input logic request, grant, acknowledge,\n",
    "    input logic [7:0] data,\n",
    "    input logic valid, ready\n",
    ");\n",
    "\n",
    "// Property 1: Request should be followed by grant within 5 cycles\n",
    "property req_grant_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> ##[1:5] grant;\n",
    "endproperty\n",
    "\n",
    "// Property 2: Data stability during valid\n",
    "property data_stable_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(valid) |-> (data == $past(data)) throughout (valid [*1:$]);\n",
    "endproperty\n",
    "\n",
    "// Property 3: Mutual exclusion\n",
    "property mutex_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    not (request && grant);\n",
    "endproperty\n",
    "\n",
    "// Property 4: Pipeline behavior\n",
    "property pipeline_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    valid && ready |-> ##1 $past(data) == output_data;\n",
    "endproperty\n",
    "\n",
    "// Property 5: FIFO empty/full conditions\n",
    "property fifo_empty_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (read_ptr == write_ptr) |-> empty;\n",
    "endproperty\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eac49b34",
   "metadata": {},
   "source": [
    "##### Advanced Property Constructs\n",
    "\n",
    "```systemverilog\n",
    "// Using implication operators\n",
    "property strong_implication;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    condition1 |-> condition2;  // Strong implication\n",
    "endproperty\n",
    "\n",
    "property weak_implication;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    condition1 |=> condition2;  // Weak implication (next cycle)\n",
    "endproperty\n",
    "\n",
    "// Using repetition operators\n",
    "property burst_transfer;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    start_burst |-> (data_valid [*8]) ##1 end_burst;\n",
    "endproperty\n",
    "\n",
    "// Using until operators\n",
    "property hold_until;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> (busy until grant);\n",
    "endproperty\n",
    "\n",
    "// Complex property with local variables\n",
    "property complex_counting;\n",
    "    int count;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (increment, count = counter_val) |-> ##[1:10] (decrement && counter_val == count - 1);\n",
    "endproperty\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5ff01446",
   "metadata": {},
   "source": [
    "#### Model Checking Concepts\n",
    "\n",
    "Model checking is the core technique used in formal verification. It systematically explores all possible states of a finite state system to verify properties."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "87a4ed2a",
   "metadata": {},
   "source": [
    "##### State Space Exploration\n",
    "\n",
    "```systemverilog\n",
    "// Example: Traffic light controller for model checking\n",
    "module traffic_light_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic car_sensor, pedestrian_button,\n",
    "    output logic [1:0] light_state // 00=Red, 01=Yellow, 10=Green\n",
    ");\n",
    "\n",
    "typedef enum logic [1:0] {\n",
    "    RED = 2'b00,\n",
    "    YELLOW = 2'b01,\n",
    "    GREEN = 2'b10\n",
    "} light_t;\n",
    "\n",
    "light_t current_state, next_state;\n",
    "logic [3:0] timer;\n",
    "\n",
    "// State transition logic\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        RED: begin\n",
    "            if (timer >= 8 && car_sensor)\n",
    "                next_state = GREEN;\n",
    "            else\n",
    "                next_state = RED;\n",
    "        end\n",
    "        GREEN: begin\n",
    "            if (timer >= 12 || pedestrian_button)\n",
    "                next_state = YELLOW;\n",
    "            else\n",
    "                next_state = GREEN;\n",
    "        end\n",
    "        YELLOW: begin\n",
    "            if (timer >= 3)\n",
    "                next_state = RED;\n",
    "            else\n",
    "                next_state = YELLOW;\n",
    "        end\n",
    "        default: next_state = RED;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// State register and timer\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        current_state <= RED;\n",
    "        timer <= 0;\n",
    "    end else begin\n",
    "        current_state <= next_state;\n",
    "        if (current_state != next_state)\n",
    "            timer <= 0;\n",
    "        else\n",
    "            timer <= timer + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign light_state = current_state;\n",
    "\n",
    "// Formal properties for model checking\n",
    "property safety_no_direct_red_to_green;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (current_state == RED) |-> ##1 (current_state != GREEN);\n",
    "endproperty\n",
    "\n",
    "property liveness_eventually_green;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    car_sensor |-> ##[1:20] (current_state == GREEN);\n",
    "endproperty\n",
    "\n",
    "property pedestrian_priority;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (current_state == GREEN && pedestrian_button) |-> ##[1:4] (current_state == RED);\n",
    "endproperty\n",
    "\n",
    "// Assertions for model checking\n",
    "assert property (safety_no_direct_red_to_green);\n",
    "assert property (liveness_eventually_green);\n",
    "assert property (pedestrian_priority);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ebfd1433",
   "metadata": {},
   "source": [
    "##### Invariant Properties\n",
    "\n",
    "```systemverilog\n",
    "// Example: FIFO with invariants\n",
    "module fifo_formal #(\n",
    "    parameter DEPTH = 8,\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input logic clk, reset,\n",
    "    input logic write_en, read_en,\n",
    "    input logic [WIDTH-1:0] write_data,\n",
    "    output logic [WIDTH-1:0] read_data,\n",
    "    output logic full, empty\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH-1:0];\n",
    "logic [$clog2(DEPTH):0] write_ptr, read_ptr;\n",
    "logic [$clog2(DEPTH):0] count;\n",
    "\n",
    "// FIFO implementation\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        write_ptr <= 0;\n",
    "        read_ptr <= 0;\n",
    "        count <= 0;\n",
    "    end else begin\n",
    "        if (write_en && !full) begin\n",
    "            memory[write_ptr[2:0]] <= write_data;\n",
    "            write_ptr <= write_ptr + 1;\n",
    "            count <= count + 1;\n",
    "        end\n",
    "        if (read_en && !empty) begin\n",
    "            read_ptr <= read_ptr + 1;\n",
    "            count <= count - 1;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign read_data = memory[read_ptr[2:0]];\n",
    "assign full = (count == DEPTH);\n",
    "assign empty = (count == 0);\n",
    "\n",
    "// Invariant properties\n",
    "property fifo_count_invariant;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    count <= DEPTH;\n",
    "endproperty\n",
    "\n",
    "property full_empty_mutex;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    not (full && empty);\n",
    "endproperty\n",
    "\n",
    "property ptr_difference_invariant;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    ((write_ptr - read_ptr) & ((1 << ($clog2(DEPTH)+1)) - 1)) == count;\n",
    "endproperty\n",
    "\n",
    "// Data integrity property\n",
    "property data_integrity;\n",
    "    logic [WIDTH-1:0] stored_data;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (write_en && !full, stored_data = write_data) |-> \n",
    "    ##[1:DEPTH] (read_en && !empty && read_data == stored_data);\n",
    "endproperty\n",
    "\n",
    "assert property (fifo_count_invariant);\n",
    "assert property (full_empty_mutex);\n",
    "assert property (ptr_difference_invariant);\n",
    "assert property (data_integrity);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3fea6a0",
   "metadata": {},
   "source": [
    "#### Bounded Model Checking\n",
    "\n",
    "Bounded Model Checking (BMC) is a formal verification technique that checks properties within a bounded time frame. It's particularly effective for finding bugs and counterexamples."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a5731576",
   "metadata": {},
   "source": [
    "##### BMC Property Examples\n",
    "\n",
    "```systemverilog\n",
    "module processor_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [31:0] instruction,\n",
    "    input logic valid_instruction,\n",
    "    output logic [31:0] pc,\n",
    "    output logic stall, exception\n",
    ");\n",
    "\n",
    "// Processor state\n",
    "logic [31:0] program_counter;\n",
    "logic [2:0] pipeline_stage;\n",
    "logic hazard_detected;\n",
    "\n",
    "// Simple processor model\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        program_counter <= 32'h1000;\n",
    "        pipeline_stage <= 0;\n",
    "        hazard_detected <= 0;\n",
    "    end else begin\n",
    "        if (valid_instruction && !stall) begin\n",
    "            program_counter <= program_counter + 4;\n",
    "            pipeline_stage <= (pipeline_stage + 1) % 5;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign pc = program_counter;\n",
    "assign stall = hazard_detected;\n",
    "\n",
    "// BMC properties with bounded time\n",
    "property pc_increment_bounded;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (valid_instruction && !stall) |-> ##1 (pc == $past(pc) + 4);\n",
    "endproperty\n",
    "\n",
    "property no_infinite_stall;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    stall |-> ##[1:10] !stall;  // Bounded to 10 cycles\n",
    "endproperty\n",
    "\n",
    "property exception_response_bounded;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    exception |-> ##[1:5] (pc == 32'h2000);  // Exception handler address\n",
    "endproperty\n",
    "\n",
    "// BMC with specific depth bounds\n",
    "property bounded_execution;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(valid_instruction) |-> ##[1:20] pipeline_stage == 0;\n",
    "endproperty\n",
    "\n",
    "assert property (pc_increment_bounded);\n",
    "assert property (no_infinite_stall);\n",
    "cover property (exception_response_bounded);\n",
    "assume property (bounded_execution);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5292ced6",
   "metadata": {},
   "source": [
    "##### Cover Properties for BMC\n",
    "\n",
    "```systemverilog\n",
    "// Cover properties help ensure reachability\n",
    "module cache_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [31:0] address,\n",
    "    input logic read_req, write_req,\n",
    "    output logic hit, miss,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Cache states\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE, LOOKUP, REFILL, WRITEBACK\n",
    "} cache_state_t;\n",
    "\n",
    "cache_state_t state;\n",
    "logic [7:0] hit_count, miss_count;\n",
    "\n",
    "// Simplified cache behavior\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        state <= IDLE;\n",
    "        hit_count <= 0;\n",
    "        miss_count <= 0;\n",
    "    end else begin\n",
    "        case (state)\n",
    "            IDLE: if (read_req || write_req) state <= LOOKUP;\n",
    "            LOOKUP: begin\n",
    "                if (hit) begin\n",
    "                    state <= IDLE;\n",
    "                    hit_count <= hit_count + 1;\n",
    "                end else begin\n",
    "                    state <= REFILL;\n",
    "                    miss_count <= miss_count + 1;\n",
    "                end\n",
    "            end\n",
    "            REFILL: state <= IDLE;\n",
    "            WRITEBACK: state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "// Cover properties to ensure all scenarios are reachable\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    hit_count > 10\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    miss_count > 5\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    state == REFILL ##1 state == IDLE\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (read_req ##1 hit) ##1 (write_req ##1 miss)\n",
    ");\n",
    "\n",
    "// Performance property\n",
    "property cache_efficiency;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (hit_count + miss_count > 0) |-> (hit_count * 100 / (hit_count + miss_count) >= 70);\n",
    "endproperty\n",
    "\n",
    "assert property (cache_efficiency);\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2e7669a",
   "metadata": {},
   "source": [
    "#### Formal Property Verification\n",
    "\n",
    "Formal Property Verification (FPV) uses mathematical proofs to verify that properties hold for all possible behaviors of a design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c46bc82e",
   "metadata": {},
   "source": [
    "##### Complete FPV Testbench Example\n",
    "\n",
    "```systemverilog\n",
    "module arbiter_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [3:0] request,\n",
    "    output logic [3:0] grant,\n",
    "    output logic [1:0] grant_id\n",
    ");\n",
    "\n",
    "// Round-robin arbiter implementation\n",
    "logic [1:0] last_grant;\n",
    "logic [3:0] masked_req;\n",
    "logic [3:0] higher_pri_reqs, lower_pri_reqs;\n",
    "\n",
    "always_comb begin\n",
    "    // Mask requests based on last grant\n",
    "    case (last_grant)\n",
    "        2'b00: masked_req = {request[3:1], 1'b0};\n",
    "        2'b01: masked_req = {request[3:2], 2'b00};\n",
    "        2'b10: masked_req = {request[3], 3'b000};\n",
    "        2'b11: masked_req = 4'b0000;\n",
    "    endcase\n",
    "    \n",
    "    higher_pri_reqs = masked_req;\n",
    "    lower_pri_reqs = request & ~masked_req;\n",
    "    \n",
    "    // Priority encoding\n",
    "    if (|higher_pri_reqs) begin\n",
    "        casez (higher_pri_reqs)\n",
    "            4'b???1: begin grant = 4'b0001; grant_id = 2'b00; end\n",
    "            4'b??10: begin grant = 4'b0010; grant_id = 2'b01; end\n",
    "            4'b?100: begin grant = 4'b0100; grant_id = 2'b10; end\n",
    "            4'b1000: begin grant = 4'b1000; grant_id = 2'b11; end\n",
    "            default: begin grant = 4'b0000; grant_id = 2'b00; end\n",
    "        endcase\n",
    "    end else if (|lower_pri_reqs) begin\n",
    "        casez (lower_pri_reqs)\n",
    "            4'b???1: begin grant = 4'b0001; grant_id = 2'b00; end\n",
    "            4'b??10: begin grant = 4'b0010; grant_id = 2'b01; end\n",
    "            4'b?100: begin grant = 4'b0100; grant_id = 2'b10; end\n",
    "            4'b1000: begin grant = 4'b1000; grant_id = 2'b11; end\n",
    "            default: begin grant = 4'b0000; grant_id = 2'b00; end\n",
    "        endcase\n",
    "    end else begin\n",
    "        grant = 4'b0000;\n",
    "        grant_id = 2'b00;\n",
    "    end\n",
    "end\n",
    "\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset)\n",
    "        last_grant <= 2'b11;  // Start from highest priority\n",
    "    else if (|grant)\n",
    "        last_grant <= grant_id;\n",
    "end\n",
    "\n",
    "// Formal properties for complete verification\n",
    "\n",
    "// Property 1: Mutual exclusion - only one grant at a time\n",
    "property mutual_exclusion;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $onehot0(grant);\n",
    "endproperty\n",
    "\n",
    "// Property 2: Grant only when requested\n",
    "property grant_requires_request;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    grant |-> (grant & request);\n",
    "endproperty\n",
    "\n",
    "// Property 3: No grant without request\n",
    "property no_grant_without_request;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (request == 4'b0000) |-> (grant == 4'b0000);\n",
    "endproperty\n",
    "\n",
    "// Property 4: Fairness - each requester eventually gets grant\n",
    "property fairness_req0;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[0] |-> ##[1:8] grant[0];\n",
    "endproperty\n",
    "\n",
    "property fairness_req1;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[1] |-> ##[1:8] grant[1];\n",
    "endproperty\n",
    "\n",
    "property fairness_req2;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[2] |-> ##[1:8] grant[2];\n",
    "endproperty\n",
    "\n",
    "property fairness_req3;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[3] |-> ##[1:8] grant[3];\n",
    "endproperty\n",
    "\n",
    "// Property 5: Grant ID consistency\n",
    "property grant_id_consistency;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    grant[0] |-> (grant_id == 2'b00) and\n",
    "    grant[1] |-> (grant_id == 2'b01) and\n",
    "    grant[2] |-> (grant_id == 2'b10) and\n",
    "    grant[3] |-> (grant_id == 2'b11);\n",
    "endproperty\n",
    "\n",
    "// Property 6: Round-robin ordering\n",
    "property round_robin_order;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (grant[0] && request[1]) |-> ##[1:4] grant[1];\n",
    "endproperty\n",
    "\n",
    "// Assumptions for FPV\n",
    "assume property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request != 4'b0000  // At least one request present\n",
    ");\n",
    "\n",
    "// Assertions\n",
    "assert property (mutual_exclusion);\n",
    "assert property (grant_requires_request);\n",
    "assert property (no_grant_without_request);\n",
    "assert property (fairness_req0);\n",
    "assert property (fairness_req1);\n",
    "assert property (fairness_req2);\n",
    "assert property (fairness_req3);\n",
    "assert property (grant_id_consistency);\n",
    "assert property (round_robin_order);\n",
    "\n",
    "// Cover properties for corner cases\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request == 4'b1111 ##1 grant == 4'b0001\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(request[3]) ##1 grant[3]\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5e6823c4",
   "metadata": {},
   "source": [
    "##### Formal Verification Flow\n",
    "\n",
    "```systemverilog\n",
    "// Bind statement to connect formal properties to design\n",
    "bind arbiter arbiter_formal formal_check (\n",
    "    .clk(clk),\n",
    "    .reset(reset),\n",
    "    .request(request),\n",
    "    .grant(grant),\n",
    "    .grant_id(grant_id)\n",
    ");\n",
    "\n",
    "// Formal verification configuration\n",
    "module formal_config;\n",
    "    \n",
    "    // Clock and reset assumptions\n",
    "    always @(posedge clk) begin\n",
    "        assume (reset == 0);  // Assume reset is deasserted after initial\n",
    "    end\n",
    "    \n",
    "    // Environmental constraints\n",
    "    assume property (\n",
    "        @(posedge clk)\n",
    "        $stable(request) || $countones($changed(request)) <= 2\n",
    "    );\n",
    "    \n",
    "    // Bounded proof depth\n",
    "    initial begin\n",
    "        $assertkill;  // Kill assertions after specified time\n",
    "        #1000000;     // Run for 1M time units\n",
    "        $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "beba3b45",
   "metadata": {},
   "source": [
    "#### Best Practices for Formal Verification\n",
    "\n",
    "1. **Start Simple**: Begin with basic safety properties before complex liveness properties\n",
    "2. **Use Assumptions**: Constrain the input space to realistic scenarios\n",
    "3. **Incremental Verification**: Add properties gradually and verify each step\n",
    "4. **Cover Properties**: Ensure your properties can actually be triggered\n",
    "5. **Bounded Proofs**: Use appropriate bounds for BMC to balance completeness and performance\n",
    "6. **Modular Approach**: Verify individual modules before system-level integration"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ca8117e9",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Formal verification in SystemVerilog provides powerful capabilities for exhaustive design verification:\n",
    "\n",
    "- **Property Specification Language** enables precise expression of design requirements\n",
    "- **Model Checking** systematically explores all possible design states\n",
    "- **Bounded Model Checking** provides efficient verification within time bounds\n",
    "- **Formal Property Verification** uses mathematical proofs for complete verification\n",
    "\n",
    "These techniques complement traditional simulation-based verification and are essential for critical design validation where exhaustive verification is required.\n"
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
